Fitter report for minimig_de0_nano
Tue May 22 18:43:40 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0|altsyncram_n181:auto_generated|ALTSYNCRAM
 29. |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0|altsyncram_rb91:auto_generated|ALTSYNCRAM
 30. Fitter DSP Block Usage Summary
 31. DSP Block Details
 32. Routing Usage Summary
 33. LAB Logic Elements
 34. LAB-wide Signals
 35. LAB Signals Sourced
 36. LAB Signals Sourced Out
 37. LAB Distinct Inputs
 38. I/O Rules Summary
 39. I/O Rules Details
 40. I/O Rules Matrix
 41. Fitter Device Options
 42. Operating Settings and Conditions
 43. Estimated Delay Added for Hold Timing Summary
 44. Estimated Delay Added for Hold Timing Details
 45. Fitter Messages
 46. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue May 22 18:43:40 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; minimig_de0_nano                            ;
; Top-level Entity Name              ; minimig_de0_nano_top                        ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 17,467 / 22,320 ( 78 % )                    ;
;     Total combinational functions  ; 15,454 / 22,320 ( 69 % )                    ;
;     Dedicated logic registers      ; 7,977 / 22,320 ( 36 % )                     ;
; Total registers                    ; 7977                                        ;
; Total pins                         ; 98 / 154 ( 64 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 251,008 / 608,256 ( 41 % )                  ;
; Embedded Multiplier 9-bit elements ; 16 / 132 ( 12 % )                           ;
; Total PLLs                         ; 2 / 4 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C8        ;                                       ;
; Use smart compilation                                                      ; On                  ; Off                                   ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Placement Effort Multiplier                                                ; 4.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 4.0                 ; 1.0                                   ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVCMOS        ;                                       ;
; Perform Register Duplication for Performance                               ; On                  ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                  ; On                                    ;
; Power Optimization During Fitting                                          ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                 ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                 ; Off                                   ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Auto                ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.7%      ;
;     Processor 3            ;   3.4%      ;
;     Processor 4            ;   3.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                  ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                           ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltaold[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltaold[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltaold[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltaold[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltaold[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltaold[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltaold[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltaold[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltaold[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltaold[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltaold[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltaold[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltaold[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltaold[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltaold[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltaold[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltbold[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltbold[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltbold[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltbold[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltbold[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltbold[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltbold[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltbold[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltbold[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltbold[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltbold[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltbold[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltbold[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltbold[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltbold[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltbold[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ; DATAA            ;                       ;
+-------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 24057 ) ; 0.00 % ( 0 / 24057 )       ; 0.00 % ( 0 / 24057 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 24057 ) ; 0.00 % ( 0 / 24057 )       ; 0.00 % ( 0 / 24057 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 24051 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 6 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/Altera/A500/minimig/src/fpga/de0_nano/out/minimig_de0_nano.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 17,467 / 22,320 ( 78 % )   ;
;     -- Combinational with no register       ; 9490                       ;
;     -- Register only                        ; 2013                       ;
;     -- Combinational with a register        ; 5964                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 8653                       ;
;     -- 3 input functions                    ; 4571                       ;
;     -- <=2 input functions                  ; 2230                       ;
;     -- Register only                        ; 2013                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 13565                      ;
;     -- arithmetic mode                      ; 1889                       ;
;                                             ;                            ;
; Total registers*                            ; 7,977 / 23,018 ( 35 % )    ;
;     -- Dedicated logic registers            ; 7,977 / 22,320 ( 36 % )    ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 1,277 / 1,395 ( 92 % )     ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 98 / 154 ( 64 % )          ;
;     -- Clock pins                           ; 2 / 7 ( 29 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; M9Ks                                        ; 35 / 66 ( 53 % )           ;
; Total block memory bits                     ; 251,008 / 608,256 ( 41 % ) ;
; Total block memory implementation bits      ; 322,560 / 608,256 ( 53 % ) ;
; Embedded Multiplier 9-bit elements          ; 16 / 132 ( 12 % )          ;
; PLLs                                        ; 2 / 4 ( 50 % )             ;
; Global signals                              ; 8                          ;
;     -- Global clocks                        ; 8 / 20 ( 40 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 36.0% / 35.0% / 37.3%      ;
; Peak interconnect usage (total/H/V)         ; 58.8% / 53.8% / 65.9%      ;
; Maximum fan-out                             ; 4709                       ;
; Highest non-global fan-out                  ; 661                        ;
; Total fan-out                               ; 80173                      ;
; Average fan-out                             ; 3.15                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                           ;
+---------------------------------------------+------------------------+--------------------------------+
; Statistic                                   ; Top                    ; hard_block:auto_generated_inst ;
+---------------------------------------------+------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                    ; Low                            ;
;                                             ;                        ;                                ;
; Total logic elements                        ; 17467 / 22320 ( 78 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 9490                   ; 0                              ;
;     -- Register only                        ; 2013                   ; 0                              ;
;     -- Combinational with a register        ; 5964                   ; 0                              ;
;                                             ;                        ;                                ;
; Logic element usage by number of LUT inputs ;                        ;                                ;
;     -- 4 input functions                    ; 8653                   ; 0                              ;
;     -- 3 input functions                    ; 4571                   ; 0                              ;
;     -- <=2 input functions                  ; 2230                   ; 0                              ;
;     -- Register only                        ; 2013                   ; 0                              ;
;                                             ;                        ;                                ;
; Logic elements by mode                      ;                        ;                                ;
;     -- normal mode                          ; 13565                  ; 0                              ;
;     -- arithmetic mode                      ; 1889                   ; 0                              ;
;                                             ;                        ;                                ;
; Total registers                             ; 7977                   ; 0                              ;
;     -- Dedicated logic registers            ; 7977 / 22320 ( 36 % )  ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Total LABs:  partially or completely used   ; 1277 / 1395 ( 92 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                        ;                                ;
; Virtual pins                                ; 0                      ; 0                              ;
; I/O pins                                    ; 98                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 16 / 132 ( 12 % )      ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 251008                 ; 0                              ;
; Total RAM block bits                        ; 322560                 ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )          ; 2 / 4 ( 50 % )                 ;
; M9K                                         ; 35 / 66 ( 53 % )       ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 4 / 24 ( 16 % )        ; 4 / 24 ( 16 % )                ;
;                                             ;                        ;                                ;
; Connections                                 ;                        ;                                ;
;     -- Input Connections                    ; 3241                   ; 3                              ;
;     -- Registered Input Connections         ; 3194                   ; 0                              ;
;     -- Output Connections                   ; 23                     ; 3221                           ;
;     -- Registered Output Connections        ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Internal Connections                        ;                        ;                                ;
;     -- Total Connections                    ; 80555                  ; 3230                           ;
;     -- Registered Connections               ; 28813                  ; 0                              ;
;                                             ;                        ;                                ;
; External Connections                        ;                        ;                                ;
;     -- Top                                  ; 40                     ; 3224                           ;
;     -- hard_block:auto_generated_inst       ; 3224                   ; 0                              ;
;                                             ;                        ;                                ;
; Partition Interface                         ;                        ;                                ;
;     -- Input Ports                          ; 21                     ; 3                              ;
;     -- Output Ports                         ; 57                     ; 6                              ;
;     -- Bidir Ports                          ; 20                     ; 0                              ;
;                                             ;                        ;                                ;
; Registered Ports                            ;                        ;                                ;
;     -- Registered Input Ports               ; 0                      ; 0                              ;
;     -- Registered Output Ports              ; 0                      ; 0                              ;
;                                             ;                        ;                                ;
; Port Connectivity                           ;                        ;                                ;
;     -- Input Ports driven by GND            ; 0                      ; 0                              ;
;     -- Output Ports driven by GND           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                      ; 0                              ;
;     -- Input Ports with no Source           ; 0                      ; 0                              ;
;     -- Output Ports with no Source          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                      ; 1                              ;
;     -- Output Ports with no Fanout          ; 0                      ; 0                              ;
+---------------------------------------------+------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; E1    ; 1        ; 0            ; 16           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; Joya[0]  ; G15   ; 6        ; 53           ; 20           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; Fitter               ; no        ;
; Joya[1]  ; T7    ; 3        ; 18           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; Fitter               ; no        ;
; Joya[2]  ; G16   ; 6        ; 53           ; 20           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; Fitter               ; no        ;
; Joya[3]  ; R6    ; 3        ; 14           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; Fitter               ; no        ;
; Joya[4]  ; R7    ; 3        ; 16           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; Fitter               ; no        ;
; Joya[5]  ; P6    ; 3        ; 11           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; Fitter               ; no        ;
; Joyb[0]  ; P3    ; 3        ; 1            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; Joyb[1]  ; N5    ; 3        ; 5            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; Joyb[2]  ; R3    ; 3        ; 1            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; Joyb[3]  ; R4    ; 3        ; 5            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; Joyb[4]  ; N3    ; 3        ; 1            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; Joyb[5]  ; T3    ; 3        ; 1            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[0]   ; J16   ; 5        ; 53           ; 14           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[1]   ; E16   ; 6        ; 53           ; 17           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ; no        ;
; SD_DAT   ; G2    ; 1        ; 0            ; 23           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[0]    ; E15   ; 6        ; 53           ; 17           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ; no        ;
; SW[1]    ; M7    ; 3        ; 11           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[2]    ; T14   ; 4        ; 45           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ; no        ;
; SW[3]    ; P14   ; 4        ; 49           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ; no        ;
; UART_RXD ; T5    ; 3        ; 14           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; AUDIOLEFT     ; J2    ; 2        ; 0            ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AUDIORIGHT    ; J1    ; 2        ; 0            ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]  ; B10   ; 7        ; 34           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; A10   ; 7        ; 34           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; C8    ; 8        ; 23           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; C6    ; 8        ; 18           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; B11   ; 7        ; 40           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; A12   ; 7        ; 43           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; D14   ; 7        ; 51           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; D12   ; 7        ; 51           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; D11   ; 7        ; 51           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; C14   ; 7        ; 51           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; C11   ; 7        ; 38           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; C9    ; 7        ; 31           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA_0     ; E9    ; 7        ; 29           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA_1     ; D9    ; 7        ; 31           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; A7    ; 8        ; 20           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; B14   ; 7        ; 45           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; E8    ; 8        ; 20           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; A6    ; 8        ; 16           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; D8    ; 8        ; 23           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; E11   ; 7        ; 45           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; B7    ; 8        ; 18           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[0]       ; C2    ; 1        ; 0            ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[1]       ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[2]       ; N9    ; 4        ; 29           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDG[3]       ; R14   ; 4        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDG[4]       ; M8    ; 3        ; 20           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[5]       ; R10   ; 4        ; 34           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDG[6]       ; P8    ; 3        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDG[7]       ; N8    ; 3        ; 20           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SD_CLK        ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SD_CMD        ; F2    ; 1        ; 0            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SD_DAT3       ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; UART_TXD      ; T6    ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; L8    ; 3        ; 18           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; K5    ; 2        ; 0            ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; L1    ; 2        ; 0            ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; N1    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; P1    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[5]      ; R1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; L7    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; M10   ; 4        ; 43           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; L2    ; 2        ; 0            ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; N2    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; P2    ; 2        ; 0            ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; T2    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_HS        ; K1    ; 2        ; 0            ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; F8    ; 8        ; 20           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; G1    ; 1        ; 0            ; 23           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; L3    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; E6    ; 8        ; 14           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; G5    ; 1        ; 0            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[5]      ; L4    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_VS        ; K2    ; 2        ; 0            ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                              ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------+
; DRAM_DQ[0]  ; A2    ; 8        ; 7            ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl:sdram|sdwrite (inverted)                              ;
; DRAM_DQ[10] ; A13   ; 7        ; 49           ; 34           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl:sdram|sdwrite (inverted)                              ;
; DRAM_DQ[11] ; B12   ; 7        ; 43           ; 34           ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl:sdram|sdwrite (inverted)                              ;
; DRAM_DQ[12] ; D6    ; 8        ; 9            ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl:sdram|sdwrite (inverted)                              ;
; DRAM_DQ[13] ; D5    ; 8        ; 5            ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl:sdram|sdwrite (inverted)                              ;
; DRAM_DQ[14] ; C3    ; 8        ; 1            ; 34           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl:sdram|sdwrite (inverted)                              ;
; DRAM_DQ[15] ; D3    ; 8        ; 1            ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl:sdram|sdwrite (inverted)                              ;
; DRAM_DQ[1]  ; B3    ; 8        ; 3            ; 34           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl:sdram|sdwrite (inverted)                              ;
; DRAM_DQ[2]  ; A3    ; 8        ; 7            ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl:sdram|sdwrite (inverted)                              ;
; DRAM_DQ[3]  ; B4    ; 8        ; 7            ; 34           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl:sdram|sdwrite (inverted)                              ;
; DRAM_DQ[4]  ; A4    ; 8        ; 9            ; 34           ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl:sdram|sdwrite (inverted)                              ;
; DRAM_DQ[5]  ; B5    ; 8        ; 11           ; 34           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl:sdram|sdwrite (inverted)                              ;
; DRAM_DQ[6]  ; A5    ; 8        ; 14           ; 34           ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl:sdram|sdwrite (inverted)                              ;
; DRAM_DQ[7]  ; B6    ; 8        ; 16           ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl:sdram|sdwrite (inverted)                              ;
; DRAM_DQ[8]  ; A14   ; 7        ; 47           ; 34           ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl:sdram|sdwrite (inverted)                              ;
; DRAM_DQ[9]  ; B13   ; 7        ; 49           ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl:sdram|sdwrite (inverted)                              ;
; PS2_CLK     ; T4    ; 3        ; 5            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|WideOr2 (inverted)  ;
; PS2_DAT     ; R5    ; 3        ; 14           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|psend[0] (inverted) ;
; PS2_MCLK    ; E7    ; 8        ; 16           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|mstate.001          ;
; PS2_MDAT    ; F1    ; 1        ; 0            ; 23           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|msend[0] (inverted) ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                        ;
+----------+------------------------------------------+-------------------+------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As       ; User Signal Name ; Pin Type                  ;
+----------+------------------------------------------+-------------------+------------------+---------------------------+
; F4       ; nSTATUS                                  ; -                 ; -                ; Dedicated Programming Pin ;
; H5       ; nCONFIG                                  ; -                 ; -                ; Dedicated Programming Pin ;
; J3       ; nCE                                      ; -                 ; -                ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE                       ; Use as regular IO ; KEY[0]           ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                                ; -                 ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                 ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                 ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                 ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                 ; -                ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R5n, INIT_DONE                    ; Use as regular IO ; Joya[2]          ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R5p, CRC_ERROR                    ; Use as regular IO ; Joya[0]          ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0                       ; Use as regular IO ; DRAM_ADDR[2]     ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1                       ; Use as regular IO ; DRAM_CKE         ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T16n, PADD5                       ; Use as regular IO ; DRAM_ADDR[10]    ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T16p, PADD6                       ; Use as regular IO ; DRAM_ADDR[0]     ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7                       ; Use as regular IO ; DRAM_ADDR[9]     ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                       ; Use as regular IO ; DRAM_BA_1        ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO ; DRAM_BA_0        ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO ; DRAM_ADDR[11]    ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2                       ; Use as regular IO ; DRAM_CS_N        ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3                       ; Use as regular IO ; VGA_R[0]         ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T9n, PADD18                       ; Use as regular IO ; DRAM_CAS_N       ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4                        ; Use as regular IO ; DRAM_WE_N        ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO ; DRAM_LDQM        ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T7p, DATA13                       ; Use as regular IO ; DRAM_DQ[7]       ; Dual Purpose Pin          ;
; E7       ; DATA5                                    ; Use as regular IO ; PS2_MCLK         ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6                        ; Use as regular IO ; VGA_R[3]         ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T5n, DATA7                        ; Use as regular IO ; DRAM_DQ[6]       ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8                        ; Use as regular IO ; DRAM_DQ[5]       ; Dual Purpose Pin          ;
; D6       ; DIFFIO_T4n, DATA9                        ; Use as regular IO ; DRAM_DQ[12]      ; Dual Purpose Pin          ;
; A4       ; DIFFIO_T3n, DATA10                       ; Use as regular IO ; DRAM_DQ[4]       ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11                       ; Use as regular IO ; DRAM_DQ[3]       ; Dual Purpose Pin          ;
; B3       ; DATA12, DQS1T/CQ1T#,CDPCLK7              ; Use as regular IO ; DRAM_DQ[1]       ; Dual Purpose Pin          ;
+----------+------------------------------------------+-------------------+------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 10 / 14 ( 71 % ) ; 3.3V          ; --           ;
; 2        ; 14 / 16 ( 88 % ) ; 3.3V          ; --           ;
; 3        ; 21 / 25 ( 84 % ) ; 3.3V          ; --           ;
; 4        ; 6 / 20 ( 30 % )  ; 3.3V          ; --           ;
; 5        ; 1 / 18 ( 6 % )   ; 3.3V          ; --           ;
; 6        ; 4 / 13 ( 31 % )  ; 3.3V          ; --           ;
; 7        ; 20 / 24 ( 83 % ) ; 3.3V          ; --           ;
; 8        ; 22 / 24 ( 92 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                             ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; DRAM_DQ[0]     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 239        ; 8        ; DRAM_DQ[2]     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 236        ; 8        ; DRAM_DQ[4]     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 232        ; 8        ; DRAM_DQ[6]     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 225        ; 8        ; DRAM_LDQM      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 220        ; 8        ; DRAM_CAS_N     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 211        ; 8        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; DRAM_ADDR[10]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 188        ; 7        ; DRAM_ADDR[1]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; DRAM_ADDR[3]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 179        ; 7        ; DRAM_DQ[10]    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; DRAM_DQ[8]     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 191        ; 7        ; DRAM_CKE       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; LEDG[1]        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; DRAM_DQ[1]     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 237        ; 8        ; DRAM_DQ[3]     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 233        ; 8        ; DRAM_DQ[5]     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 226        ; 8        ; DRAM_DQ[7]     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 221        ; 8        ; DRAM_WE_N      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 212        ; 8        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; DRAM_ADDR[0]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 189        ; 7        ; DRAM_ADDR[2]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 187        ; 7        ; DRAM_DQ[11]    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 180        ; 7        ; DRAM_DQ[9]     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; DRAM_CLK       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C1       ; 7          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 6          ; 1        ; LEDG[0]        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 245        ; 8        ; DRAM_DQ[14]    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; DRAM_ADDR[12]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; DRAM_ADDR[11]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 200        ; 7        ; DRAM_ADDR[9]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; DRAM_ADDR[8]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; DRAM_ADDR[7]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 174        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C16      ; 173        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 10         ; 1        ; SD_DAT3        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 246        ; 8        ; DRAM_DQ[15]    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; DRAM_DQ[13]    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 234        ; 8        ; DRAM_DQ[12]    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; DRAM_RAS_N     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 201        ; 7        ; DRAM_BA_1      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; DRAM_ADDR[6]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 178        ; 7        ; DRAM_ADDR[5]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; DRAM_ADDR[4]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 170        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D16      ; 169        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 26         ; 1        ; CLOCK_50       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; VGA_R[3]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 227        ; 8        ; PS2_MCLK       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; E8       ; 218        ; 8        ; DRAM_CS_N      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 205        ; 7        ; DRAM_BA_0      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 184        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 183        ; 7        ; DRAM_UDQM      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; SW[0]          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E16      ; 150        ; 6        ; KEY[1]         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 14         ; 1        ; PS2_MDAT       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; F2       ; 13         ; 1        ; SD_CMD         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 8          ; 1        ; SD_CLK         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; VGA_R[0]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 197        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F14      ; 167        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F16      ; 162        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 16         ; 1        ; VGA_R[1]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 15         ; 1        ; SD_DAT         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; VGA_R[4]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; Joya[0]        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; G16      ; 159        ; 6        ; Joya[2]        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H1       ; 17         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; Off          ;
; H2       ; 18         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 21         ; 1        ; #TCK           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; AUDIORIGHT     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 29         ; 2        ; AUDIOLEFT      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO           ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J14      ; 144        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J15      ; 143        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J16      ; 142        ; 5        ; KEY[0]         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 37         ; 2        ; VGA_HS         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 36         ; 2        ; VGA_VS         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; VGA_B[1]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K16      ; 140        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 39         ; 2        ; VGA_B[2]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 38         ; 2        ; VGA_G[2]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 40         ; 2        ; VGA_R[2]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 46         ; 2        ; VGA_R[5]       ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; VGA_G[0]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 79         ; 3        ; VGA_B[0]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L14      ; 134        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L16      ; 137        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M1       ; 28         ; 2        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M7       ; 68         ; 3        ; SW[1]          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; M8       ; 81         ; 3        ; LEDG[4]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; VGA_G[1]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; VGA_B[3]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 43         ; 2        ; VGA_G[3]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 52         ; 3        ; Joyb[4]        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; Joyb[1]        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; LEDG[7]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 93         ; 4        ; LEDG[2]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N12      ; 117        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N15      ; 133        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ; 132        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 51         ; 2        ; VGA_B[4]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 50         ; 2        ; VGA_G[4]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 53         ; 3        ; Joyb[0]        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; Joya[5]        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; On           ;
; P7       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; LEDG[6]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 105        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; SW[3]          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; P15      ; 127        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ; 128        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R1       ; 49         ; 2        ; VGA_B[5]       ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; Joyb[2]        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; R4       ; 60         ; 3        ; Joyb[3]        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; R5       ; 71         ; 3        ; PS2_DAT        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; R6       ; 73         ; 3        ; Joya[3]        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; On           ;
; R7       ; 76         ; 3        ; Joya[4]        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; On           ;
; R8       ; 86         ; 3        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 88         ; 4        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; LEDG[5]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 98         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 100        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 107        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 120        ; 4        ; LEDG[3]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; VGA_G[5]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 55         ; 3        ; Joyb[5]        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; T4       ; 61         ; 3        ; PS2_CLK        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; T5       ; 72         ; 3        ; UART_RXD       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 74         ; 3        ; UART_TXD       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; Joya[1]        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T11      ; 99         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 101        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ; 108        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 115        ; 4        ; SW[2]          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 116        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                       ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Name                          ; amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|pll1 ; ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i|altpll:altpll_component|pll ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; SDC pin name                  ; amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1                                                           ; ctrl_top|ctrl_clk|ctrl_clk_i|altpll_component|pll                                          ;
; PLL mode                      ; Normal                                                                                                               ; Normal                                                                                     ;
; Compensate clock              ; clock1                                                                                                               ; clock1                                                                                     ;
; Compensated input/output pins ; --                                                                                                                   ; --                                                                                         ;
; Switchover type               ; --                                                                                                                   ; --                                                                                         ;
; Input frequency 0             ; 50.0 MHz                                                                                                             ; 50.0 MHz                                                                                   ;
; Input frequency 1             ; --                                                                                                                   ; --                                                                                         ;
; Nominal PFD frequency         ; 7.1 MHz                                                                                                              ; 50.0 MHz                                                                                   ;
; Nominal VCO frequency         ; 457.1 MHz                                                                                                            ; 600.0 MHz                                                                                  ;
; VCO post scale K counter      ; 2                                                                                                                    ; 2                                                                                          ;
; VCO frequency control         ; Auto                                                                                                                 ; Auto                                                                                       ;
; VCO phase shift step          ; 273 ps                                                                                                               ; 208 ps                                                                                     ;
; VCO multiply                  ; --                                                                                                                   ; --                                                                                         ;
; VCO divide                    ; --                                                                                                                   ; --                                                                                         ;
; Freq min lock                 ; 37.8 MHz                                                                                                             ; 25.0 MHz                                                                                   ;
; Freq max lock                 ; 71.12 MHz                                                                                                            ; 54.18 MHz                                                                                  ;
; M VCO Tap                     ; 5                                                                                                                    ; 0                                                                                          ;
; M Initial                     ; 2                                                                                                                    ; 1                                                                                          ;
; M value                       ; 64                                                                                                                   ; 12                                                                                         ;
; N value                       ; 7                                                                                                                    ; 1                                                                                          ;
; Charge pump current           ; setting 1                                                                                                            ; setting 1                                                                                  ;
; Loop filter resistance        ; setting 16                                                                                                           ; setting 27                                                                                 ;
; Loop filter capacitance       ; setting 0                                                                                                            ; setting 0                                                                                  ;
; Bandwidth                     ; 340 kHz to 540 kHz                                                                                                   ; 680 kHz to 980 kHz                                                                         ;
; Bandwidth type                ; Medium                                                                                                               ; Medium                                                                                     ;
; Real time reconfigurable      ; Off                                                                                                                  ; Off                                                                                        ;
; Scan chain MIF file           ; --                                                                                                                   ; --                                                                                         ;
; Preserve PLL counter order    ; Off                                                                                                                  ; Off                                                                                        ;
; PLL location                  ; PLL_1                                                                                                                ; PLL_3                                                                                      ;
; Inclk0 signal                 ; CLOCK_50                                                                                                             ; CLOCK_50                                                                                   ;
; Inclk1 signal                 ; --                                                                                                                   ; --                                                                                         ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                        ; Dedicated Pin                                                                              ;
; Inclk1 signal type            ; --                                                                                                                   ; --                                                                                         ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------------+
; Name                                                                                                                             ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift     ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------------+
; amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 16   ; 7   ; 114.29 MHz       ; 0 (0 ps)        ; 11.25 (273 ps)   ; 50/50      ; C1      ; 4             ; 2/2 Even   ; --            ; 2       ; 5       ; amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[0] ;
; amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 4    ; 7   ; 28.57 MHz        ; 0 (0 ps)        ; 2.81 (273 ps)    ; 50/50      ; C0      ; 16            ; 8/8 Even   ; --            ; 2       ; 5       ; amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[1] ;
; amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 16   ; 7   ; 114.29 MHz       ; -146 (-3555 ps) ; 11.25 (273 ps)   ; 50/50      ; C2      ; 4             ; 2/2 Even   ; --            ; 1       ; 0       ; amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[2] ;
; ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i|altpll:altpll_component|_clk1                                     ; clock1       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)        ; 3.75 (208 ps)    ; 50/50      ; C0      ; 12            ; 6/6 Even   ; --            ; 1       ; 0       ; ctrl_top|ctrl_clk|ctrl_clk_i|altpll_component|pll|clk[1]          ;
+----------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------------+


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+---------------+-----------------------------+
; Pin Name      ; Reason                      ;
+---------------+-----------------------------+
; LEDG[0]       ; Missing drive strength      ;
; LEDG[1]       ; Missing drive strength      ;
; LEDG[2]       ; Missing drive strength      ;
; LEDG[3]       ; Missing drive strength      ;
; LEDG[4]       ; Missing drive strength      ;
; LEDG[5]       ; Missing drive strength      ;
; LEDG[6]       ; Missing drive strength      ;
; LEDG[7]       ; Missing drive strength      ;
; UART_TXD      ; Missing drive strength      ;
; VGA_HS        ; Missing drive strength      ;
; VGA_VS        ; Missing drive strength      ;
; VGA_R[0]      ; Missing drive strength      ;
; VGA_R[1]      ; Missing drive strength      ;
; VGA_R[2]      ; Missing drive strength      ;
; VGA_R[3]      ; Missing drive strength      ;
; VGA_R[4]      ; Missing drive strength      ;
; VGA_R[5]      ; Missing drive strength      ;
; VGA_G[0]      ; Missing drive strength      ;
; VGA_G[1]      ; Missing drive strength      ;
; VGA_G[2]      ; Missing drive strength      ;
; VGA_G[3]      ; Missing drive strength      ;
; VGA_G[4]      ; Missing drive strength      ;
; VGA_G[5]      ; Missing drive strength      ;
; VGA_B[0]      ; Missing drive strength      ;
; VGA_B[1]      ; Missing drive strength      ;
; VGA_B[2]      ; Missing drive strength      ;
; VGA_B[3]      ; Missing drive strength      ;
; VGA_B[4]      ; Missing drive strength      ;
; VGA_B[5]      ; Missing drive strength      ;
; SD_DAT3       ; Missing drive strength      ;
; SD_CMD        ; Missing drive strength      ;
; SD_CLK        ; Missing drive strength      ;
; DRAM_ADDR[0]  ; Missing drive strength      ;
; DRAM_ADDR[1]  ; Missing drive strength      ;
; DRAM_ADDR[2]  ; Missing drive strength      ;
; DRAM_ADDR[3]  ; Missing drive strength      ;
; DRAM_ADDR[4]  ; Missing drive strength      ;
; DRAM_ADDR[5]  ; Missing drive strength      ;
; DRAM_ADDR[6]  ; Missing drive strength      ;
; DRAM_ADDR[7]  ; Missing drive strength      ;
; DRAM_ADDR[8]  ; Missing drive strength      ;
; DRAM_ADDR[9]  ; Missing drive strength      ;
; DRAM_ADDR[10] ; Missing drive strength      ;
; DRAM_ADDR[11] ; Missing drive strength      ;
; DRAM_ADDR[12] ; Missing drive strength      ;
; DRAM_LDQM     ; Missing drive strength      ;
; DRAM_UDQM     ; Missing drive strength      ;
; DRAM_WE_N     ; Missing drive strength      ;
; DRAM_CAS_N    ; Missing drive strength      ;
; DRAM_RAS_N    ; Missing drive strength      ;
; DRAM_CS_N     ; Missing drive strength      ;
; DRAM_BA_0     ; Missing drive strength      ;
; DRAM_BA_1     ; Missing drive strength      ;
; DRAM_CLK      ; Missing drive strength      ;
; DRAM_CKE      ; Missing drive strength      ;
; AUDIOLEFT     ; Missing drive strength      ;
; AUDIORIGHT    ; Missing drive strength      ;
; PS2_DAT       ; Missing drive strength      ;
; PS2_CLK       ; Missing drive strength      ;
; PS2_MDAT      ; Missing drive strength      ;
; PS2_MCLK      ; Missing drive strength      ;
; DRAM_DQ[0]    ; Missing drive strength      ;
; DRAM_DQ[1]    ; Missing drive strength      ;
; DRAM_DQ[2]    ; Missing drive strength      ;
; DRAM_DQ[3]    ; Missing drive strength      ;
; DRAM_DQ[4]    ; Missing drive strength      ;
; DRAM_DQ[5]    ; Missing drive strength      ;
; DRAM_DQ[6]    ; Missing drive strength      ;
; DRAM_DQ[7]    ; Missing drive strength      ;
; DRAM_DQ[8]    ; Missing drive strength      ;
; DRAM_DQ[9]    ; Missing drive strength      ;
; DRAM_DQ[10]   ; Missing drive strength      ;
; DRAM_DQ[11]   ; Missing drive strength      ;
; DRAM_DQ[12]   ; Missing drive strength      ;
; DRAM_DQ[13]   ; Missing drive strength      ;
; DRAM_DQ[14]   ; Missing drive strength      ;
; DRAM_DQ[15]   ; Missing drive strength      ;
; KEY[1]        ; Missing location assignment ;
; SW[0]         ; Missing location assignment ;
; SW[2]         ; Missing location assignment ;
; SW[3]         ; Missing location assignment ;
; LEDG[2]       ; Missing location assignment ;
; LEDG[3]       ; Missing location assignment ;
; LEDG[5]       ; Missing location assignment ;
; LEDG[6]       ; Missing location assignment ;
; LEDG[7]       ; Missing location assignment ;
; Joya[0]       ; Missing location assignment ;
; Joya[2]       ; Missing location assignment ;
; Joya[4]       ; Missing location assignment ;
; Joya[1]       ; Missing location assignment ;
; Joya[3]       ; Missing location assignment ;
; Joya[5]       ; Missing location assignment ;
+---------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; Compilation Hierarchy Node                                                            ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                      ; Library Name ;
+---------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; |minimig_de0_nano_top                                                                 ; 17467 (3)   ; 7977 (0)                  ; 0 (0)         ; 251008      ; 35   ; 16           ; 0       ; 8         ; 98   ; 0            ; 9490 (3)     ; 2013 (0)          ; 5964 (1)         ; |minimig_de0_nano_top                                                                                                                                                                                                                                                                                                                             ; minimig_de0_nano_top             ; work         ;
;    |Minimig1:minimig|                                                                 ; 8508 (258)  ; 5226 (3)                  ; 0 (0)         ; 156672      ; 19   ; 16           ; 0       ; 8         ; 0    ; 0            ; 3264 (251)   ; 1653 (2)          ; 3591 (94)        ; |minimig_de0_nano_top|Minimig1:minimig                                                                                                                                                                                                                                                                                                            ; Minimig1                         ; work         ;
;       |Agnus:AGNUS1|                                                                  ; 2431 (147)  ; 1304 (15)                 ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 1097 (125)   ; 446 (0)           ; 888 (32)         ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1                                                                                                                                                                                                                                                                                               ; Agnus                            ; work         ;
;          |auddma_engine:aud1|                                                         ; 218 (218)   ; 160 (160)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (52)      ; 71 (71)           ; 95 (95)          ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|auddma_engine:aud1                                                                                                                                                                                                                                                                            ; auddma_engine                    ; work         ;
;          |beamcounter:bc1|                                                            ; 109 (109)   ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (65)      ; 4 (4)             ; 40 (40)          ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1                                                                                                                                                                                                                                                                               ; beamcounter                      ; work         ;
;          |blitter:bl1|                                                                ; 890 (376)   ; 371 (231)                 ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 517 (144)    ; 85 (35)           ; 288 (144)        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1                                                                                                                                                                                                                                                                                   ; blitter                          ; work         ;
;             |address_generator:address_generator_1|                                   ; 312 (312)   ; 140 (140)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 172 (172)    ; 50 (50)           ; 90 (90)          ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|address_generator:address_generator_1                                                                                                                                                                                                                                             ; address_generator                ; work         ;
;             |barrel_shifter:barrel_shifter_A|                                         ; 64 (64)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 16 (16)          ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A                                                                                                                                                                                                                                                   ; barrel_shifter                   ; work         ;
;                |lpm_mult:Mult0|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult0                                                                                                                                                                                                                                    ; lpm_mult                         ; work         ;
;                   |mult_8dt:auto_generated|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult0|mult_8dt:auto_generated                                                                                                                                                                                                            ; mult_8dt                         ; work         ;
;                |lpm_mult:Mult1|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1                                                                                                                                                                                                                                    ; lpm_mult                         ; work         ;
;                   |mult_8dt:auto_generated|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1|mult_8dt:auto_generated                                                                                                                                                                                                            ; mult_8dt                         ; work         ;
;             |barrel_shifter:barrel_shifter_B|                                         ; 64 (64)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 2 (2)            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B                                                                                                                                                                                                                                                   ; barrel_shifter                   ; work         ;
;                |lpm_mult:Mult0|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult0                                                                                                                                                                                                                                    ; lpm_mult                         ; work         ;
;                   |mult_8dt:auto_generated|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult0|mult_8dt:auto_generated                                                                                                                                                                                                            ; mult_8dt                         ; work         ;
;                |lpm_mult:Mult1|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1                                                                                                                                                                                                                                    ; lpm_mult                         ; work         ;
;                   |mult_8dt:auto_generated|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1|mult_8dt:auto_generated                                                                                                                                                                                                            ; mult_8dt                         ; work         ;
;             |bltfill:bltfl1|                                                          ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 17 (17)          ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltfill:bltfl1                                                                                                                                                                                                                                                                    ; bltfill                          ; work         ;
;             |bltminterm:bltmt1|                                                       ; 96 (96)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (76)      ; 0 (0)             ; 20 (20)          ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltminterm:bltmt1                                                                                                                                                                                                                                                                 ; bltminterm                       ; work         ;
;          |bpldma_engine:bpd1|                                                         ; 360 (360)   ; 262 (262)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (96)      ; 95 (95)           ; 169 (169)        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1                                                                                                                                                                                                                                                                            ; bpldma_engine                    ; work         ;
;          |copper:cp1|                                                                 ; 168 (168)   ; 107 (107)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (60)      ; 44 (44)           ; 64 (64)          ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|copper:cp1                                                                                                                                                                                                                                                                                    ; copper                           ; work         ;
;          |dskdma_engine:dsk1|                                                         ; 83 (83)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 13 (13)           ; 21 (21)          ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1                                                                                                                                                                                                                                                                            ; dskdma_engine                    ; work         ;
;          |refresh:ref1|                                                               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|refresh:ref1                                                                                                                                                                                                                                                                                  ; refresh                          ; work         ;
;          |sprdma_engine:spr1|                                                         ; 468 (468)   ; 337 (337)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 130 (130)    ; 134 (134)         ; 204 (204)        ; |minimig_de0_nano_top|Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1                                                                                                                                                                                                                                                                            ; sprdma_engine                    ; work         ;
;       |Amber:AMBER1|                                                                  ; 191 (191)   ; 140 (140)                 ; 0 (0)         ; 33792       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (50)      ; 23 (23)           ; 118 (118)        ; |minimig_de0_nano_top|Minimig1:minimig|Amber:AMBER1                                                                                                                                                                                                                                                                                               ; Amber                            ; work         ;
;          |altsyncram:sd_lbuf_rtl_0|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Amber:AMBER1|altsyncram:sd_lbuf_rtl_0                                                                                                                                                                                                                                                                      ; altsyncram                       ; work         ;
;             |altsyncram_i5h1:auto_generated|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Amber:AMBER1|altsyncram:sd_lbuf_rtl_0|altsyncram_i5h1:auto_generated                                                                                                                                                                                                                                       ; altsyncram_i5h1                  ; work         ;
;          |altsyncram:vi_lbuf_rtl_0|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 15360       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Amber:AMBER1|altsyncram:vi_lbuf_rtl_0                                                                                                                                                                                                                                                                      ; altsyncram                       ; work         ;
;             |altsyncram_fg81:auto_generated|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 15360       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Amber:AMBER1|altsyncram:vi_lbuf_rtl_0|altsyncram_fg81:auto_generated                                                                                                                                                                                                                                       ; altsyncram_fg81                  ; work         ;
;       |Denise:DENISE1|                                                                ; 1902 (109)  ; 1629 (48)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 255 (45)     ; 763 (13)          ; 884 (48)         ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1                                                                                                                                                                                                                                                                                             ; Denise                           ; work         ;
;          |bitplanes:bplm0|                                                            ; 354 (120)   ; 337 (121)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 169 (110)         ; 172 (8)          ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0                                                                                                                                                                                                                                                                             ; bitplanes                        ; work         ;
;             |bitplane_shifter:bplshft1|                                               ; 37 (37)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 9 (9)             ; 27 (27)          ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0|bitplane_shifter:bplshft1                                                                                                                                                                                                                                                   ; bitplane_shifter                 ; work         ;
;             |bitplane_shifter:bplshft2|                                               ; 37 (37)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 10 (10)           ; 26 (26)          ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0|bitplane_shifter:bplshft2                                                                                                                                                                                                                                                   ; bitplane_shifter                 ; work         ;
;             |bitplane_shifter:bplshft3|                                               ; 37 (37)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 10 (10)           ; 26 (26)          ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0|bitplane_shifter:bplshft3                                                                                                                                                                                                                                                   ; bitplane_shifter                 ; work         ;
;             |bitplane_shifter:bplshft4|                                               ; 37 (37)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 9 (9)             ; 27 (27)          ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0|bitplane_shifter:bplshft4                                                                                                                                                                                                                                                   ; bitplane_shifter                 ; work         ;
;             |bitplane_shifter:bplshft5|                                               ; 43 (43)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 11 (11)           ; 27 (27)          ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0|bitplane_shifter:bplshft5                                                                                                                                                                                                                                                   ; bitplane_shifter                 ; work         ;
;             |bitplane_shifter:bplshft6|                                               ; 45 (45)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 10 (10)           ; 31 (31)          ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0|bitplane_shifter:bplshft6                                                                                                                                                                                                                                                   ; bitplane_shifter                 ; work         ;
;          |collision:col0|                                                             ; 48 (48)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 1 (1)             ; 33 (33)          ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|collision:col0                                                                                                                                                                                                                                                                              ; collision                        ; work         ;
;          |colortable:clut0|                                                           ; 497 (497)   ; 396 (396)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 99 (99)      ; 203 (203)         ; 195 (195)        ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|colortable:clut0                                                                                                                                                                                                                                                                            ; colortable                       ; work         ;
;          |hamgenerator:ham0|                                                          ; 242 (242)   ; 204 (204)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 92 (92)           ; 116 (116)        ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0                                                                                                                                                                                                                                                                           ; hamgenerator                     ; work         ;
;          |playfields:plfm0|                                                           ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|playfields:plfm0                                                                                                                                                                                                                                                                            ; playfields                       ; work         ;
;          |sprites:sprm0|                                                              ; 654 (17)    ; 612 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (17)      ; 285 (0)           ; 328 (1)          ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|sprites:sprm0                                                                                                                                                                                                                                                                               ; sprites                          ; work         ;
;             |sprshift:sps0|                                                           ; 78 (78)     ; 76 (76)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 33 (33)           ; 43 (43)          ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps0                                                                                                                                                                                                                                                                 ; sprshift                         ; work         ;
;             |sprshift:sps1|                                                           ; 81 (81)     ; 77 (77)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 35 (35)           ; 42 (42)          ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps1                                                                                                                                                                                                                                                                 ; sprshift                         ; work         ;
;             |sprshift:sps2|                                                           ; 80 (80)     ; 76 (76)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 36 (36)           ; 40 (40)          ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps2                                                                                                                                                                                                                                                                 ; sprshift                         ; work         ;
;             |sprshift:sps3|                                                           ; 82 (82)     ; 77 (77)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 37 (37)           ; 42 (42)          ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps3                                                                                                                                                                                                                                                                 ; sprshift                         ; work         ;
;             |sprshift:sps4|                                                           ; 80 (80)     ; 76 (76)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 35 (35)           ; 43 (43)          ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps4                                                                                                                                                                                                                                                                 ; sprshift                         ; work         ;
;             |sprshift:sps5|                                                           ; 80 (80)     ; 77 (77)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 37 (37)           ; 40 (40)          ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps5                                                                                                                                                                                                                                                                 ; sprshift                         ; work         ;
;             |sprshift:sps6|                                                           ; 79 (79)     ; 76 (76)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 35 (35)           ; 41 (41)          ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps6                                                                                                                                                                                                                                                                 ; sprshift                         ; work         ;
;             |sprshift:sps7|                                                           ; 80 (80)     ; 77 (77)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 37 (37)           ; 40 (40)          ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps7                                                                                                                                                                                                                                                                 ; sprshift                         ; work         ;
;          |sprpriority:spm0|                                                           ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 11 (11)          ; |minimig_de0_nano_top|Minimig1:minimig|Denise:DENISE1|sprpriority:spm0                                                                                                                                                                                                                                                                            ; sprpriority                      ; work         ;
;       |Paula:PAULA1|                                                                  ; 1833 (20)   ; 1120 (15)                 ; 0 (0)         ; 32768       ; 4    ; 8            ; 0       ; 4         ; 0    ; 0            ; 690 (4)      ; 200 (0)           ; 943 (16)         ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1                                                                                                                                                                                                                                                                                               ; Paula                            ; work         ;
;          |audio:ad1|                                                                  ; 1109 (14)   ; 739 (8)                   ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 365 (6)      ; 115 (1)           ; 629 (7)          ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1                                                                                                                                                                                                                                                                                     ; audio                            ; work         ;
;             |audiochannel:ach0|                                                       ; 158 (158)   ; 115 (115)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 22 (22)           ; 93 (93)          ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0                                                                                                                                                                                                                                                                   ; audiochannel                     ; work         ;
;             |audiochannel:ach1|                                                       ; 161 (161)   ; 115 (115)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (46)      ; 21 (21)           ; 94 (94)          ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1                                                                                                                                                                                                                                                                   ; audiochannel                     ; work         ;
;             |audiochannel:ach2|                                                       ; 158 (158)   ; 115 (115)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 21 (21)           ; 94 (94)          ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2                                                                                                                                                                                                                                                                   ; audiochannel                     ; work         ;
;             |audiochannel:ach3|                                                       ; 163 (163)   ; 115 (115)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 20 (20)           ; 100 (100)        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3                                                                                                                                                                                                                                                                   ; audiochannel                     ; work         ;
;             |audiomixer:mix|                                                          ; 54 (54)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 54 (54)          ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix                                                                                                                                                                                                                                                                      ; audiomixer                       ; work         ;
;                |svmul:sv0|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv0                                                                                                                                                                                                                                                            ; svmul                            ; work         ;
;                   |lpm_mult:Mult0|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv0|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                         ; work         ;
;                      |mult_gbt:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv0|lpm_mult:Mult0|mult_gbt:auto_generated                                                                                                                                                                                                                     ; mult_gbt                         ; work         ;
;                |svmul:sv1|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv1                                                                                                                                                                                                                                                            ; svmul                            ; work         ;
;                   |lpm_mult:Mult0|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv1|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                         ; work         ;
;                      |mult_gbt:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv1|lpm_mult:Mult0|mult_gbt:auto_generated                                                                                                                                                                                                                     ; mult_gbt                         ; work         ;
;                |svmul:sv2|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv2                                                                                                                                                                                                                                                            ; svmul                            ; work         ;
;                   |lpm_mult:Mult0|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv2|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                         ; work         ;
;                      |mult_gbt:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv2|lpm_mult:Mult0|mult_gbt:auto_generated                                                                                                                                                                                                                     ; mult_gbt                         ; work         ;
;                |svmul:sv3|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv3                                                                                                                                                                                                                                                            ; svmul                            ; work         ;
;                   |lpm_mult:Mult0|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv3|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                         ; work         ;
;                      |mult_gbt:auto_generated|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv3|lpm_mult:Mult0|mult_gbt:auto_generated                                                                                                                                                                                                                     ; mult_gbt                         ; work         ;
;             |sigmadelta:dac|                                                          ; 425 (425)   ; 241 (241)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 184 (184)    ; 30 (30)           ; 211 (211)        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac                                                                                                                                                                                                                                                                      ; sigmadelta                       ; work         ;
;          |floppy:pf1|                                                                 ; 419 (365)   ; 219 (194)                 ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 186 (169)    ; 55 (51)           ; 178 (148)        ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1                                                                                                                                                                                                                                                                                    ; floppy                           ; work         ;
;             |fifo:db1|                                                                ; 54 (54)     ; 25 (25)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 4 (4)             ; 33 (33)          ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1                                                                                                                                                                                                                                                                           ; fifo                             ; work         ;
;                |altsyncram:mem_rtl_0|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                      ; altsyncram                       ; work         ;
;                   |altsyncram_u5h1:auto_generated|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|altsyncram:mem_rtl_0|altsyncram_u5h1:auto_generated                                                                                                                                                                                                                       ; altsyncram_u5h1                  ; work         ;
;          |intcontroller:pi1|                                                          ; 86 (86)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 0 (0)             ; 37 (37)          ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|intcontroller:pi1                                                                                                                                                                                                                                                                             ; intcontroller                    ; work         ;
;          |uart:pu1|                                                                   ; 200 (200)   ; 114 (114)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 86 (86)      ; 30 (30)           ; 84 (84)          ; |minimig_de0_nano_top|Minimig1:minimig|Paula:PAULA1|uart:pu1                                                                                                                                                                                                                                                                                      ; uart                             ; work         ;
;       |bank_mapper:BMAP1|                                                             ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; |minimig_de0_nano_top|Minimig1:minimig|bank_mapper:BMAP1                                                                                                                                                                                                                                                                                          ; bank_mapper                      ; work         ;
;       |ciaa:CIAA1|                                                                    ; 501 (65)    ; 299 (45)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 201 (19)     ; 39 (10)           ; 261 (36)         ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1                                                                                                                                                                                                                                                                                                 ; ciaa                             ; work         ;
;          |ciaint:cnt|                                                                 ; 13 (13)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (8)            ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ciaint:cnt                                                                                                                                                                                                                                                                                      ; ciaint                           ; work         ;
;          |ps2keyboard:kbd1|                                                           ; 156 (114)   ; 90 (66)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (42)      ; 6 (5)             ; 84 (68)          ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1                                                                                                                                                                                                                                                                                ; ps2keyboard                      ; work         ;
;             |ps2keyboardmap:km1|                                                      ; 48 (48)     ; 24 (24)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 1 (1)             ; 23 (23)          ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1                                                                                                                                                                                                                                                             ; ps2keyboardmap                   ; work         ;
;                |altsyncram:Ram0_rtl_0|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                       ; altsyncram                       ; work         ;
;                   |altsyncram_rb91:auto_generated|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0|altsyncram_rb91:auto_generated                                                                                                                                                                                                        ; altsyncram_rb91                  ; work         ;
;          |timera:tmra|                                                                ; 77 (77)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 3 (3)             ; 39 (39)          ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|timera:tmra                                                                                                                                                                                                                                                                                     ; timera                           ; work         ;
;          |timerb:tmrb|                                                                ; 72 (72)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 40 (40)          ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|timerb:tmrb                                                                                                                                                                                                                                                                                     ; timerb                           ; work         ;
;          |timerd:tmrd|                                                                ; 121 (121)   ; 76 (76)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (44)      ; 20 (20)           ; 57 (57)          ; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|timerd:tmrd                                                                                                                                                                                                                                                                                     ; timerd                           ; work         ;
;       |ciab:CIAB1|                                                                    ; 354 (74)    ; 199 (35)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 155 (39)     ; 37 (10)           ; 162 (25)         ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1                                                                                                                                                                                                                                                                                                 ; ciab                             ; work         ;
;          |ciaint:cnt|                                                                 ; 13 (13)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (8)            ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|ciaint:cnt                                                                                                                                                                                                                                                                                      ; ciaint                           ; work         ;
;          |timera:tmra|                                                                ; 74 (74)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 5 (5)             ; 35 (35)          ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|timera:tmra                                                                                                                                                                                                                                                                                     ; timera                           ; work         ;
;          |timerb:tmrb|                                                                ; 71 (71)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 2 (2)             ; 38 (38)          ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|timerb:tmrb                                                                                                                                                                                                                                                                                     ; timerb                           ; work         ;
;          |timerd:tmrd|                                                                ; 122 (122)   ; 76 (76)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (46)      ; 20 (20)           ; 56 (56)          ; |minimig_de0_nano_top|Minimig1:minimig|ciab:CIAB1|timerd:tmrd                                                                                                                                                                                                                                                                                     ; timerd                           ; work         ;
;       |gary:GARY1|                                                                    ; 86 (86)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (81)      ; 0 (0)             ; 5 (5)            ; |minimig_de0_nano_top|Minimig1:minimig|gary:GARY1                                                                                                                                                                                                                                                                                                 ; gary                             ; work         ;
;       |gayle:GAYLE1|                                                                  ; 212 (173)   ; 108 (81)                  ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (78)      ; 33 (33)           ; 89 (62)          ; |minimig_de0_nano_top|Minimig1:minimig|gayle:GAYLE1                                                                                                                                                                                                                                                                                               ; gayle                            ; work         ;
;          |fifo4096x16:SECBUF1|                                                        ; 39 (39)     ; 27 (27)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 27 (27)          ; |minimig_de0_nano_top|Minimig1:minimig|gayle:GAYLE1|fifo4096x16:SECBUF1                                                                                                                                                                                                                                                                           ; fifo4096x16                      ; work         ;
;             |altsyncram:mem_rtl_0|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|gayle:GAYLE1|fifo4096x16:SECBUF1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                      ; altsyncram                       ; work         ;
;                |altsyncram_a6h1:auto_generated|                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|gayle:GAYLE1|fifo4096x16:SECBUF1|altsyncram:mem_rtl_0|altsyncram_a6h1:auto_generated                                                                                                                                                                                                                       ; altsyncram_a6h1                  ; work         ;
;       |m68k_bridge:CPU1|                                                              ; 75 (75)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 3 (3)             ; 29 (29)          ; |minimig_de0_nano_top|Minimig1:minimig|m68k_bridge:CPU1                                                                                                                                                                                                                                                                                           ; m68k_bridge                      ; work         ;
;       |sram_bridge:RAM1|                                                              ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|sram_bridge:RAM1                                                                                                                                                                                                                                                                                           ; sram_bridge                      ; work         ;
;       |syscontrol:CONTROL1|                                                           ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 4 (4)            ; |minimig_de0_nano_top|Minimig1:minimig|syscontrol:CONTROL1                                                                                                                                                                                                                                                                                        ; syscontrol                       ; work         ;
;       |userio:USERIO1|                                                                ; 734 (222)   ; 394 (75)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 333 (143)    ; 106 (16)          ; 295 (62)         ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1                                                                                                                                                                                                                                                                                             ; userio                           ; work         ;
;          |osd:osd1|                                                                   ; 318 (192)   ; 236 (134)                 ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (56)      ; 83 (37)           ; 157 (98)         ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|osd:osd1                                                                                                                                                                                                                                                                                    ; osd                              ; work         ;
;             |altsyncram:osdbuf_rtl_0|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|osd:osd1|altsyncram:osdbuf_rtl_0                                                                                                                                                                                                                                                            ; altsyncram                       ; work         ;
;                |altsyncram_66d1:auto_generated|                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|osd:osd1|altsyncram:osdbuf_rtl_0|altsyncram_66d1:auto_generated                                                                                                                                                                                                                             ; altsyncram_66d1                  ; work         ;
;             |spi8:spi0|                                                               ; 49 (49)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 15 (15)           ; 20 (20)          ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|osd:osd1|spi8:spi0                                                                                                                                                                                                                                                                          ; spi8                             ; work         ;
;             |sync_fifo:wr_fifo|                                                       ; 81 (81)     ; 71 (71)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 31 (31)           ; 42 (42)          ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|osd:osd1|sync_fifo:wr_fifo                                                                                                                                                                                                                                                                  ; sync_fifo                        ; work         ;
;          |ps2mouse:pm1|                                                               ; 195 (195)   ; 83 (83)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 112 (112)    ; 7 (7)             ; 76 (76)          ; |minimig_de0_nano_top|Minimig1:minimig|userio:USERIO1|ps2mouse:pm1                                                                                                                                                                                                                                                                                ; ps2mouse                         ; work         ;
;    |TG68K:tg68k|                                                                      ; 5460 (79)   ; 994 (45)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4461 (28)    ; 110 (18)          ; 889 (39)         ; |minimig_de0_nano_top|TG68K:tg68k                                                                                                                                                                                                                                                                                                                 ; TG68K                            ; work         ;
;       |TG68KdotC_Kernel:pf68K_Kernel_inst|                                            ; 5385 (3266) ; 949 (727)                 ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4433 (2540)  ; 92 (91)           ; 860 (623)        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst                                                                                                                                                                                                                                                                              ; TG68KdotC_Kernel                 ; work         ;
;          |TG68K_ALU:ALU|                                                              ; 2134 (2134) ; 222 (222)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1893 (1893)  ; 1 (1)             ; 240 (240)        ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU                                                                                                                                                                                                                                                                ; TG68K_ALU                        ; work         ;
;          |altsyncram:regfile_rtl_0|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_0                                                                                                                                                                                                                                                     ; altsyncram                       ; work         ;
;             |altsyncram_vrd1:auto_generated|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_0|altsyncram_vrd1:auto_generated                                                                                                                                                                                                                      ; altsyncram_vrd1                  ; work         ;
;          |altsyncram:regfile_rtl_1|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_1                                                                                                                                                                                                                                                     ; altsyncram                       ; work         ;
;             |altsyncram_vrd1:auto_generated|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_1|altsyncram_vrd1:auto_generated                                                                                                                                                                                                                      ; altsyncram_vrd1                  ; work         ;
;    |amiga_clk:amiga_clk|                                                              ; 11 (9)      ; 9 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 9 (8)            ; |minimig_de0_nano_top|amiga_clk:amiga_clk                                                                                                                                                                                                                                                                                                         ; amiga_clk                        ; work         ;
;       |amiga_clk_altera:amiga_clk_i|                                                  ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |minimig_de0_nano_top|amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i                                                                                                                                                                                                                                                                            ; amiga_clk_altera                 ; work         ;
;          |altpll:altpll_component|                                                    ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |minimig_de0_nano_top|amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component                                                                                                                                                                                                                                                    ; altpll                           ; work         ;
;             |amiga_clk_altera_altpll:auto_generated|                                  ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |minimig_de0_nano_top|amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated                                                                                                                                                                                                             ; amiga_clk_altera_altpll          ; work         ;
;    |ctrl_top:ctrl_top|                                                                ; 2856 (0)    ; 1265 (0)                  ; 0 (0)         ; 72960       ; 11   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1506 (0)     ; 159 (0)           ; 1191 (0)         ; |minimig_de0_nano_top|ctrl_top:ctrl_top                                                                                                                                                                                                                                                                                                           ; ctrl_top                         ; work         ;
;       |ctrl_boot:ctrl_rom|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_boot:ctrl_rom                                                                                                                                                                                                                                                                                        ; ctrl_boot                        ; work         ;
;          |altsyncram:Ram0_rtl_0|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                                  ; altsyncram                       ; work         ;
;             |altsyncram_n181:auto_generated|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0|altsyncram_n181:auto_generated                                                                                                                                                                                                                                   ; altsyncram_n181                  ; work         ;
;       |ctrl_clk:ctrl_clk|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_clk:ctrl_clk                                                                                                                                                                                                                                                                                         ; ctrl_clk                         ; work         ;
;          |ctrl_clk_altera:ctrl_clk_i|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i                                                                                                                                                                                                                                                              ; ctrl_clk_altera                  ; work         ;
;             |altpll:altpll_component|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i|altpll:altpll_component                                                                                                                                                                                                                                      ; altpll                           ; work         ;
;       |ctrl_regs:ctrl_regs|                                                           ; 227 (227)   ; 138 (138)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (88)      ; 11 (11)           ; 128 (128)        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_regs:ctrl_regs                                                                                                                                                                                                                                                                                       ; ctrl_regs                        ; work         ;
;       |ctrl_rst:ctrl_rst|                                                             ; 42 (42)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 3 (3)             ; 20 (20)          ; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_rst:ctrl_rst                                                                                                                                                                                                                                                                                         ; ctrl_rst                         ; work         ;
;       |mor1kx_wrapper:ctrl_cpu|                                                       ; 2521 (6)    ; 1099 (2)                  ; 0 (0)         ; 40192       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1377 (3)     ; 145 (0)           ; 999 (2)          ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu                                                                                                                                                                                                                                                                                   ; mor1kx_wrapper                   ; work         ;
;          |mor1kx:mor1kx0|                                                             ; 2517 (0)    ; 1097 (0)                  ; 0 (0)         ; 40192       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1374 (0)     ; 145 (0)           ; 998 (0)          ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0                                                                                                                                                                                                                                                                    ; mor1kx                           ; work         ;
;             |mor1kx_cpu:mor1kx_cpu|                                                   ; 2517 (0)    ; 1097 (0)                  ; 0 (0)         ; 40192       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1374 (0)     ; 145 (0)           ; 998 (0)          ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu                                                                                                                                                                                                                                              ; mor1kx_cpu                       ; work         ;
;                |mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|                          ; 2517 (0)    ; 1097 (0)                  ; 0 (0)         ; 40192       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1374 (0)     ; 145 (0)           ; 998 (0)          ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu                                                                                                                                                                                                  ; mor1kx_cpu_cappuccino            ; work         ;
;                   |mor1kx_branch_prediction:mor1kx_branch_prediction|                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_branch_prediction:mor1kx_branch_prediction                                                                                                                                                ; mor1kx_branch_prediction         ; work         ;
;                   |mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|                     ; 322 (322)   ; 213 (213)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (107)    ; 1 (1)             ; 214 (214)        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino                                                                                                                                                    ; mor1kx_ctrl_cappuccino           ; work         ;
;                   |mor1kx_decode:mor1kx_decode|                                       ; 99 (99)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 51 (51)          ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode:mor1kx_decode                                                                                                                                                                      ; mor1kx_decode                    ; work         ;
;                   |mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino| ; 245 (245)   ; 174 (174)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (53)      ; 27 (27)           ; 165 (165)        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino                                                                                                                                ; mor1kx_decode_execute_cappuccino ; work         ;
;                   |mor1kx_execute_alu:mor1kx_execute_alu|                             ; 493 (493)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 456 (456)    ; 0 (0)             ; 37 (37)          ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_alu:mor1kx_execute_alu                                                                                                                                                            ; mor1kx_execute_alu               ; work         ;
;                   |mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|     ; 173 (173)   ; 160 (160)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 57 (57)           ; 104 (104)        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino                                                                                                                                    ; mor1kx_execute_ctrl_cappuccino   ; work         ;
;                   |mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|                   ; 512 (377)   ; 214 (171)                 ; 0 (0)         ; 38144       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 277 (185)    ; 23 (23)           ; 212 (166)        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino                                                                                                                                                  ; mor1kx_fetch_cappuccino          ; work         ;
;                      |mor1kx_icache:icache_gen.mor1kx_icache|                         ; 138 (138)   ; 43 (43)                   ; 0 (0)         ; 38144       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (92)      ; 0 (0)             ; 46 (46)          ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache                                                                                                           ; mor1kx_icache                    ; work         ;
;                         |mor1kx_simple_dpram_sclk:tag_ram|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram                                                                          ; mor1kx_simple_dpram_sclk         ; work         ;
;                            |altsyncram:mem_rtl_0|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|altsyncram:mem_rtl_0                                                     ; altsyncram                       ; work         ;
;                               |altsyncram_00h1:auto_generated|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5376        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|altsyncram:mem_rtl_0|altsyncram_00h1:auto_generated                      ; altsyncram_00h1                  ; work         ;
;                         |mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram                                                     ; mor1kx_simple_dpram_sclk         ; work         ;
;                            |altsyncram:mem_rtl_0|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|altsyncram:mem_rtl_0                                ; altsyncram                       ; work         ;
;                               |altsyncram_a5h1:auto_generated|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|altsyncram:mem_rtl_0|altsyncram_a5h1:auto_generated ; altsyncram_a5h1                  ; work         ;
;                   |mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|                       ; 248 (248)   ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 133 (133)    ; 2 (2)             ; 113 (113)        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino                                                                                                                                                      ; mor1kx_lsu_cappuccino            ; work         ;
;                   |mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|                         ; 392 (392)   ; 235 (235)                 ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 139 (139)    ; 35 (35)           ; 218 (218)        ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino                                                                                                                                                        ; mor1kx_rf_cappuccino             ; work         ;
;                      |mor1kx_simple_dpram_sclk:rfa|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa                                                                                                                           ; mor1kx_simple_dpram_sclk         ; work         ;
;                         |altsyncram:mem_rtl_0|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|altsyncram:mem_rtl_0                                                                                                      ; altsyncram                       ; work         ;
;                            |altsyncram_4pd1:auto_generated|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|altsyncram:mem_rtl_0|altsyncram_4pd1:auto_generated                                                                       ; altsyncram_4pd1                  ; work         ;
;                      |mor1kx_simple_dpram_sclk:rfb|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb                                                                                                                           ; mor1kx_simple_dpram_sclk         ; work         ;
;                         |altsyncram:mem_rtl_0|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|altsyncram:mem_rtl_0                                                                                                      ; altsyncram                       ; work         ;
;                            |altsyncram_4pd1:auto_generated|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|altsyncram:mem_rtl_0|altsyncram_4pd1:auto_generated                                                                       ; altsyncram_4pd1                  ; work         ;
;                   |mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino|                 ; 211 (211)   ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 149 (149)    ; 0 (0)             ; 62 (62)          ; |minimig_de0_nano_top|ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino                                                                                                                                                ; mor1kx_wb_mux_cappuccino         ; work         ;
;       |qmem_bus:ctrl_bus|                                                             ; 117 (0)     ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 95 (1)           ; |minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus                                                                                                                                                                                                                                                                                         ; qmem_bus                         ; work         ;
;          |qmem_arbiter:s0_arbiter|                                                    ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s0_arbiter                                                                                                                                                                                                                                                                 ; qmem_arbiter                     ; work         ;
;          |qmem_arbiter:s1_arbiter|                                                    ; 65 (65)     ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 61 (61)          ; |minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter                                                                                                                                                                                                                                                                 ; qmem_arbiter                     ; work         ;
;          |qmem_decoder:m0_decoder|                                                    ; 7 (7)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder                                                                                                                                                                                                                                                                 ; qmem_decoder                     ; work         ;
;          |qmem_decoder:m1_decoder|                                                    ; 33 (33)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |minimig_de0_nano_top|ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m1_decoder                                                                                                                                                                                                                                                                 ; qmem_decoder                     ; work         ;
;    |i_sync:i_sync_ctrl_50|                                                            ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; |minimig_de0_nano_top|i_sync:i_sync_ctrl_50                                                                                                                                                                                                                                                                                                       ; i_sync                           ; work         ;
;    |i_sync:i_sync_sw_28|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |minimig_de0_nano_top|i_sync:i_sync_sw_28                                                                                                                                                                                                                                                                                                         ; i_sync                           ; work         ;
;    |indicators:indicators|                                                            ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 6 (6)             ; 2 (2)            ; |minimig_de0_nano_top|indicators:indicators                                                                                                                                                                                                                                                                                                       ; indicators                       ; work         ;
;    |qmem_bridge:qmem_bridge|                                                          ; 167 (167)   ; 163 (163)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 40 (40)           ; 123 (123)        ; |minimig_de0_nano_top|qmem_bridge:qmem_bridge                                                                                                                                                                                                                                                                                                     ; qmem_bridge                      ; work         ;
;    |sdram_ctrl:sdram|                                                                 ; 587 (393)   ; 302 (217)                 ; 0 (0)         ; 20352       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 249 (142)    ; 42 (42)           ; 296 (197)        ; |minimig_de0_nano_top|sdram_ctrl:sdram                                                                                                                                                                                                                                                                                                            ; sdram_ctrl                       ; work         ;
;       |cpu_cache:cpu_cache|                                                           ; 206 (206)   ; 85 (85)                   ; 0 (0)         ; 20352       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (107)    ; 0 (0)             ; 99 (99)          ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache                                                                                                                                                                                                                                                                                        ; cpu_cache                        ; work         ;
;          |tpram_128x32:tag_ram|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3968        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram                                                                                                                                                                                                                                                                   ; tpram_128x32                     ; work         ;
;             |altsyncram:altsyncram_component|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3968        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                   ; altsyncram                       ; work         ;
;                |altsyncram_c4p1:auto_generated|                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3968        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component|altsyncram_c4p1:auto_generated                                                                                                                                                                                                    ; altsyncram_c4p1                  ; work         ;
;          |tpram_be_512x16:mem_ram_0|                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0                                                                                                                                                                                                                                                              ; tpram_be_512x16                  ; work         ;
;             |altsyncram:altsyncram_component|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component                                                                                                                                                                                                                              ; altsyncram                       ; work         ;
;                |altsyncram_q5r1:auto_generated|                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component|altsyncram_q5r1:auto_generated                                                                                                                                                                                               ; altsyncram_q5r1                  ; work         ;
;          |tpram_be_512x16:mem_ram_1|                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1                                                                                                                                                                                                                                                              ; tpram_be_512x16                  ; work         ;
;             |altsyncram:altsyncram_component|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1|altsyncram:altsyncram_component                                                                                                                                                                                                                              ; altsyncram                       ; work         ;
;                |altsyncram_q5r1:auto_generated|                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |minimig_de0_nano_top|sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1|altsyncram:altsyncram_component|altsyncram_q5r1:auto_generated                                                                                                                                                                                               ; altsyncram_q5r1                  ; work         ;
+---------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; KEY[1]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[0]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[2]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[3]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; UART_TXD      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_HS        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_VS        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_R[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_G[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_B[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SD_DAT3       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SD_CMD        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SD_CLK        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_LDQM     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_UDQM     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_WE_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CS_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_BA_0     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_BA_1     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CLK      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DRAM_CKE      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AUDIOLEFT     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AUDIORIGHT    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PS2_DAT       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; PS2_CLK       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; PS2_MDAT      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; PS2_MCLK      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DRAM_DQ[0]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[1]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[2]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[3]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DRAM_DQ[4]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[5]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DRAM_DQ[6]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[7]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[8]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[9]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[10]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[11]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DRAM_DQ[12]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[13]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DRAM_DQ[14]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DRAM_DQ[15]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; KEY[0]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CLOCK_50      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SD_DAT        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW[1]         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; Joyb[2]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; Joyb[3]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; Joyb[4]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; Joyb[0]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; Joyb[1]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; Joyb[5]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; Joya[0]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; Joya[2]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; Joya[4]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; Joya[1]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; Joya[3]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; UART_RXD      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; Joya[5]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                  ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[1]                                                                                                                               ;                   ;         ;
; SW[0]                                                                                                                                ;                   ;         ;
; SW[2]                                                                                                                                ;                   ;         ;
; SW[3]                                                                                                                                ;                   ;         ;
; PS2_DAT                                                                                                                              ;                   ;         ;
;      - Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|pdatb~feeder                                                                     ; 0                 ; 6       ;
; PS2_CLK                                                                                                                              ;                   ;         ;
;      - Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|pclkb                                                                            ; 1                 ; 6       ;
; PS2_MDAT                                                                                                                             ;                   ;         ;
;      - Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|mdatr[0]~feeder                                                                  ; 0                 ; 6       ;
; PS2_MCLK                                                                                                                             ;                   ;         ;
;      - Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|mclkr[0]~feeder                                                                  ; 1                 ; 6       ;
; DRAM_DQ[0]                                                                                                                           ;                   ;         ;
;      - sdram_ctrl:sdram|sdata_reg[0]                                                                                                 ; 0                 ; 6       ;
;      - sdram_ctrl:sdram|host_cache~27                                                                                                ; 0                 ; 6       ;
; DRAM_DQ[1]                                                                                                                           ;                   ;         ;
;      - sdram_ctrl:sdram|sdata_reg[1]                                                                                                 ; 0                 ; 6       ;
;      - sdram_ctrl:sdram|host_cache~35                                                                                                ; 0                 ; 6       ;
; DRAM_DQ[2]                                                                                                                           ;                   ;         ;
;      - sdram_ctrl:sdram|sdata_reg[2]                                                                                                 ; 0                 ; 6       ;
;      - sdram_ctrl:sdram|host_cache~36                                                                                                ; 0                 ; 6       ;
; DRAM_DQ[3]                                                                                                                           ;                   ;         ;
;      - sdram_ctrl:sdram|host_cache~28                                                                                                ; 1                 ; 6       ;
;      - sdram_ctrl:sdram|sdata_reg[3]~feeder                                                                                          ; 1                 ; 6       ;
; DRAM_DQ[4]                                                                                                                           ;                   ;         ;
;      - sdram_ctrl:sdram|sdata_reg[4]                                                                                                 ; 0                 ; 6       ;
;      - sdram_ctrl:sdram|host_cache~15                                                                                                ; 0                 ; 6       ;
; DRAM_DQ[5]                                                                                                                           ;                   ;         ;
;      - sdram_ctrl:sdram|sdata_reg[5]                                                                                                 ; 1                 ; 6       ;
;      - sdram_ctrl:sdram|host_cache~24                                                                                                ; 1                 ; 6       ;
; DRAM_DQ[6]                                                                                                                           ;                   ;         ;
;      - sdram_ctrl:sdram|host_cache~26                                                                                                ; 0                 ; 6       ;
;      - sdram_ctrl:sdram|sdata_reg[6]~feeder                                                                                          ; 0                 ; 6       ;
; DRAM_DQ[7]                                                                                                                           ;                   ;         ;
;      - sdram_ctrl:sdram|sdata_reg[7]                                                                                                 ; 0                 ; 6       ;
;      - sdram_ctrl:sdram|host_cache~25                                                                                                ; 0                 ; 6       ;
; DRAM_DQ[8]                                                                                                                           ;                   ;         ;
;      - sdram_ctrl:sdram|sdata_reg[8]                                                                                                 ; 0                 ; 6       ;
;      - sdram_ctrl:sdram|host_cache~37                                                                                                ; 0                 ; 6       ;
; DRAM_DQ[9]                                                                                                                           ;                   ;         ;
;      - sdram_ctrl:sdram|sdata_reg[9]                                                                                                 ; 0                 ; 6       ;
;      - sdram_ctrl:sdram|host_cache~40                                                                                                ; 0                 ; 6       ;
; DRAM_DQ[10]                                                                                                                          ;                   ;         ;
;      - sdram_ctrl:sdram|host_cache~48                                                                                                ; 0                 ; 6       ;
;      - sdram_ctrl:sdram|sdata_reg[10]~feeder                                                                                         ; 0                 ; 6       ;
; DRAM_DQ[11]                                                                                                                          ;                   ;         ;
;      - sdram_ctrl:sdram|sdata_reg[11]                                                                                                ; 1                 ; 6       ;
;      - sdram_ctrl:sdram|host_cache~43                                                                                                ; 1                 ; 6       ;
; DRAM_DQ[12]                                                                                                                          ;                   ;         ;
;      - sdram_ctrl:sdram|sdata_reg[12]                                                                                                ; 0                 ; 6       ;
;      - sdram_ctrl:sdram|host_cache~44                                                                                                ; 0                 ; 6       ;
; DRAM_DQ[13]                                                                                                                          ;                   ;         ;
;      - sdram_ctrl:sdram|sdata_reg[13]                                                                                                ; 0                 ; 6       ;
;      - sdram_ctrl:sdram|host_cache~45                                                                                                ; 0                 ; 6       ;
; DRAM_DQ[14]                                                                                                                          ;                   ;         ;
;      - sdram_ctrl:sdram|sdata_reg[14]                                                                                                ; 1                 ; 6       ;
;      - sdram_ctrl:sdram|host_cache~46                                                                                                ; 1                 ; 6       ;
; DRAM_DQ[15]                                                                                                                          ;                   ;         ;
;      - sdram_ctrl:sdram|sdata_reg[15]                                                                                                ; 0                 ; 6       ;
;      - sdram_ctrl:sdram|host_cache~47                                                                                                ; 0                 ; 6       ;
; KEY[0]                                                                                                                               ;                   ;         ;
;      - amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|pll_lock_sync ; 0                 ; 6       ;
;      - sdctl_rst                                                                                                                     ; 0                 ; 6       ;
;      - ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_ext_t                                                                                 ; 0                 ; 6       ;
;      - amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|pll1          ; 0                 ; 6       ;
; CLOCK_50                                                                                                                             ;                   ;         ;
; SD_DAT                                                                                                                               ;                   ;         ;
;      - Minimig1:minimig|Paula:PAULA1|floppy:pf1|sdin~0                                                                               ; 0                 ; 6       ;
;      - SPI_DI~1                                                                                                                      ; 0                 ; 6       ;
; SW[1]                                                                                                                                ;                   ;         ;
;      - i_sync:i_sync_sw_28|sync_0[1]                                                                                                 ; 0                 ; 6       ;
; Joyb[2]                                                                                                                              ;                   ;         ;
;      - Minimig1:minimig|comb~3                                                                                                       ; 1                 ; 6       ;
; Joyb[3]                                                                                                                              ;                   ;         ;
;      - Minimig1:minimig|comb~4                                                                                                       ; 1                 ; 6       ;
; Joyb[4]                                                                                                                              ;                   ;         ;
;      - Minimig1:minimig|comb~5                                                                                                       ; 0                 ; 6       ;
; Joyb[0]                                                                                                                              ;                   ;         ;
;      - Minimig1:minimig|comb~6                                                                                                       ; 1                 ; 6       ;
; Joyb[1]                                                                                                                              ;                   ;         ;
;      - Minimig1:minimig|comb~7                                                                                                       ; 0                 ; 6       ;
; Joyb[5]                                                                                                                              ;                   ;         ;
;      - Minimig1:minimig|comb~8                                                                                                       ; 1                 ; 6       ;
; Joya[0]                                                                                                                              ;                   ;         ;
;      - Minimig1:minimig|userio:USERIO1|_sjoy1[0]~feeder                                                                              ; 0                 ; 6       ;
; Joya[2]                                                                                                                              ;                   ;         ;
;      - Minimig1:minimig|userio:USERIO1|_sjoy1[2]                                                                                     ; 1                 ; 6       ;
; Joya[4]                                                                                                                              ;                   ;         ;
;      - Minimig1:minimig|userio:USERIO1|_sjoy1[4]~feeder                                                                              ; 0                 ; 6       ;
; Joya[1]                                                                                                                              ;                   ;         ;
;      - Minimig1:minimig|userio:USERIO1|_sjoy1[1]                                                                                     ; 0                 ; 6       ;
; Joya[3]                                                                                                                              ;                   ;         ;
;      - Minimig1:minimig|userio:USERIO1|_sjoy1[3]                                                                                     ; 0                 ; 6       ;
; UART_RXD                                                                                                                             ;                   ;         ;
;      - Minimig1:minimig|Paula:PAULA1|uart:pu1|rxd_sync[0]~0                                                                          ; 0                 ; 6       ;
; Joya[5]                                                                                                                              ;                   ;         ;
;      - Minimig1:minimig|userio:USERIO1|_sjoy1[5]                                                                                     ; 0                 ; 6       ;
+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                             ; Location           ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                         ; PIN_E1             ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                                                                                                           ; PIN_J16            ; 4       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|Equal1~13                                                                                                                                                                                          ; LCCOMB_X24_Y21_N30 ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|Equal1~16                                                                                                                                                                                          ; LCCOMB_X24_Y24_N22 ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|Equal1~18                                                                                                                                                                                          ; LCCOMB_X30_Y23_N28 ; 6       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|Equal1~24                                                                                                                                                                                          ; LCCOMB_X24_Y31_N20 ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|Equal1~25                                                                                                                                                                                          ; LCCOMB_X20_Y27_N20 ; 23      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|Equal1~27                                                                                                                                                                                          ; LCCOMB_X19_Y24_N20 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|Equal1~28                                                                                                                                                                                          ; LCCOMB_X19_Y24_N14 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|Equal1~29                                                                                                                                                                                          ; LCCOMB_X24_Y31_N16 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|Equal1~31                                                                                                                                                                                          ; LCCOMB_X23_Y27_N18 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|Equal1~41                                                                                                                                                                                          ; LCCOMB_X27_Y21_N10 ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|Equal1~42                                                                                                                                                                                          ; LCCOMB_X24_Y24_N6  ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|Equal1~43                                                                                                                                                                                          ; LCCOMB_X19_Y24_N16 ; 34      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|Equal1~46                                                                                                                                                                                          ; LCCOMB_X28_Y24_N26 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|Equal1~47                                                                                                                                                                                          ; LCCOMB_X28_Y24_N16 ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|Equal1~48                                                                                                                                                                                          ; LCCOMB_X28_Y27_N16 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|Equal1~49                                                                                                                                                                                          ; LCCOMB_X28_Y27_N14 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|Equal1~50                                                                                                                                                                                          ; LCCOMB_X27_Y32_N30 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|Equal1~51                                                                                                                                                                                          ; LCCOMB_X24_Y31_N2  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|Equal1~52                                                                                                                                                                                          ; LCCOMB_X24_Y31_N0  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|Equal1~53                                                                                                                                                                                          ; LCCOMB_X24_Y31_N10 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|Equal1~54                                                                                                                                                                                          ; LCCOMB_X24_Y31_N28 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|Equal1~55                                                                                                                                                                                          ; LCCOMB_X24_Y31_N14 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|Equal5~2                                                                                                                                                                                           ; LCCOMB_X29_Y20_N26 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|auddma_engine:aud1|audlch~30                                                                                                                                                                       ; LCCOMB_X31_Y20_N28 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|auddma_engine:aud1|audlch~31                                                                                                                                                                       ; LCCOMB_X31_Y19_N16 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|auddma_engine:aud1|audlch~32                                                                                                                                                                       ; LCCOMB_X31_Y19_N30 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|auddma_engine:aud1|audlch~33                                                                                                                                                                       ; LCCOMB_X31_Y20_N30 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|auddma_engine:aud1|audlcl~90                                                                                                                                                                       ; LCCOMB_X31_Y20_N20 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|auddma_engine:aud1|audlcl~91                                                                                                                                                                       ; LCCOMB_X31_Y20_N2  ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|auddma_engine:aud1|audlcl~92                                                                                                                                                                       ; LCCOMB_X31_Y20_N4  ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|auddma_engine:aud1|audlcl~93                                                                                                                                                                       ; LCCOMB_X31_Y20_N6  ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|auddma_engine:aud1|audpt~128                                                                                                                                                                       ; LCCOMB_X34_Y21_N26 ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|auddma_engine:aud1|audpt~129                                                                                                                                                                       ; LCCOMB_X34_Y21_N20 ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|auddma_engine:aud1|audpt~130                                                                                                                                                                       ; LCCOMB_X34_Y21_N6  ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|auddma_engine:aud1|audpt~131                                                                                                                                                                       ; LCCOMB_X34_Y21_N8  ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1|eof                                                                                                                                                                                ; LCCOMB_X30_Y21_N10 ; 29      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1|hpos[3]~2                                                                                                                                                                          ; LCCOMB_X29_Y21_N22 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1|vpos[10]~14                                                                                                                                                                        ; LCCOMB_X30_Y23_N0  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1|vpos[7]~10                                                                                                                                                                         ; LCCOMB_X30_Y23_N26 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1|vpos_inc                                                                                                                                                                           ; FF_X32_Y17_N3      ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|address_generator:address_generator_1|bltmod~91                                                                                                                                        ; LCCOMB_X20_Y29_N30 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|address_generator:address_generator_1|bltmod~93                                                                                                                                        ; LCCOMB_X20_Y29_N22 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|address_generator:address_generator_1|bltmod~94                                                                                                                                        ; LCCOMB_X20_Y29_N12 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|address_generator:address_generator_1|bltmod~95                                                                                                                                        ; LCCOMB_X20_Y29_N26 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|address_generator:address_generator_1|bltpth~30                                                                                                                                        ; LCCOMB_X25_Y22_N16 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|address_generator:address_generator_1|bltpth~31                                                                                                                                        ; LCCOMB_X23_Y22_N10 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|address_generator:address_generator_1|bltpth~32                                                                                                                                        ; LCCOMB_X25_Y22_N26 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|address_generator:address_generator_1|bltpth~33                                                                                                                                        ; LCCOMB_X23_Y22_N12 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|address_generator:address_generator_1|bltptl~90                                                                                                                                        ; LCCOMB_X24_Y23_N16 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|address_generator:address_generator_1|bltptl~91                                                                                                                                        ; LCCOMB_X24_Y23_N22 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|address_generator:address_generator_1|bltptl~92                                                                                                                                        ; LCCOMB_X24_Y23_N12 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|address_generator:address_generator_1|bltptl~93                                                                                                                                        ; LCCOMB_X24_Y23_N6  ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|blt_state.BLT_INIT                                                                                                                                                                     ; FF_X28_Y24_N7      ; 25      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltadat[9]~0                                                                                                                                                                           ; LCCOMB_X16_Y27_N26 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltafwm[14]~0                                                                                                                                                                          ; LCCOMB_X17_Y26_N30 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltalwm[13]~0                                                                                                                                                                          ; LCCOMB_X25_Y26_N30 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltaold[0]~1                                                                                                                                                                           ; LCCOMB_X14_Y27_N8  ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltbdat[1]~0                                                                                                                                                                           ; LCCOMB_X16_Y27_N8  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltbhold~15                                                                                                                                                                            ; LCCOMB_X16_Y31_N28 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltcon0[0]~7                                                                                                                                                                           ; LCCOMB_X18_Y26_N10 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltcon0[13]~6                                                                                                                                                                          ; LCCOMB_X17_Y26_N28 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltcon0[8]~0                                                                                                                                                                           ; LCCOMB_X17_Y26_N4  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltcon1[0]                                                                                                                                                                             ; FF_X15_Y26_N19     ; 47      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltcon1[15]~6                                                                                                                                                                          ; LCCOMB_X15_Y30_N10 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltcon1[1]~1                                                                                                                                                                           ; LCCOMB_X17_Y26_N10 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|enable~2                                                                                                                                                                               ; LCCOMB_X28_Y23_N24 ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|height[0]~0                                                                                                                                                                            ; LCCOMB_X18_Y25_N0  ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|height_cnt[13]~11                                                                                                                                                                      ; LCCOMB_X20_Y27_N2  ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|height_cnt[13]~12                                                                                                                                                                      ; LCCOMB_X19_Y27_N16 ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|store_result                                                                                                                                                                           ; FF_X26_Y27_N5      ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|width_cnt[4]~13                                                                                                                                                                        ; LCCOMB_X26_Y27_N6  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|width_cnt_dec                                                                                                                                                                          ; LCCOMB_X26_Y27_N2  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|width_cnt_rld                                                                                                                                                                          ; LCCOMB_X19_Y27_N22 ; 11      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|Equal12~0                                                                                                                                                                       ; LCCOMB_X28_Y27_N30 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplcon0[1]~0                                                                                                                                                                    ; LCCOMB_X29_Y29_N28 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplpth~67                                                                                                                                                                       ; LCCOMB_X25_Y28_N28 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplpth~70                                                                                                                                                                       ; LCCOMB_X21_Y28_N6  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplpth~71                                                                                                                                                                       ; LCCOMB_X21_Y28_N12 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplpth~72                                                                                                                                                                       ; LCCOMB_X24_Y28_N30 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplpth~74                                                                                                                                                                       ; LCCOMB_X24_Y28_N22 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplpth~76                                                                                                                                                                       ; LCCOMB_X23_Y28_N4  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplpth~77                                                                                                                                                                       ; LCCOMB_X23_Y28_N12 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplpth~78                                                                                                                                                                       ; LCCOMB_X25_Y28_N26 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplptl~196                                                                                                                                                                      ; LCCOMB_X25_Y27_N2  ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplptl~198                                                                                                                                                                      ; LCCOMB_X25_Y27_N10 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplptl~199                                                                                                                                                                      ; LCCOMB_X25_Y27_N16 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplptl~200                                                                                                                                                                      ; LCCOMB_X25_Y27_N30 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplptl~201                                                                                                                                                                      ; LCCOMB_X25_Y27_N24 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplptl~202                                                                                                                                                                      ; LCCOMB_X25_Y27_N14 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplptl~203                                                                                                                                                                      ; LCCOMB_X25_Y27_N4  ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplptl~204                                                                                                                                                                      ; LCCOMB_X25_Y27_N6  ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|vdiwstop[10]~3                                                                                                                                                                  ; LCCOMB_X21_Y24_N26 ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|copper:cp1|address_out[12]~22                                                                                                                                                                      ; LCCOMB_X20_Y28_N28 ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|copper:cp1|always6~2                                                                                                                                                                               ; LCCOMB_X20_Y28_N24 ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|copper:cp1|cop1lch[19]~0                                                                                                                                                                           ; LCCOMB_X20_Y25_N4  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|copper:cp1|cop1lcl[9]~0                                                                                                                                                                            ; LCCOMB_X18_Y26_N12 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|copper:cp1|cop2lch[19]~0                                                                                                                                                                           ; LCCOMB_X19_Y28_N28 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|copper:cp1|cop2lcl[4]~0                                                                                                                                                                            ; LCCOMB_X24_Y24_N12 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|dmacon[8]~15                                                                                                                                                                                       ; LCCOMB_X27_Y21_N16 ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|always1~0                                                                                                                                                                       ; LCCOMB_X25_Y24_N28 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|always2~0                                                                                                                                                                       ; LCCOMB_X25_Y25_N4  ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|dma                                                                                                                                                                             ; LCCOMB_X28_Y20_N20 ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|Equal10~0                                                                                                                                                                       ; LCCOMB_X31_Y24_N30 ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|always7~2                                                                                                                                                                       ; LCCOMB_X36_Y23_N22 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprctl~148                                                                                                                                                                      ; LCCOMB_X30_Y28_N22 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprctl~150                                                                                                                                                                      ; LCCOMB_X30_Y28_N28 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprctl~151                                                                                                                                                                      ; LCCOMB_X31_Y25_N0  ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprctl~152                                                                                                                                                                      ; LCCOMB_X30_Y28_N30 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprctl~154                                                                                                                                                                      ; LCCOMB_X31_Y25_N16 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprctl~156                                                                                                                                                                      ; LCCOMB_X30_Y24_N20 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprctl~157                                                                                                                                                                      ; LCCOMB_X30_Y24_N26 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprctl~158                                                                                                                                                                      ; LCCOMB_X31_Y25_N2  ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprpos~100                                                                                                                                                                      ; LCCOMB_X30_Y25_N22 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprpos~101                                                                                                                                                                      ; LCCOMB_X30_Y24_N8  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprpos~102                                                                                                                                                                      ; LCCOMB_X31_Y25_N6  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprpos~103                                                                                                                                                                      ; LCCOMB_X30_Y24_N22 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprpos~96                                                                                                                                                                       ; LCCOMB_X29_Y25_N4  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprpos~97                                                                                                                                                                       ; LCCOMB_X30_Y25_N4  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprpos~98                                                                                                                                                                       ; LCCOMB_X29_Y25_N2  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprpos~99                                                                                                                                                                       ; LCCOMB_X31_Y25_N12 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprpth~67                                                                                                                                                                       ; LCCOMB_X30_Y22_N30 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprpth~70                                                                                                                                                                       ; LCCOMB_X31_Y22_N14 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprpth~71                                                                                                                                                                       ; LCCOMB_X31_Y22_N12 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprpth~72                                                                                                                                                                       ; LCCOMB_X30_Y22_N2  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprpth~74                                                                                                                                                                       ; LCCOMB_X31_Y22_N22 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprpth~76                                                                                                                                                                       ; LCCOMB_X32_Y22_N8  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprpth~77                                                                                                                                                                       ; LCCOMB_X32_Y22_N12 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprpth~78                                                                                                                                                                       ; LCCOMB_X31_Y22_N24 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprptl~196                                                                                                                                                                      ; LCCOMB_X38_Y23_N28 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprptl~198                                                                                                                                                                      ; LCCOMB_X37_Y23_N12 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprptl~199                                                                                                                                                                      ; LCCOMB_X38_Y23_N12 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprptl~200                                                                                                                                                                      ; LCCOMB_X38_Y23_N22 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprptl~201                                                                                                                                                                      ; LCCOMB_X37_Y22_N2  ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprptl~202                                                                                                                                                                      ; LCCOMB_X38_Y23_N20 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprptl~203                                                                                                                                                                      ; LCCOMB_X38_Y23_N30 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprptl~204                                                                                                                                                                      ; LCCOMB_X38_Y23_N4  ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Agnus:AGNUS1|strhor_denise                                                                                                                                                                                      ; LCCOMB_X34_Y24_N24 ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Amber:AMBER1|always3~0                                                                                                                                                                                          ; LCCOMB_X31_Y4_N28  ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Amber:AMBER1|bm_osd_blank~0                                                                                                                                                                                     ; LCCOMB_X31_Y4_N14  ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Amber:AMBER1|hss                                                                                                                                                                                                ; FF_X31_Y17_N29     ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Amber:AMBER1|sd_lbuf_wr[0]                                                                                                                                                                                      ; FF_X32_Y4_N11      ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Amber:AMBER1|sl_r~3                                                                                                                                                                                             ; LCCOMB_X28_Y6_N30  ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Amber:AMBER1|sl_r~4                                                                                                                                                                                             ; LCCOMB_X28_Y6_N18  ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0|bitplane_shifter:bplshft6|shift~0                                                                                                                                                ; LCCOMB_X29_Y29_N0  ; 192     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|bitplanes:bplm0|load                                                                                                                                                                             ; FF_X24_Y31_N21     ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|bplcon2[0]~0                                                                                                                                                                                     ; LCCOMB_X30_Y29_N26 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|bpldata[5]~5                                                                                                                                                                                     ; LCCOMB_X39_Y29_N8  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|collision:col0|clxcon[8]~10                                                                                                                                                                      ; LCCOMB_X28_Y25_N26 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|colortable:clut0|always1~0                                                                                                                                                                       ; LCCOMB_X39_Y29_N12 ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|colortable:clut0|always1~1                                                                                                                                                                       ; LCCOMB_X34_Y29_N30 ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|colortable:clut0|colortable~644                                                                                                                                                                  ; LCCOMB_X34_Y27_N28 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|colortable:clut0|colortable~645                                                                                                                                                                  ; LCCOMB_X36_Y24_N24 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|colortable:clut0|colortable~646                                                                                                                                                                  ; LCCOMB_X36_Y24_N22 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|colortable:clut0|colortable~647                                                                                                                                                                  ; LCCOMB_X37_Y26_N28 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|colortable:clut0|colortable~648                                                                                                                                                                  ; LCCOMB_X37_Y26_N12 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|colortable:clut0|colortable~649                                                                                                                                                                  ; LCCOMB_X36_Y24_N2  ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|colortable:clut0|colortable~650                                                                                                                                                                  ; LCCOMB_X35_Y26_N8  ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|colortable:clut0|colortable~651                                                                                                                                                                  ; LCCOMB_X37_Y26_N18 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|colortable:clut0|colortable~652                                                                                                                                                                  ; LCCOMB_X37_Y25_N8  ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|colortable:clut0|colortable~653                                                                                                                                                                  ; LCCOMB_X37_Y24_N16 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|colortable:clut0|colortable~654                                                                                                                                                                  ; LCCOMB_X37_Y26_N8  ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|colortable:clut0|colortable~655                                                                                                                                                                  ; LCCOMB_X36_Y24_N16 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|colortable:clut0|colortable~656                                                                                                                                                                  ; LCCOMB_X34_Y25_N24 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|colortable:clut0|colortable~657                                                                                                                                                                  ; LCCOMB_X36_Y24_N6  ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|colortable:clut0|colortable~658                                                                                                                                                                  ; LCCOMB_X36_Y24_N8  ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|colortable:clut0|colortable~659                                                                                                                                                                  ; LCCOMB_X37_Y26_N30 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0|colortable~312                                                                                                                                                                 ; LCCOMB_X40_Y24_N2  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0|colortable~313                                                                                                                                                                 ; LCCOMB_X40_Y24_N26 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0|colortable~314                                                                                                                                                                 ; LCCOMB_X40_Y24_N20 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0|colortable~315                                                                                                                                                                 ; LCCOMB_X39_Y24_N28 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0|colortable~316                                                                                                                                                                 ; LCCOMB_X40_Y24_N30 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0|colortable~317                                                                                                                                                                 ; LCCOMB_X37_Y24_N10 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0|colortable~318                                                                                                                                                                 ; LCCOMB_X37_Y24_N8  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0|colortable~319                                                                                                                                                                 ; LCCOMB_X38_Y26_N10 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0|colortable~320                                                                                                                                                                 ; LCCOMB_X37_Y25_N6  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0|colortable~321                                                                                                                                                                 ; LCCOMB_X41_Y24_N24 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0|colortable~322                                                                                                                                                                 ; LCCOMB_X41_Y26_N22 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0|colortable~323                                                                                                                                                                 ; LCCOMB_X38_Y24_N24 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0|colortable~324                                                                                                                                                                 ; LCCOMB_X41_Y25_N24 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0|colortable~325                                                                                                                                                                 ; LCCOMB_X41_Y26_N6  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0|colortable~326                                                                                                                                                                 ; LCCOMB_X40_Y27_N6  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0|colortable~327                                                                                                                                                                 ; LCCOMB_X37_Y26_N26 ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|hamgenerator:ham0|rgb[4]~0                                                                                                                                                                       ; LCCOMB_X39_Y25_N28 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|hdiwstrt[8]~0                                                                                                                                                                                    ; LCCOMB_X28_Y28_N22 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps0|always0~0                                                                                                                                                            ; LCCOMB_X28_Y31_N6  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps0|always3~0                                                                                                                                                            ; LCCOMB_X34_Y31_N10 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps0|always6~0                                                                                                                                                            ; LCCOMB_X35_Y31_N4  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps1|always0~0                                                                                                                                                            ; LCCOMB_X28_Y31_N16 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps1|always3~0                                                                                                                                                            ; LCCOMB_X28_Y31_N18 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps1|always4~0                                                                                                                                                            ; LCCOMB_X28_Y31_N20 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps1|always6~0                                                                                                                                                            ; LCCOMB_X29_Y31_N0  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps2|always0~0                                                                                                                                                            ; LCCOMB_X29_Y29_N22 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps2|always3~0                                                                                                                                                            ; LCCOMB_X27_Y29_N16 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps2|always6~0                                                                                                                                                            ; LCCOMB_X37_Y29_N16 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps3|always0~0                                                                                                                                                            ; LCCOMB_X35_Y31_N30 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps3|always3~0                                                                                                                                                            ; LCCOMB_X32_Y31_N12 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps3|always4~0                                                                                                                                                            ; LCCOMB_X31_Y31_N10 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps3|always6~0                                                                                                                                                            ; LCCOMB_X35_Y31_N20 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps4|always0~0                                                                                                                                                            ; LCCOMB_X28_Y32_N24 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps4|always3~0                                                                                                                                                            ; LCCOMB_X27_Y29_N24 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps4|always6~0                                                                                                                                                            ; LCCOMB_X28_Y33_N24 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps5|always0~0                                                                                                                                                            ; LCCOMB_X31_Y30_N28 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps5|always3~0                                                                                                                                                            ; LCCOMB_X31_Y30_N18 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps5|always4~0                                                                                                                                                            ; LCCOMB_X31_Y30_N12 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps5|always6~0                                                                                                                                                            ; LCCOMB_X31_Y30_N14 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps6|always0~0                                                                                                                                                            ; LCCOMB_X26_Y31_N8  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps6|always3~0                                                                                                                                                            ; LCCOMB_X30_Y31_N12 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps6|always6~0                                                                                                                                                            ; LCCOMB_X29_Y33_N24 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps7|always0~0                                                                                                                                                            ; LCCOMB_X31_Y28_N18 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps7|always3~0                                                                                                                                                            ; LCCOMB_X31_Y28_N12 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps7|always4~0                                                                                                                                                            ; LCCOMB_X31_Y28_N30 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Denise:DENISE1|sprites:sprm0|sprshift:sps7|always6~0                                                                                                                                                            ; LCCOMB_X31_Y28_N0  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|adkcon[6]~17                                                                                                                                                                                       ; LCCOMB_X23_Y24_N18 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0|always6~1                                                                                                                                                              ; LCCOMB_X11_Y22_N6  ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0|auddat[10]~0                                                                                                                                                           ; LCCOMB_X14_Y22_N14 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0|audio_state.AUDIO_STATE_3~0                                                                                                                                            ; LCCOMB_X10_Y23_N14 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0|audlen[0]~0                                                                                                                                                            ; LCCOMB_X14_Y22_N0  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0|audper[15]~0                                                                                                                                                           ; LCCOMB_X14_Y22_N10 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0|audvol[6]~0                                                                                                                                                            ; LCCOMB_X14_Y22_N12 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0|datbuf[13]~2                                                                                                                                                           ; LCCOMB_X11_Y22_N28 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0|dmas~1                                                                                                                                                                 ; LCCOMB_X10_Y23_N22 ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0|lencnt[0]~50                                                                                                                                                           ; LCCOMB_X11_Y22_N10 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach0|percnt[0]~22                                                                                                                                                           ; LCCOMB_X9_Y22_N0   ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1|always6~1                                                                                                                                                              ; LCCOMB_X7_Y28_N28  ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1|auddat[5]~0                                                                                                                                                            ; LCCOMB_X18_Y21_N0  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1|audlen[14]~0                                                                                                                                                           ; LCCOMB_X18_Y21_N20 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1|audper[1]~0                                                                                                                                                            ; LCCOMB_X25_Y24_N8  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1|audvol[5]~0                                                                                                                                                            ; LCCOMB_X25_Y24_N20 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1|datbuf[0]~2                                                                                                                                                            ; LCCOMB_X8_Y28_N8   ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1|dmas~1                                                                                                                                                                 ; LCCOMB_X9_Y28_N14  ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1|lencnt[6]~50                                                                                                                                                           ; LCCOMB_X7_Y28_N26  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach1|percnt[0]~22                                                                                                                                                           ; LCCOMB_X8_Y28_N4   ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2|always6~1                                                                                                                                                              ; LCCOMB_X7_Y26_N14  ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2|auddat[3]~0                                                                                                                                                            ; LCCOMB_X9_Y25_N22  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2|audlen[1]~0                                                                                                                                                            ; LCCOMB_X18_Y21_N14 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2|audper[3]~0                                                                                                                                                            ; LCCOMB_X10_Y29_N24 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2|audvol[0]~0                                                                                                                                                            ; LCCOMB_X10_Y27_N8  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2|datbuf[4]~2                                                                                                                                                            ; LCCOMB_X7_Y26_N10  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2|dmas~1                                                                                                                                                                 ; LCCOMB_X6_Y26_N20  ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2|lencnt[5]~50                                                                                                                                                           ; LCCOMB_X7_Y26_N12  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach2|percnt[0]~21                                                                                                                                                           ; LCCOMB_X7_Y26_N6   ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3|always6~1                                                                                                                                                              ; LCCOMB_X10_Y25_N0  ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3|auddat[3]~0                                                                                                                                                            ; LCCOMB_X18_Y21_N10 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3|audlen[12]~0                                                                                                                                                           ; LCCOMB_X18_Y21_N18 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3|audper[11]~8                                                                                                                                                           ; LCCOMB_X12_Y24_N22 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3|audvol[5]~0                                                                                                                                                            ; LCCOMB_X17_Y25_N14 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3|datbuf[13]~2                                                                                                                                                           ; LCCOMB_X11_Y25_N8  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3|dmas~1                                                                                                                                                                 ; LCCOMB_X10_Y24_N2  ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3|lencnt[10]~50                                                                                                                                                          ; LCCOMB_X11_Y26_N26 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiochannel:ach3|percnt[0]~21                                                                                                                                                           ; LCCOMB_X11_Y25_N0  ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|sigmadelta:dac|WideNor0~0                                                                                                                                                                ; LCCOMB_X6_Y22_N2   ; 98      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|Decoder0~2                                                                                                                                                                              ; LCCOMB_X20_Y12_N0  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|Decoder0~3                                                                                                                                                                              ; LCCOMB_X21_Y12_N8  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|Decoder0~4                                                                                                                                                                              ; LCCOMB_X21_Y12_N14 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|Decoder0~5                                                                                                                                                                              ; LCCOMB_X19_Y12_N20 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|Equal0~0                                                                                                                                                                                ; LCCOMB_X24_Y13_N6  ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|Equal1~0                                                                                                                                                                                ; LCCOMB_X24_Y13_N10 ; 22      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|always15~0                                                                                                                                                                              ; LCCOMB_X23_Y12_N4  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|cmd_hdd_rd~0                                                                                                                                                                            ; LCCOMB_X24_Y17_N30 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|comb~0                                                                                                                                                                                  ; LCCOMB_X28_Y20_N12 ; 4       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|disk_present[1]~2                                                                                                                                                                       ; LCCOMB_X19_Y17_N18 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|dmaen~1                                                                                                                                                                                 ; LCCOMB_X25_Y20_N2  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|dsklen[5]~17                                                                                                                                                                            ; LCCOMB_X27_Y20_N6  ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|dsksync[4]~1                                                                                                                                                                            ; LCCOMB_X24_Y25_N28 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|in_ptr[1]~38                                                                                                                                                                   ; LCCOMB_X27_Y20_N28 ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|out_ptr[10]~38                                                                                                                                                                 ; LCCOMB_X27_Y20_N2  ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo_reset                                                                                                                                                                              ; LCCOMB_X26_Y20_N2  ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|rx_flag                                                                                                                                                                                 ; FF_X20_Y17_N15     ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|scs                                                                                                                                                                                     ; LCCOMB_X24_Y13_N4  ; 6       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|spi_rx_flag_clr                                                                                                                                                                         ; LCCOMB_X20_Y17_N14 ; 1       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|spi_tx_flag_clr                                                                                                                                                                         ; LCCOMB_X25_Y9_N30  ; 1       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|step_ena_cnt[3]~0                                                                                                                                                                       ; LCCOMB_X18_Y14_N26 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|tx_flag                                                                                                                                                                                 ; FF_X25_Y9_N25      ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|intcontroller:pi1|intena[6]~17                                                                                                                                                                     ; LCCOMB_X21_Y21_N26 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|intcontroller:pi1|intreq[4]~13                                                                                                                                                                     ; LCCOMB_X21_Y20_N16 ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|uart:pu1|rx_cnt[1]~17                                                                                                                                                                              ; LCCOMB_X12_Y18_N20 ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|uart:pu1|rx_data[0]~1                                                                                                                                                                              ; LCCOMB_X14_Y18_N28 ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|uart:pu1|rx_shift[0]~2                                                                                                                                                                             ; LCCOMB_X12_Y18_N14 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|uart:pu1|rx_state.RX_IDLE                                                                                                                                                                          ; FF_X12_Y18_N25     ; 31      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|uart:pu1|tx_cnt[1]~19                                                                                                                                                                              ; LCCOMB_X14_Y17_N24 ; 15      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|uart:pu1|tx_shift[0]~2                                                                                                                                                                             ; LCCOMB_X16_Y24_N0  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|Paula:PAULA1|uart:pu1|tx_state.TX_SHIFT                                                                                                                                                                         ; FF_X14_Y17_N21     ; 26      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|_cpu_reset~0                                                                                                                                                                                                    ; LCCOMB_X29_Y9_N22  ; 19      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|ciaint:cnt|icrmask[0]~1                                                                                                                                                                              ; LCCOMB_X12_Y14_N18 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|ddrporta[2]~0                                                                                                                                                                                        ; LCCOMB_X18_Y15_N20 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|ddrportb[6]~0                                                                                                                                                                                        ; LCCOMB_X14_Y15_N26 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|keydat2[4]~1                                                                                                                                                                        ; LCCOMB_X17_Y11_N20 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|kstate.001                                                                                                                                                                          ; FF_X26_Y7_N25      ; 16      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|preceive[0]                                                                                                                                                                         ; FF_X21_Y8_N15      ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|preceive[10]~18                                                                                                                                                                     ; LCCOMB_X21_Y8_N6   ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1|mouse_emu_right~1                                                                                                                                                ; LCCOMB_X21_Y11_N2  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1|osd_ctrl[4]~0                                                                                                                                                    ; LCCOMB_X21_Y11_N10 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|psend[5]~1                                                                                                                                                                          ; LCCOMB_X25_Y8_N6   ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ptimer[2]~2                                                                                                                                                                         ; LCCOMB_X27_Y2_N14  ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|regporta[0]~1                                                                                                                                                                                        ; LCCOMB_X18_Y15_N26 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|regportb[0]~0                                                                                                                                                                                        ; LCCOMB_X17_Y15_N10 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|sdr_latch[3]~1                                                                                                                                                                                       ; LCCOMB_X11_Y14_N8  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|ser_tx_cnt[1]~1                                                                                                                                                                                      ; LCCOMB_X11_Y11_N24 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|timera:tmra|tmcr[5]~1                                                                                                                                                                                ; LCCOMB_X12_Y14_N12 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|timera:tmra|tmlh[1]~0                                                                                                                                                                                ; LCCOMB_X11_Y13_N18 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|timera:tmra|tmll[7]~0                                                                                                                                                                                ; LCCOMB_X11_Y16_N2  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|timerb:tmrb|tmcr[5]~0                                                                                                                                                                                ; LCCOMB_X14_Y15_N4  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|timerb:tmrb|tmlh[7]~0                                                                                                                                                                                ; LCCOMB_X10_Y12_N4  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|timerb:tmrb|tmll[7]~0                                                                                                                                                                                ; LCCOMB_X10_Y12_N26 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|timerd:tmrd|alarm[15]~8                                                                                                                                                                              ; LCCOMB_X11_Y14_N2  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|timerd:tmrd|alarm[16]~9                                                                                                                                                                              ; LCCOMB_X9_Y15_N14  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|timerd:tmrd|alarm[7]~2                                                                                                                                                                               ; LCCOMB_X9_Y15_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|timerd:tmrd|latch_ena                                                                                                                                                                                ; FF_X12_Y15_N13     ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|timerd:tmrd|tod[12]~1                                                                                                                                                                                ; LCCOMB_X8_Y13_N14  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|timerd:tmrd|tod[22]~0                                                                                                                                                                                ; LCCOMB_X8_Y13_N28  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciaa:CIAA1|timerd:tmrd|tod[4]~2                                                                                                                                                                                 ; LCCOMB_X8_Y14_N26  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciab:CIAB1|ciaint:cnt|icrmask[0]~1                                                                                                                                                                              ; LCCOMB_X18_Y16_N22 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciab:CIAB1|ddrporta[1]~0                                                                                                                                                                                        ; LCCOMB_X16_Y14_N14 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciab:CIAB1|ddrportb[3]~0                                                                                                                                                                                        ; LCCOMB_X19_Y14_N2  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciab:CIAB1|regporta[7]~0                                                                                                                                                                                        ; LCCOMB_X19_Y14_N20 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciab:CIAB1|regportb[5]~0                                                                                                                                                                                        ; LCCOMB_X19_Y14_N4  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciab:CIAB1|sdr_latch[3]~0                                                                                                                                                                                       ; LCCOMB_X19_Y12_N24 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciab:CIAB1|timera:tmra|tmcr[2]~1                                                                                                                                                                                ; LCCOMB_X16_Y16_N0  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciab:CIAB1|timera:tmra|tmlh[3]~0                                                                                                                                                                                ; LCCOMB_X16_Y16_N10 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciab:CIAB1|timera:tmra|tmll[3]~1                                                                                                                                                                                ; LCCOMB_X17_Y15_N22 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciab:CIAB1|timerb:tmrb|tmlh[2]~0                                                                                                                                                                                ; LCCOMB_X14_Y12_N6  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciab:CIAB1|timerb:tmrb|tmll[7]~0                                                                                                                                                                                ; LCCOMB_X14_Y12_N28 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciab:CIAB1|timerd:tmrd|alarm[0]~1                                                                                                                                                                               ; LCCOMB_X15_Y16_N10 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciab:CIAB1|timerd:tmrd|alarm[15]~8                                                                                                                                                                              ; LCCOMB_X15_Y16_N8  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciab:CIAB1|timerd:tmrd|alarm[20]~9                                                                                                                                                                              ; LCCOMB_X15_Y16_N18 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciab:CIAB1|timerd:tmrd|crb7~0                                                                                                                                                                                   ; LCCOMB_X17_Y14_N24 ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciab:CIAB1|timerd:tmrd|latch_ena                                                                                                                                                                                ; FF_X17_Y15_N25     ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciab:CIAB1|timerd:tmrd|latch_ena~0                                                                                                                                                                              ; LCCOMB_X17_Y15_N30 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciab:CIAB1|timerd:tmrd|tod[13]~1                                                                                                                                                                                ; LCCOMB_X16_Y15_N28 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciab:CIAB1|timerd:tmrd|tod[16]~2                                                                                                                                                                                ; LCCOMB_X17_Y13_N22 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|ciab:CIAB1|timerd:tmrd|tod[1]~0                                                                                                                                                                                 ; LCCOMB_X16_Y15_N18 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|gayle:GAYLE1|always0~0                                                                                                                                                                                          ; LCCOMB_X29_Y17_N10 ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|gayle:GAYLE1|fifo4096x16:SECBUF1|inptr[7]~31                                                                                                                                                                    ; LCCOMB_X23_Y14_N30 ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|gayle:GAYLE1|fifo4096x16:SECBUF1|outptr[3]~33                                                                                                                                                                   ; LCCOMB_X26_Y13_N28 ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|gayle:GAYLE1|fifo_reset                                                                                                                                                                                         ; LCCOMB_X26_Y13_N0  ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|gayle:GAYLE1|fifo_wr~6                                                                                                                                                                                          ; LCCOMB_X23_Y14_N2  ; 10      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|gayle:GAYLE1|gayleid_cnt[0]~4                                                                                                                                                                                   ; LCCOMB_X28_Y17_N22 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|gayle:GAYLE1|sector_count[0]~10                                                                                                                                                                                 ; LCCOMB_X29_Y17_N14 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|gayle:GAYLE1|tfr~104                                                                                                                                                                                            ; LCCOMB_X19_Y15_N24 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|gayle:GAYLE1|tfr~105                                                                                                                                                                                            ; LCCOMB_X27_Y15_N20 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|gayle:GAYLE1|tfr~106                                                                                                                                                                                            ; LCCOMB_X25_Y15_N4  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|gayle:GAYLE1|tfr~107                                                                                                                                                                                            ; LCCOMB_X24_Y15_N30 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|gayle:GAYLE1|tfr~109                                                                                                                                                                                            ; LCCOMB_X23_Y15_N4  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|gayle:GAYLE1|tfr~110                                                                                                                                                                                            ; LCCOMB_X25_Y15_N26 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|gayle:GAYLE1|tfr~111                                                                                                                                                                                            ; LCCOMB_X23_Y15_N22 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|gayle:GAYLE1|tfr~112                                                                                                                                                                                            ; LCCOMB_X24_Y15_N0  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|m68k_bridge:CPU1|_as28m~0                                                                                                                                                                                       ; LCCOMB_X29_Y19_N6  ; 2       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|m68k_bridge:CPU1|always9~0                                                                                                                                                                                      ; LCCOMB_X26_Y19_N26 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|m68k_bridge:CPU1|halt                                                                                                                                                                                           ; FF_X28_Y19_N13     ; 82      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|syscontrol:CONTROL1|rst_cnt[1]~3                                                                                                                                                                                ; LCCOMB_X25_Y9_N22  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|syscontrol:CONTROL1|rst_cnt[2]                                                                                                                                                                                  ; FF_X25_Y9_N7       ; 661     ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|always16~1                                                                                                                                                                                       ; LCCOMB_X15_Y22_N2  ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|always17~1                                                                                                                                                                                       ; LCCOMB_X10_Y18_N12 ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|dmouse0dat[12]~1                                                                                                                                                                                 ; LCCOMB_X15_Y19_N2  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|dmouse0dat[2]~0                                                                                                                                                                                  ; LCCOMB_X17_Y20_N18 ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|dmouse1dat[15]~23                                                                                                                                                                                ; LCCOMB_X10_Y20_N12 ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|dmouse1dat[5]~19                                                                                                                                                                                 ; LCCOMB_X16_Y22_N4  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|always12~0                                                                                                                                                                              ; LCCOMB_X27_Y11_N2  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|always17~2                                                                                                                                                                              ; LCCOMB_X27_Y11_N10 ; 11      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|always20~0                                                                                                                                                                              ; LCCOMB_X31_Y15_N20 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|always21~0                                                                                                                                                                              ; LCCOMB_X29_Y11_N28 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|always2~0                                                                                                                                                                               ; LCCOMB_X32_Y17_N6  ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|autofire_config[0]~1                                                                                                                                                                    ; LCCOMB_X27_Y8_N14  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|cpurst~0                                                                                                                                                                                ; LCCOMB_X28_Y11_N2  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|floppy_config[0]~1                                                                                                                                                                      ; LCCOMB_X28_Y11_N0  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|highlight[3]~1                                                                                                                                                                          ; LCCOMB_X27_Y7_N2   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|lr_filter[0]~0                                                                                                                                                                          ; LCCOMB_X28_Y6_N2   ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|mem_cnt[11]~1                                                                                                                                                                           ; LCCOMB_X28_Y15_N20 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|mem_cnt[6]~0                                                                                                                                                                            ; LCCOMB_X28_Y11_N12 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|mem_page[7]~0                                                                                                                                                                           ; LCCOMB_X28_Y11_N26 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|osd_enable~2                                                                                                                                                                            ; LCCOMB_X26_Y11_N28 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|spi8:spi0|Equal1~0                                                                                                                                                                      ; LCCOMB_X19_Y11_N20 ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|spi8:spi0|Equal2~0                                                                                                                                                                      ; LCCOMB_X19_Y11_N18 ; 10      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|spi8:spi0|rx                                                                                                                                                                            ; FF_X24_Y11_N11     ; 12      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|sync_fifo:wr_fifo|fifo_mem~96                                                                                                                                                           ; LCCOMB_X28_Y11_N18 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|sync_fifo:wr_fifo|fifo_mem~97                                                                                                                                                           ; LCCOMB_X28_Y11_N22 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|sync_fifo:wr_fifo|fifo_mem~98                                                                                                                                                           ; LCCOMB_X28_Y11_N14 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|sync_fifo:wr_fifo|fifo_mem~99                                                                                                                                                           ; LCCOMB_X28_Y11_N4  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|t_chipset_config[3]~0                                                                                                                                                                   ; LCCOMB_X27_Y11_N20 ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|t_cpu_config[1]~0                                                                                                                                                                       ; LCCOMB_X28_Y6_N4   ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|t_ide_config[0]~1                                                                                                                                                                       ; LCCOMB_X28_Y7_N20  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|t_memory_config[2]~0                                                                                                                                                                    ; LCCOMB_X29_Y12_N30 ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|wren                                                                                                                                                                                    ; LCCOMB_X29_Y11_N10 ; 2       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|potreg[11]~0                                                                                                                                                                                     ; LCCOMB_X15_Y23_N8  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|_mright~0                                                                                                                                                                           ; LCCOMB_X16_Y20_N4  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|mreceive[5]~2                                                                                                                                                                       ; LCCOMB_X10_Y19_N0  ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|msend~1                                                                                                                                                                             ; LCCOMB_X7_Y16_N14  ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|mstate.001                                                                                                                                                                          ; FF_X7_Y16_N5       ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|mtreset~2                                                                                                                                                                           ; LCCOMB_X7_Y16_N2   ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|xcount[1]~5                                                                                                                                                                         ; LCCOMB_X12_Y21_N24 ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|xcount[4]~12                                                                                                                                                                        ; LCCOMB_X15_Y21_N28 ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|ycount[0]~7                                                                                                                                                                         ; LCCOMB_X11_Y19_N2  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|ycount[7]~13                                                                                                                                                                        ; LCCOMB_X11_Y21_N18 ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Minimig1:minimig|userio:USERIO1|ps2mouse:pm1|zcount[7]~10                                                                                                                                                                        ; LCCOMB_X16_Y20_N8  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|CACR[3]~0                                                                                                                                                                         ; LCCOMB_X40_Y8_N20  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|Equal29~1                                                                                                                                                                         ; LCCOMB_X49_Y5_N28  ; 38      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|FlagsSR[0]~18                                                                                                                                                                     ; LCCOMB_X52_Y9_N8   ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|FlagsSR[3]~13                                                                                                                                                                     ; LCCOMB_X52_Y9_N16  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|IPL_vec[0]~1                                                                                                                                                                      ; LCCOMB_X49_Y13_N30 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|Reset                                                                                                                                                                             ; FF_X30_Y9_N3       ; 221     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|Selector56~6                                                                                                                                                                      ; LCCOMB_X37_Y9_N0   ; 34      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|Mux3~1                                                                                                                                                              ; LCCOMB_X36_Y8_N12  ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|div_neg~1                                                                                                                                                           ; LCCOMB_X48_Y4_N30  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|mulu_reg[33]~0                                                                                                                                                      ; LCCOMB_X49_Y21_N14 ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|result_div[48]~70                                                                                                                                                   ; LCCOMB_X44_Y23_N18 ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68_PC[26]~34                                                                                                                                                                    ; LCCOMB_X46_Y5_N0   ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|USP[0]~0                                                                                                                                                                          ; LCCOMB_X45_Y11_N24 ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|VBR[16]~1                                                                                                                                                                         ; LCCOMB_X40_Y8_N30  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|alu_bf_loffset[0]~6                                                                                                                                                               ; LCCOMB_X36_Y13_N12 ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|alu_bf_loffset[3]~5                                                                                                                                                               ; LCCOMB_X35_Y8_N10  ; 29      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|brief[2]~17                                                                                                                                                                       ; LCCOMB_X46_Y4_N26  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|clkena_lw                                                                                                                                                                         ; LCCOMB_X36_Y10_N10 ; 217     ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|data_write_tmp[15]~48                                                                                                                                                             ; LCCOMB_X47_Y10_N2  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|data_write_tmp[31]~33                                                                                                                                                             ; LCCOMB_X48_Y10_N26 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|decodeOPC                                                                                                                                                                         ; FF_X39_Y5_N9       ; 82      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|ea_data[15]~33                                                                                                                                                                    ; LCCOMB_X39_Y4_N18  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|exec[51]                                                                                                                                                                          ; FF_X45_Y2_N31      ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|exec[52]                                                                                                                                                                          ; FF_X46_Y3_N9       ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|exec[57]                                                                                                                                                                          ; FF_X47_Y2_N21      ; 34      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|last_data_read[4]~17                                                                                                                                                              ; LCCOMB_X47_Y4_N28  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|memaddr[0]~0                                                                                                                                                                      ; LCCOMB_X35_Y8_N28  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|memmask[1]~13                                                                                                                                                                     ; LCCOMB_X37_Y6_N22  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|memmask[2]~1                                                                                                                                                                      ; LCCOMB_X31_Y12_N28 ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|memmask[5]~3                                                                                                                                                                      ; LCCOMB_X31_Y12_N2  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.div1                                                                                                                                                                  ; FF_X40_Y3_N9       ; 68      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.div2                                                                                                                                                                  ; FF_X39_Y9_N5       ; 7       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state.mul1                                                                                                                                                                  ; FF_X40_Y3_N23      ; 73      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|micro_state~148                                                                                                                                                                   ; LCCOMB_X47_Y2_N12  ; 90      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|opcode[13]                                                                                                                                                                        ; FF_X43_Y4_N31      ; 111     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|opcode[14]~3                                                                                                                                                                      ; LCCOMB_X39_Y5_N30  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|opcode[2]~10                                                                                                                                                                      ; LCCOMB_X39_Y5_N14  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|process_1~4                                                                                                                                                                       ; LCCOMB_X47_Y6_N30  ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|process_1~5                                                                                                                                                                       ; LCCOMB_X34_Y11_N16 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|regfile~109                                                                                                                                                                       ; LCCOMB_X39_Y11_N30 ; 4       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|rot_bits[1]~0                                                                                                                                                                     ; LCCOMB_X41_Y9_N12  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|rot_cnt[4]~2                                                                                                                                                                      ; LCCOMB_X36_Y4_N20  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|sndOPC[0]~4                                                                                                                                                                       ; LCCOMB_X35_Y5_N12  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|state[1]                                                                                                                                                                          ; FF_X38_Y6_N9       ; 42      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|tmp_TG68_PC[31]~0                                                                                                                                                                 ; LCCOMB_X38_Y7_N16  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|trap_SR[7]~0                                                                                                                                                                      ; LCCOMB_X45_Y9_N24  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|trap_interrupt                                                                                                                                                                    ; FF_X39_Y8_N5       ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|trap_vector[5]~10                                                                                                                                                                 ; LCCOMB_X49_Y4_N22  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|clkena~1                                                                                                                                                                                                             ; LCCOMB_X31_Y12_N16 ; 49      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|cpuIPL[2]~0                                                                                                                                                                                                          ; LCCOMB_X30_Y11_N28 ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TG68K:tg68k|r_data[15]~0                                                                                                                                                                                                         ; LCCOMB_X29_Y11_N30 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|locked                                                                                                           ; LCCOMB_X27_Y1_N26  ; 10      ; Async. clear                                        ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|wire_pll1_clk[0]                                                                                                 ; PLL_1              ; 1460    ; Clock                                               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|wire_pll1_clk[1]                                                                                                 ; PLL_1              ; 466     ; Clock                                               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|wire_pll1_locked                                                                                                 ; PLL_1              ; 3       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; amiga_clk:amiga_clk|clk7_cnt[1]                                                                                                                                                                                                  ; FF_X28_Y4_N23      ; 4709    ; Clock                                               ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; amiga_clk:amiga_clk|e_cnt[0]                                                                                                                                                                                                     ; FF_X28_Y20_N1      ; 137     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i|altpll:altpll_component|_clk1                                                                                                                                     ; PLL_3              ; 1288    ; Clock                                               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|WideNor2                                                                                                                                                                                   ; LCCOMB_X21_Y10_N10 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|always11~0                                                                                                                                                                                 ; LCCOMB_X21_Y10_N16 ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|always13~0                                                                                                                                                                                 ; LCCOMB_X18_Y7_N22  ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|always21~0                                                                                                                                                                                 ; LCCOMB_X24_Y7_N18  ; 12      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|always23~0                                                                                                                                                                                 ; LCCOMB_X24_Y10_N26 ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|always25~0                                                                                                                                                                                 ; LCCOMB_X20_Y9_N30  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|always26~1                                                                                                                                                                                 ; LCCOMB_X23_Y7_N0   ; 11      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|ctrl_en~0                                                                                                                                                                                  ; LCCOMB_X24_Y4_N14  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_block[9]~12                                                                                                                                                                            ; LCCOMB_X23_Y9_N4   ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_cnt[0]                                                                                                                                                                                 ; FF_X20_Y9_N29      ; 92      ; Clock                                               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_cs_n[1]                                                                                                                                                                                ; FF_X24_Y13_N25     ; 5       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_cs_n[2]                                                                                                                                                                                ; FF_X20_Y9_N25      ; 6       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_dat_w[6]~1                                                                                                                                                                             ; LCCOMB_X19_Y9_N0   ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|sys_rst_en~0                                                                                                                                                                               ; LCCOMB_X23_Y7_N18  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|timer[6]~26                                                                                                                                                                                ; LCCOMB_X6_Y27_N14  ; 32      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|timer_en~0                                                                                                                                                                                 ; LCCOMB_X23_Y7_N20  ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst                                                                                                                                                                                          ; FF_X3_Y29_N9       ; 352     ; Async. clear, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|ctrl_rst:ctrl_rst|rst_cnt[0]~0                                                                                                                                                                                 ; LCCOMB_X3_Y29_N14  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|exception_re                                            ; LCCOMB_X9_Y1_N10   ; 56      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|exception_re~0                                          ; LCCOMB_X9_Y1_N14   ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|padv_decode_o~0                                         ; LCCOMB_X12_Y5_N8   ; 214     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|padv_execute_o~3                                        ; LCCOMB_X11_Y5_N28  ; 87      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_epcr[9]~31                                          ; LCCOMB_X4_Y4_N10   ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_esr[10]~1                                           ; LCCOMB_X3_Y5_N24   ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_evbar[14]~1                                         ; LCCOMB_X7_Y4_N4    ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_ppc[22]~1                                           ; LCCOMB_X6_Y3_N10   ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_sr[0]~3                                             ; LCCOMB_X9_Y1_N4    ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_sr[10]~11                                           ; LCCOMB_X6_Y1_N10   ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_sr[2]~2                                             ; LCCOMB_X1_Y5_N4    ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_ctrl_cappuccino:mor1kx_ctrl_cappuccino|spr_sr[4]~17                                            ; LCCOMB_X1_Y5_N20   ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|always20~0                          ; LCCOMB_X14_Y4_N30  ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_except_illegal_o~0          ; LCCOMB_X12_Y5_N30  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_op_jal_o                    ; FF_X10_Y5_N5       ; 32      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_op_mfspr_o~2                ; LCCOMB_X16_Y4_N26  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_decode_execute_cappuccino:mor1kx_decode_execute_cappuccino|execute_op_mul_signed_o~4           ; LCCOMB_X11_Y4_N26  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|always2~0                               ; LCCOMB_X16_Y2_N26  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_op_lsu_load_o~3                    ; LCCOMB_X16_Y2_N28  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_op_mfspr_o                         ; FF_X15_Y5_N19      ; 30      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|ctrl_op_rfe_o~5                         ; LCCOMB_X15_Y5_N12  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|pc_ctrl_o[8]~30                         ; LCCOMB_X6_Y6_N26   ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_execute_ctrl_cappuccino:mor1kx_execute_ctrl_cappuccino|wb_rf_wb_o                              ; FF_X12_Y6_N1       ; 6       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|always9~0                                             ; LCCOMB_X17_Y3_N22  ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|decode_insn_o[19]~3                                   ; LCCOMB_X17_Y3_N24  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|fetch_rf_adr_valid_o~0                                ; LCCOMB_X19_Y3_N22  ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|ibus_adr[13]~2                                        ; LCCOMB_X20_Y2_N8   ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|ibus_adr[3]~4                                         ; LCCOMB_X23_Y3_N28  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|Selector8~1    ; LCCOMB_X20_Y3_N20  ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|always1~2      ; LCCOMB_X20_Y3_N24  ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|refill_req_o~0 ; LCCOMB_X18_Y3_N14  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|way_we[0]~0    ; LCCOMB_X23_Y3_N0   ; 4       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|pc_fetch[0]~91                                        ; LCCOMB_X14_Y1_N18  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|pc_fetch[23]~14                                       ; LCCOMB_X10_Y4_N30  ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|state.READ                                            ; FF_X23_Y3_N23      ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|access_done~2                                             ; LCCOMB_X6_Y2_N12   ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_adr[3]~2                                             ; LCCOMB_X17_Y4_N16  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_adr[6]~1                                             ; LCCOMB_X17_Y4_N14  ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_bsel_o[0]~0                                          ; LCCOMB_X17_Y4_N12  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|dbus_dat[0]~10                                            ; LCCOMB_X23_Y6_N14  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_lsu_cappuccino:mor1kx_lsu_cappuccino|state.WRITE                                               ; FF_X23_Y6_N27      ; 47      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|execute_hazard_b~0                                          ; LCCOMB_X14_Y6_N6   ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|wb_to_decode_result_a~2                                     ; LCCOMB_X15_Y5_N26  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|wb_to_decode_result_b~2                                     ; LCCOMB_X17_Y9_N14  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_wb_mux_cappuccino:mor1kx_wb_mux_cappuccino|rf_result[11]~212                                   ; LCCOMB_X12_Y6_N10  ; 4       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_arbiter:s1_arbiter|ms_reg[1]~1                                                                                                                                                          ; LCCOMB_X24_Y7_N22  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ctrl_top:ctrl_top|qmem_bus:ctrl_bus|qmem_decoder:m0_decoder|always0~0                                                                                                                                                            ; LCCOMB_X23_Y5_N30  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; i_sync:i_sync_sw_28|sync_1[1]                                                                                                                                                                                                    ; FF_X31_Y4_N9       ; 57      ; Clock enable, Sync. load, Write enable              ; no     ; --                   ; --               ; --                        ;
; qmem_bridge:qmem_bridge|cs_sync[1]                                                                                                                                                                                               ; FF_X24_Y6_N13      ; 59      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; qmem_bridge:qmem_bridge|m_dat_r[0]~0                                                                                                                                                                                             ; LCCOMB_X27_Y5_N16  ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; qmem_bridge:qmem_bridge|state.ST_SETUP                                                                                                                                                                                           ; FF_X27_Y5_N3       ; 61      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdctl_rst                                                                                                                                                                                                                        ; LCCOMB_X27_Y1_N28  ; 10      ; Async. clear                                        ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; sdram_ctrl:sdram|Equal1~0                                                                                                                                                                                                        ; LCCOMB_X29_Y13_N16 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|always14~5                                                                                                                                                                                                      ; LCCOMB_X27_Y14_N10 ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|always5~0                                                                                                                                                                                                       ; LCCOMB_X26_Y12_N24 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|burst_addr[2]~2                                                                                                                                                                                                 ; LCCOMB_X26_Y10_N8  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|casaddr[16]~24                                                                                                                                                                                                  ; LCCOMB_X27_Y18_N4  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|casaddr[1]~23                                                                                                                                                                                                   ; LCCOMB_X27_Y18_N18 ; 26      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|casaddr[5]~31                                                                                                                                                                                                   ; LCCOMB_X28_Y14_N12 ; 7       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|cpu_cache:cpu_cache|always3~1                                                                                                                                                                                   ; LCCOMB_X29_Y8_N4   ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|cpu_cache:cpu_cache|cpu_dat_r[0]~16                                                                                                                                                                             ; LCCOMB_X29_Y8_N0   ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|cpu_cache:cpu_cache|st_adr[8]~1                                                                                                                                                                                 ; LCCOMB_X27_Y10_N12 ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|cpu_cache:cpu_cache|st_mem_we_0                                                                                                                                                                                 ; FF_X29_Y9_N29      ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|cpu_cache:cpu_cache|st_mem_we_1                                                                                                                                                                                 ; FF_X29_Y9_N27      ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|cpu_cache:cpu_cache|st_tag_we                                                                                                                                                                                   ; FF_X30_Y10_N7      ; 1       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|ena7RDreg                                                                                                                                                                                                       ; FF_X27_Y12_N11     ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|ena7WRreg                                                                                                                                                                                                       ; FF_X27_Y12_N31     ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|host_cache[0][0]~34                                                                                                                                                                                             ; LCCOMB_X26_Y10_N10 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|host_cache[0][8]~42                                                                                                                                                                                             ; LCCOMB_X26_Y10_N18 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|host_cache[1][0]~23                                                                                                                                                                                             ; LCCOMB_X26_Y10_N22 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|host_cache[1][8]~39                                                                                                                                                                                             ; LCCOMB_X26_Y10_N4  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|host_cache[2][0]~32                                                                                                                                                                                             ; LCCOMB_X26_Y12_N14 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|host_cache[2][8]~41                                                                                                                                                                                             ; LCCOMB_X26_Y12_N30 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|host_cache[3][0]~20                                                                                                                                                                                             ; LCCOMB_X26_Y10_N12 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|host_cache[3][8]~38                                                                                                                                                                                             ; LCCOMB_X26_Y10_N26 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|host_cache_addr[23]~4                                                                                                                                                                                           ; LCCOMB_X27_Y10_N8  ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|host_write_ack~1                                                                                                                                                                                                ; LCCOMB_X26_Y12_N18 ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|init_done                                                                                                                                                                                                       ; FF_X29_Y9_N5       ; 26      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|reset                                                                                                                                                                                                           ; FF_X29_Y13_N29     ; 19      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|reset_sdstate                                                                                                                                                                                                   ; FF_X29_Y13_N31     ; 5       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|sdram_state[3]                                                                                                                                                                                                  ; FF_X27_Y10_N29     ; 20      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl:sdram|sdwrite                                                                                                                                                                                                         ; FF_X27_Y12_N5      ; 16      ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                             ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|locked           ; LCCOMB_X27_Y1_N26 ; 10      ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1             ; 1460    ; 252                                  ; Global Clock         ; GCLK4            ; --                        ;
; amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1             ; 466     ; 84                                   ; Global Clock         ; GCLK3            ; --                        ;
; amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|wire_pll1_clk[2] ; PLL_1             ; 1       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; amiga_clk:amiga_clk|clk7_cnt[1]                                                                                                  ; FF_X28_Y4_N23     ; 4709    ; 122                                  ; Global Clock         ; GCLK16           ; --                        ;
; ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i|altpll:altpll_component|_clk1                                     ; PLL_3             ; 1288    ; 24                                   ; Global Clock         ; GCLK13           ; --                        ;
; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_cnt[0]                                                                                 ; FF_X20_Y9_N29     ; 92      ; 4                                    ; Global Clock         ; GCLK0            ; --                        ;
; sdctl_rst                                                                                                                        ; LCCOMB_X27_Y1_N28 ; 10      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------+
; Non-Global High Fan-Out Signals                           ;
+-------------------------------------------------+---------+
; Name                                            ; Fan-Out ;
+-------------------------------------------------+---------+
; Minimig1:minimig|syscontrol:CONTROL1|rst_cnt[2] ; 661     ;
+-------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                   ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                                      ; Location                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Minimig1:minimig|Amber:AMBER1|altsyncram:sd_lbuf_rtl_0|altsyncram_i5h1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 18           ; 1024         ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 18432 ; 1024                        ; 18                          ; 1024                        ; 18                          ; 18432               ; 2    ; None                                                     ; M9K_X33_Y4_N0, M9K_X33_Y5_N0                                                                                                   ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Minimig1:minimig|Amber:AMBER1|altsyncram:vi_lbuf_rtl_0|altsyncram_fg81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                       ; AUTO ; Single Port      ; Single Clock ; 1024         ; 15           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 15360 ; 1024                        ; 15                          ; --                          ; --                          ; 15360               ; 2    ; None                                                     ; M9K_X33_Y1_N0, M9K_X33_Y2_N0                                                                                                   ; Don't care           ; Old data               ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|altsyncram:mem_rtl_0|altsyncram_u5h1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 16           ; 2048         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 2048                        ; 16                          ; 2048                        ; 16                          ; 32768               ; 4    ; None                                                     ; M9K_X22_Y18_N0, M9K_X22_Y19_N0, M9K_X22_Y20_N0, M9K_X22_Y21_N0                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0|altsyncram_rb91:auto_generated|ALTSYNCRAM                                                                                                                                                                                                        ; AUTO ; ROM              ; Single Clock ; 512          ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 512                         ; 16                          ; --                          ; --                          ; 8192                ; 1    ; db/minimig_de0_nano.rom0_ps2keyboardmap_8d0ca61e.hdl.mif ; M9K_X22_Y11_N0                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Minimig1:minimig|gayle:GAYLE1|fifo4096x16:SECBUF1|altsyncram:mem_rtl_0|altsyncram_a6h1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8    ; None                                                     ; M9K_X22_Y16_N0, M9K_X22_Y14_N0, M9K_X22_Y17_N0, M9K_X33_Y14_N0, M9K_X22_Y13_N0, M9K_X33_Y17_N0, M9K_X22_Y15_N0, M9K_X33_Y16_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|altsyncram:osdbuf_rtl_0|altsyncram_66d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2    ; None                                                     ; M9K_X33_Y13_N0, M9K_X33_Y15_N0                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_0|altsyncram_vrd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1    ; None                                                     ; M9K_X33_Y11_N0                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|altsyncram:regfile_rtl_1|altsyncram_vrd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1    ; None                                                     ; M9K_X33_Y12_N0                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0|altsyncram_n181:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; ROM              ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4    ; db/minimig_de0_nano.rom0_ctrl_boot_9b9c052.hdl.mif       ; M9K_X22_Y1_N0, M9K_X22_Y7_N0, M9K_X22_Y10_N0, M9K_X22_Y12_N0                                                                   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:tag_ram|altsyncram:mem_rtl_0|altsyncram_00h1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 21           ; 256          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 5376  ; 256                         ; 21                          ; 256                         ; 21                          ; 5376                ; 1    ; None                                                     ; M9K_X22_Y2_N0                                                                                                                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_fetch_cappuccino:mor1kx_fetch_cappuccino|mor1kx_icache:icache_gen.mor1kx_icache|mor1kx_simple_dpram_sclk:way_memories[0].way_data_ram|altsyncram:mem_rtl_0|altsyncram_a5h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None                                                     ; M9K_X22_Y5_N0, M9K_X22_Y6_N0, M9K_X22_Y3_N0, M9K_X22_Y4_N0                                                                     ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfa|altsyncram:mem_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                                     ; M9K_X22_Y8_N0                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ctrl_top:ctrl_top|mor1kx_wrapper:ctrl_cpu|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino|mor1kx_simple_dpram_sclk:rfb|altsyncram:mem_rtl_0|altsyncram_4pd1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                                     ; M9K_X22_Y9_N0                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_128x32:tag_ram|altsyncram:altsyncram_component|altsyncram_c4p1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 128                         ; 31                          ; 128                         ; 31                          ; 3968                ; 1    ; None                                                     ; M9K_X33_Y10_N0                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_0|altsyncram:altsyncram_component|altsyncram_q5r1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None                                                     ; M9K_X33_Y8_N0                                                                                                                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sdram_ctrl:sdram|cpu_cache:cpu_cache|tpram_be_512x16:mem_ram_1|altsyncram:altsyncram_component|altsyncram_q5r1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None                                                     ; M9K_X33_Y9_N0                                                                                                                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |minimig_de0_nano_top|ctrl_top:ctrl_top|ctrl_boot:ctrl_rom|altsyncram:Ram0_rtl_0|altsyncram_n181:auto_generated|ALTSYNCRAM                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000100010000000111010011100) (42007234) (8916636) (880E9C)    ;(00011000000000000000000000000000) (-1294967296) (402653184) (18000000)   ;(10011100011000000000000000000001) (2094673167) (-1671430143) (-6-3-9-15-15-15-15-15)   ;(11000000000000000001100000010001) (812170835) (-1073735663) (-3-15-15-15-14-7-14-15)   ;(00011000001000000000000001000101) (-1284967191) (404750405) (18200045)   ;(10101000001000011111111111111100) (-619916356) (-1474166788) (-5-7-13-14000-4)   ;(00011000010000000000000010000000) (-1274967096) (406847616) (18400080)   ;(10101000010000100000000000001000) (-609894122) (-1472069624) (-5-7-11-13-15-15-15-8)   ;
;8;(10000100011000100000000000000000) (-904949056) (-2073952256) (-7-11-9-140000)    ;(10100100011000110000000000000001) (-1199694129) (-1537015807) (-5-11-9-12-15-15-15-15)   ;(10111100000000110000000000000001) (1770305871) (-1140654079) (-4-3-15-12-15-15-15-15)   ;(00010011111111111111111111111101) (-1917189521) (335544317) (13FFFFFD)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(00011000010000000000000001000100) (-1274967192) (406847556) (18400044)   ;(10101000010000100000000000000000) (-609916352) (-1472069632) (-5-7-11-140000)   ;(00011000011000000000000001000100) (-1264967192) (408944708) (18600044)   ;
;16;(10101000011000110000001001001100) (-599693016) (-1469906356) (-5-7-9-12-15-13-11-4)    ;(11100100011000100001100000000000) (947603296) (-463333376) (-1-11-9-13-14-800)   ;(00010000000000000000000000000100) (2000000004) (268435460) (10000004)   ;(11010100000000100000000000000000) (-1082432704) (-738066432) (-2-11-15-140000)   ;(10011100010000100000000000000100) (2085073170) (-1673396220) (-6-3-11-13-15-15-15-12)   ;(00001111111111111111111111111100) (1777777774) (268435452) (FFFFFFC)   ;(00011000011000000000000000000000) (-1264967296) (408944640) (18600000)   ;(10101000011000110000010101111000) (-599691562) (-1469905544) (-5-7-9-12-15-10-8-8)   ;
;24;(01000100000000000001100000000000) (-1747469648) (1140856832) (44001800)    ;(10011101011000000000000000000000) (-2102516352) (-1654652928) (-6-2-1000000)   ;(11100100001000110101100000000000) (927843296) (-467445760) (-1-11-13-12-10-800)   ;(00001100000000000000000000001011) (1400000013) (201326603) (C00000B)   ;(10101000101000110000000000000000) (-579716352) (-1465712640) (-5-7-5-130000)   ;(10011100110000000000000000000000) (2122450944) (-1665138688) (-6-3-400000)   ;(10100100011001010000000000000001) (-1199094129) (-1536884735) (-5-11-9-10-15-15-15-15)   ;(11100100000000110011000000000000) (917817296) (-469553152) (-1-11-15-12-13000)   ;
;32;(00010000000000000000000000000011) (2000000003) (268435459) (10000003)    ;(10111000101001010000000001000001) (1420905971) (-1197146047) (-4-7-5-10-15-15-11-15)   ;(11100001011010110010000000000000) (649807296) (-513073152) (-1-14-9-4-14000)   ;(11100100001001010011000000000000) (928417296) (-467324928) (-1-11-13-10-13000)   ;(00010011111111111111111111111010) (-1917189524) (335544314) (13FFFFFA)   ;(10111000100001000000000000000001) (1410705871) (-1199308799) (-4-7-7-11-15-15-15-15)   ;(01000100000000000100100000000000) (-1747439648) (1140869120) (44004800)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;
;40;(11010111111000010000111111111100) (-712602708) (-673116164) (-2-8-1-14-1500-4)    ;(10011100110000000000000000000000) (2122450944) (-1665138688) (-6-3-400000)   ;(10011100001000011111111111111100) (2075050940) (-1675493380) (-6-3-13-14000-4)   ;(11100101100001100010100000000000) (1058613296) (-444192768) (-1-10-7-9-13-800)   ;(00001100000000000000000000001010) (1400000012) (201326602) (C00000A)   ;(11100001000000110011000000000000) (617817296) (-519884800) (-1-14-15-12-13000)   ;(11100000111001000011000000000000) (588217296) (-521916416) (-1-15-1-11-13000)   ;(10010001000010000000000000000000) (766450944) (-1861746688) (-6-14-15-80000)   ;
;48;(10010000111001110000000000000000) (736250944) (-1863909376) (-6-15-1-90000)    ;(11100100001010000011100000000000) (929223296) (-467126272) (-1-11-13-7-12-800)   ;(00010000000000000000000000000110) (2000000006) (268435462) (10000006)   ;(10011100110001100000000000000001) (2126073167) (-1664745471) (-6-3-3-9-15-15-15-15)   ;(00000011111111111111111111111000) (377777770) (67108856) (3FFFFF8)   ;(11100101100001100010100000000000) (1058613296) (-444192768) (-1-10-7-9-13-800)   ;(00000000000000000000000000000011) (3) (3) (03)   ;(10011101011000000000000000000000) (-2102516352) (-1654652928) (-6-2-1000000)   ;
;56;(10011101011000000000000000000001) (-2100294129) (-1654652927) (-6-2-9-15-15-15-15-15)    ;(10011100001000010000000000000100) (2074873170) (-1675558908) (-6-3-13-14-15-15-15-12)   ;(01000100000000000100100000000000) (-1747439648) (1140869120) (44004800)   ;(10000100001000011111111111111100) (-924949060) (-2078146564) (-7-11-13-14000-4)   ;(00011000110000000000000001000100) (-1234967192) (415236164) (18C00044)   ;(11010111111000010000111111111100) (-712602708) (-673116164) (-2-8-1-14-1500-4)   ;(10101000110001100000000000111110) (-568894054) (-1463418818) (-5-7-3-9-15-15-12-2)   ;(10011100001000011111111111111100) (2075050940) (-1675493380) (-6-3-13-14000-4)   ;
;64;(10001100100001100000000000000000) (106050944) (-1937375232) (-7-3-7-100000)    ;(10011100101000000000000000001000) (2114673174) (-1667235832) (-6-3-5-15-15-15-15-8)   ;(10111000111000110000000000011000) (1440305898) (-1193082856) (-4-7-1-12-15-15-14-8)   ;(11100000100001000010000000000000) (558207296) (-528211968) (-1-15-7-11-14000)   ;(10111101011001110000000000000000) (1901283648) (-1117323264) (-4-2-9-90000)   ;(00010000000000000000000000000011) (2000000003) (268435459) (10000003)   ;(10100100100001000000000011111111) (-1189293753) (-1534852865) (-5-11-7-11-15-150-1)   ;(10101100100001000000000000001001) (-189294119) (-1400635383) (-5-3-7-11-15-15-15-7)   ;
;72;(10111000111001000000000000011000) (1440705898) (-1193017320) (-4-7-1-11-15-15-14-8)    ;(10111101011001110000000000000000) (1901283648) (-1117323264) (-4-2-9-90000)   ;(00010000000000000000000000000011) (2000000003) (268435459) (10000003)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(10101100100001000000000000001001) (-189294119) (-1400635383) (-5-3-7-11-15-15-15-7)   ;(10011100101001011111111111111111) (2116050943) (-1666842625) (-6-3-5-10000-1)   ;(11100000011000110001100000000000) (547803296) (-530376704) (-1-15-9-12-14-800)   ;(10100100101001010000000011111111) (-1179093753) (-1532690177) (-5-11-5-10-15-150-1)   ;
;80;(10111100001001010000000000000000) (1780883648) (-1138425856) (-4-3-13-110000)    ;(00010011111111111111111111110001) (-1917189535) (335544305) (13FFFFF1)   ;(10100100011000110000000011111111) (-1199693753) (-1537015553) (-5-11-9-12-15-150-1)   ;(11011000000001100010000000000000) (-481392704) (-670687232) (-2-7-15-9-14000)   ;(10011100001000010000000000000100) (2074873170) (-1675558908) (-6-3-13-14-15-15-15-12)   ;(01000100000000000100100000000000) (-1747439648) (1140869120) (44004800)   ;(10000100001000011111111111111100) (-924949060) (-2078146564) (-7-11-13-14000-4)   ;(11010111111000011010011111111000) (-712486714) (-673077256) (-2-8-1-14-5-80-8)   ;
;88;(00011010100000000000000001000100) (-1054967192) (444596292) (1A800044)    ;(11010111111000010001011111101100) (-712596728) (-673114132) (-2-8-1-14-14-8-1-4)   ;(10101010100101000000000000111110) (-385294054) (-1433141186) (-5-5-6-11-15-15-12-2)   ;(10011100010000000000000000000000) (2082450944) (-1673527296) (-6-3-1200000)   ;(11010111111000011001011111110100) (-712496718) (-673081356) (-2-8-1-14-6-80-12)   ;(11011000000101000001000000000000) (-477802704) (-669773824) (-2-7-14-11-15000)   ;(00011000010000000000000010000000) (-1274967096) (406847616) (18400080)   ;(10011110010000000000000011111111) (-2010293753) (-1639972609) (-6-1-11-15-15-150-1)   ;
;96;(10101000010000100000000000100100) (-609894086) (-1472069596) (-5-7-11-13-15-15-13-12)    ;(11010111111000010100111111111100) (-712562708) (-673099780) (-2-8-1-14-1100-4)   ;(11010111111000010111011111110000) (-712536724) (-673089552) (-2-8-1-14-8-8-10)   ;(11010111111000010000111111101000) (-712602734) (-673116184) (-2-8-1-14-150-1-8)   ;(11010100000000101001000000000000) (-1082302704) (-738029568) (-2-11-15-13-7000)   ;(10101001110001000000000000000000) (-469516352) (-1446772736) (-5-6-3-120000)   ;(10000100100000100000000000000000) (-894949056) (-2071855104) (-7-11-7-140000)   ;(11010100000000100001100000000000) (-1082396704) (-738060288) (-2-11-15-13-14-800)   ;
;104;(10011100001000011111111111101000) (2075050914) (-1675493400) (-6-3-13-1400-1-8)    ;(10000100100000100000000000000000) (-894949056) (-2071855104) (-7-11-7-140000)   ;(00000111111111111111111111010010) (777777722) (134217682) (7FFFFD2)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(10111000011011100000000001011000) (1403105998) (-1200750504) (-4-7-9-1-15-15-10-8)   ;(11010100000000100001100000000000) (-1082396704) (-738060288) (-2-11-15-13-14-800)   ;(10000100100000100000000000000000) (-894949056) (-2071855104) (-7-11-7-140000)   ;(00000111111111111111111111001101) (777777715) (134217677) (7FFFFCD)   ;
;112;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)    ;(10111000011011100000000001010000) (1403105988) (-1200750512) (-4-7-9-1-15-15-110)   ;(11100000011000111001000000000011) (547899521) (-530345981) (-1-15-9-12-6-15-15-13)   ;(11010100000000100001100000000000) (-1082396704) (-738060288) (-2-11-15-13-14-800)   ;(10000100100000100000000000000000) (-894949056) (-2071855104) (-7-11-7-140000)   ;(00000111111111111111111111000111) (777777707) (134217671) (7FFFFC7)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(10111000011011100000000001001000) (1403105978) (-1200750520) (-4-7-9-1-15-15-11-8)   ;
;120;(11100000011000111001000000000011) (547899521) (-530345981) (-1-15-9-12-6-15-15-13)    ;(11010100000000100001100000000000) (-1082396704) (-738060288) (-2-11-15-13-14-800)   ;(10000100100000100000000000000000) (-894949056) (-2071855104) (-7-11-7-140000)   ;(00000111111111111111111111000001) (777777701) (134217665) (7FFFFC1)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(11100000011011101001000000000011) (550699521) (-529625085) (-1-15-9-1-6-15-15-13)   ;(11010100000000100001100000000000) (-1082396704) (-738060288) (-2-11-15-13-14-800)   ;(10000100100000100000000000000000) (-894949056) (-2071855104) (-7-11-7-140000)   ;
;128;(00000111111111111111111110111100) (777777674) (134217660) (7FFFFBC)    ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(10001100011101000000000000000000) (99450944) (-1938554880) (-7-3-8-120000)   ;(11100000011000110001100000000000) (547803296) (-530376704) (-1-15-9-12-14-800)   ;(00011000100000000000000001000100) (-1254967192) (411041860) (18800044)   ;(10011100011000110000000000000001) (2095273167) (-1671233535) (-6-3-9-12-15-15-15-15)   ;(10101000100001000000000000111101) (-589294055) (-1467744195) (-5-7-7-11-15-15-12-3)   ;(10100100011000110000000011111111) (-1199693753) (-1537015553) (-5-11-9-12-15-150-1)   ;
;136;(11011000000101000001100000000000) (-477796704) (-669771776) (-2-7-14-11-14-800)    ;(11010100000000100001100000000000) (-1082396704) (-738060288) (-2-11-15-13-14-800)   ;(10000100011000100000000000000000) (-904949056) (-2073952256) (-7-11-9-140000)   ;(10011100011000000000000001100101) (2094673311) (-1671430043) (-6-3-9-15-15-15-9-11)   ;(11010100000000101001000000000000) (-1082302704) (-738029568) (-2-11-15-13-7000)   ;(10000101011000100000000000000000) (-804949056) (-2057175040) (-7-10-9-140000)   ;(10100101011010110000000011111111) (-1097693753) (-1519714049) (-5-10-9-4-15-150-1)   ;(10111100001010110000000011111111) (1782306247) (-1138032385) (-4-3-13-4-15-150-1)   ;
;144;(00010000000000000000000000000111) (2000000007) (268435463) (10000007)    ;(11011000000001000101100000000000) (-481756704) (-670803968) (-2-7-15-11-10-800)   ;(10011100011000111111111111111111) (2095450943) (-1671168001) (-6-3-9-12000-1)   ;(10100100011000110000000011111111) (-1199693753) (-1537015553) (-5-11-9-12-15-150-1)   ;(10111100001000110000000000000000) (1780283648) (-1138556928) (-4-3-13-130000)   ;(00010011111111111111111111110111) (-1917189529) (335544311) (13FFFFF7)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(10011100001000010000000000011000) (2074873194) (-1675558888) (-6-3-13-14-15-15-14-8)   ;
;152;(10000101001000011111111111111100) (-824949060) (-2061369348) (-7-10-13-14000-4)    ;(10000100001000011111111111101000) (-924949086) (-2078146584) (-7-11-13-1400-1-8)   ;(10000100010000011111111111101100) (-914949080) (-2076049428) (-7-11-11-1400-1-4)   ;(10000101110000011111111111110000) (-774949076) (-2050883600) (-7-10-3-1400-10)   ;(10000110010000011111111111110100) (-714949070) (-2042494988) (-7-9-11-14000-12)   ;(01000100000000000100100000000000) (-1747439648) (1140869120) (44004800)   ;(10000110100000011111111111111000) (-694949066) (-2038300680) (-7-9-7-14000-8)   ;(10101000101000110000000000000000) (-579716352) (-1465712640) (-5-7-5-130000)   ;
;160;(00011000011000000000000001000100) (-1264967192) (408944708) (18600044)    ;(11010111111000010001011111111000) (-712596714) (-673114120) (-2-8-1-14-14-80-8)   ;(11010111111000010100111111111100) (-712562708) (-673099780) (-2-8-1-14-1100-4)   ;(11010111111000010000111111110100) (-712602718) (-673116172) (-2-8-1-14-1500-12)   ;(10101000011000110000000000111100) (-599694056) (-1469906884) (-5-7-9-12-15-15-12-4)   ;(10011100001000011111111111110100) (2075050930) (-1675493388) (-6-3-13-14000-12)   ;(10001100011000110000000000000000) (95250944) (-1939668992) (-7-3-9-130000)   ;(10111100000000110000000000000011) (1770305873) (-1140654077) (-4-3-15-12-15-15-15-13)   ;
;168;(00010000000000000000000000000011) (2000000003) (268435459) (10000003)    ;(10101000010001000000000000000000) (-609516352) (-1471938560) (-5-7-11-120000)   ;(10111000101001010000000000001001) (1420905881) (-1197146103) (-4-7-5-10-15-15-15-7)   ;(10011100011000000000000001010001) (2094673287) (-1671430063) (-6-3-9-15-15-15-10-15)   ;(00000111111111111111111110101011) (777777653) (134217643) (7FFFFAB)   ;(10101000100001010000000000000000) (-589116352) (-1467678720) (-5-7-7-110000)   ;(10111100000010110000000000000000) (1772283648) (-1140129792) (-4-3-15-50000)   ;(00010000000000000000000000000100) (2000000004) (268435460) (10000004)   ;
;176;(00011000011000000000000001000100) (-1264967192) (408944708) (18600044)    ;(00000000000000000000000000101111) (57) (47) (2F)   ;(10011101011000000000000000000000) (-2102516352) (-1654652928) (-6-2-1000000)   ;(00011000100000000000000010000000) (-1254967096) (411041920) (18800080)   ;(10101000011000110000000000111000) (-599694062) (-1469906888) (-5-7-9-12-15-15-12-8)   ;(10101000100001000000000000100100) (-589294086) (-1467744220) (-5-7-7-11-15-15-13-12)   ;(11010100000000110101100000000000) (-1082156704) (-737978368) (-2-11-15-12-10-800)   ;(10011100110000000000000011111111) (2124673543) (-1665138433) (-6-3-3-15-15-150-1)   ;
;184;(11010100000001000011000000000000) (-1081782704) (-737923072) (-2-11-15-11-13000)    ;(10000100101001000000000000000000) (-884549056) (-2069626880) (-7-11-5-120000)   ;(10111100001001010000000011111110) (1780906246) (-1138425602) (-4-3-13-10-15-150-2)   ;(00001100000000000000000000001100) (1400000014) (201326604) (C00000C)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(10000100101000110000000000000000) (-884749056) (-2069692416) (-7-11-5-130000)   ;(10011100111001010000000000000001) (2135873167) (-1662713855) (-6-3-1-10-15-15-15-15)   ;(11010100000000110011100000000000) (-1082176704) (-737986560) (-2-11-15-12-12-800)   ;
;192;(00011000111000000000000000001111) (-1224967279) (417333263) (18E0000F)    ;(10101000111001110100001000111111) (-558653053) (-1461239233) (-5-7-1-8-11-13-12-1)   ;(11100100010001010011100000000000) (938423296) (-465225728) (-1-11-11-10-12-800)   ;(00001111111111111111111111110101) (1777777765) (268435445) (FFFFFF5)   ;(10011101011000000000000000000000) (-2102516352) (-1654652928) (-6-2-1000000)   ;(00000000000000000000000000011100) (34) (28) (1C)   ;(10011100001000010000000000001100) (2074873180) (-1675558900) (-6-3-13-14-15-15-15-4)   ;(00011000011000000000000010000000) (-1264967096) (408944768) (18600080)   ;
;200;(10011100110000100000001000000000) (2125073944) (-1665007104) (-6-3-3-13-15-1400)    ;(10101000011000110000000000100100) (-599694086) (-1469906908) (-5-7-9-12-15-15-13-12)   ;(10011100100000000000000011111111) (2104673543) (-1669332737) (-6-3-7-15-15-150-1)   ;(11010100000000110010000000000000) (-1082192704) (-737992704) (-2-11-15-12-14000)   ;(10011100010000100000000000000100) (2085073170) (-1673396220) (-6-3-11-13-15-15-15-12)   ;(10000100111000110000000000000000) (-864749056) (-2065498112) (-7-11-1-130000)   ;(10011100101000000000000011111111) (2114673543) (-1667235585) (-6-3-5-15-15-150-1)   ;(11011011111000100011111111111100) (-112372708) (-605929476) (-2-4-1-13-1200-4)   ;
;208;(11010100000000110010000000000000) (-1082192704) (-737992704) (-2-11-15-12-14000)    ;(10000100111000110000000000000000) (-864749056) (-2065498112) (-7-11-1-130000)   ;(11011011111000100011111111111101) (-112372707) (-605929475) (-2-4-1-13-1200-3)   ;(11010100000000110010000000000000) (-1082192704) (-737992704) (-2-11-15-12-14000)   ;(10000100111000110000000000000000) (-864749056) (-2065498112) (-7-11-1-130000)   ;(11011011111000100011111111111110) (-112372706) (-605929474) (-2-4-1-13-1200-2)   ;(11010100000000110010000000000000) (-1082192704) (-737992704) (-2-11-15-12-14000)   ;(11100100001000100011000000000000) (927617296) (-467521536) (-1-11-13-13-13000)   ;
;216;(10000100111000110000000000000000) (-864749056) (-2065498112) (-7-11-1-130000)    ;(00010011111111111111111111110010) (-1917189534) (335544306) (13FFFFF2)   ;(11011011111000100011111111111111) (-112372705) (-605929473) (-2-4-1-13-1200-1)   ;(11010100000000110010100000000000) (-1082186704) (-737990656) (-2-11-15-12-13-800)   ;(10011101011000000000000000000001) (-2100294129) (-1654652927) (-6-2-9-15-15-15-15-15)   ;(10000100010000110000000000000000) (-914749056) (-2075983872) (-7-11-11-130000)   ;(11010100000000110010100000000000) (-1082186704) (-737990656) (-2-11-15-12-13-800)   ;(10000100010000110000000000000000) (-914749056) (-2075983872) (-7-11-11-130000)   ;
;224;(10011100001000010000000000001100) (2074873180) (-1675558900) (-6-3-13-14-15-15-15-4)    ;(10000101001000011111111111111100) (-824949060) (-2061369348) (-7-10-13-14000-4)   ;(10000100001000011111111111110100) (-924949070) (-2078146572) (-7-11-13-14000-12)   ;(01000100000000000100100000000000) (-1747439648) (1140869120) (44004800)   ;(10000100010000011111111111111000) (-914949066) (-2076049416) (-7-11-11-14000-8)   ;(10111000100000110000000001011000) (1410305998) (-1199374248) (-4-7-7-12-15-15-10-8)   ;(10111001011000110000000000011000) (1500305898) (-1184694248) (-4-6-9-12-15-15-14-8)   ;(11010111111000010001011111111100) (-712596708) (-673114116) (-2-8-1-14-14-80-4)   ;
;232;(00011000010000000000000011111111) (-1274966919) (406847743) (184000FF)    ;(11100001011010110010000000000100) (649809522) (-513073148) (-1-14-9-4-13-15-15-12)   ;(11100000100000110001000000000011) (557799521) (-528281597) (-1-15-7-12-14-15-15-13)   ;(11010111111000010000111111111000) (-712602714) (-673116168) (-2-8-1-14-1500-8)   ;(10011100001000011111111111111000) (2075050934) (-1675493384) (-6-3-13-14000-8)   ;(10111000100001000000000001001000) (1410705978) (-1199308728) (-4-7-7-11-15-15-11-8)   ;(10100100011000111111111100000000) (-1199516752) (-1536950528) (-5-11-9-120-100)   ;(10011100001000010000000000001000) (2074873174) (-1675558904) (-6-3-13-14-15-15-15-8)   ;
;240;(10111000011000110000000000001000) (1400305878) (-1201471480) (-4-7-9-12-15-15-15-8)    ;(11100001011010110010000000000100) (649809522) (-513073148) (-1-14-9-4-13-15-15-12)   ;(10000100001000011111111111111000) (-924949066) (-2078146568) (-7-11-13-14000-8)   ;(11100001011010110001100000000100) (649803522) (-513075196) (-1-14-9-4-14-7-15-12)   ;(01000100000000000100100000000000) (-1747439648) (1140869120) (44004800)   ;(10000100010000011111111111111100) (-914949060) (-2076049412) (-7-11-11-14000-4)   ;(11010111111000010001011111101100) (-712596728) (-673114132) (-2-8-1-14-14-8-1-4)   ;(00011000010000000000000001000100) (-1274967192) (406847556) (18400044)   ;
;248;(11010111111000010100111111111100) (-712562708) (-673099780) (-2-8-1-14-1100-4)    ;(11010111111000010000111111101000) (-712602734) (-673116184) (-2-8-1-14-150-1-8)   ;(11010111111000010111011111110000) (-712536724) (-673089552) (-2-8-1-14-8-8-10)   ;(11010111111000011001011111110100) (-712496718) (-673081356) (-2-8-1-14-6-80-12)   ;(11010111111000011010011111111000) (-712486714) (-673077256) (-2-8-1-14-5-80-8)   ;(10101000010000100000001001001000) (-609893022) (-1472069048) (-5-7-11-13-15-13-11-8)   ;(10000110010000100000000000000000) (-714949056) (-2042494976) (-7-9-11-140000)   ;(10111100000100100000000000000000) (1774083648) (-1139671040) (-4-3-14-140000)   ;
;256;(00010000000000000000000000000101) (2000000005) (268435461) (10000005)    ;(10011100001000011111111111101000) (2075050914) (-1675493400) (-6-3-13-1400-1-8)   ;(10111001110000110000000010000111) (1530306077) (-1178402681) (-4-6-3-12-15-15-7-9)   ;(00000000000000000000000000000100) (4) (4) (04)   ;(10100100010000110000000001111111) (-1209693953) (-1539112833) (-5-11-11-12-15-15-8-1)   ;(10111001110000110000000010001000) (1530306078) (-1178402680) (-4-6-3-12-15-15-7-8)   ;(10100100010000110000000011111111) (-1209693753) (-1539112705) (-5-11-11-12-15-150-1)   ;(00011010100000000000000001000100) (-1054967192) (444596292) (1A800044)   ;
;264;(10101010100101000000001001000100) (-385293026) (-1433140668) (-5-5-6-11-15-13-11-12)    ;(10000100011101000000000000000000) (-900549056) (-2072772608) (-7-11-8-120000)   ;(11100100000011100001100000000000) (920603296) (-468838400) (-1-11-15-1-14-800)   ;(00010000000000000000000000001101) (2000000015) (268435469) (1000000D)   ;(00011000100000000000000001000100) (-1254967192) (411041860) (18800044)   ;(00011000011000000000000001000100) (-1264967192) (408944708) (18600044)   ;(10101000011000110000001001000000) (-599693052) (-1469906368) (-5-7-9-12-15-13-120)   ;(10101000100001000000000001000000) (-589294052) (-1467744192) (-5-7-7-11-15-15-120)   ;
;272;(10000100011000110000000000000000) (-904749056) (-2073886720) (-7-11-9-130000)    ;(00000111111111111111111110001110) (777777616) (134217614) (7FFFF8E)   ;(11100000011011100001100000000000) (550603296) (-529655808) (-1-15-9-1-14-800)   ;(10011100011000000000000000000000) (2092450944) (-1671430144) (-6-3-1000000)   ;(11100100000010110001100000000000) (919803296) (-469035008) (-1-11-15-4-14-800)   ;(00010000000000000000000000100011) (2000000043) (268435491) (10000023)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(11010100000101000111000000000000) (-1077742704) (-736858112) (-2-11-14-11-9000)   ;
;280;(10111100000100100000000000000000) (1774083648) (-1139671040) (-4-3-14-140000)    ;(00010000000000000000000000010100) (2000000024) (268435476) (10000014)   ;(00011000011000000000000001000100) (-1264967192) (408944708) (18600044)   ;(10111000010000100000000000000010) (1390105872) (-1203634174) (-4-7-11-13-15-15-15-14)   ;(10101000011000110000000001000000) (-599694052) (-1469906880) (-5-7-9-12-15-15-120)   ;(11100000010000100001100000000000) (537603296) (-532539392) (-1-15-11-13-14-800)   ;(10001100100000100000000000000000) (105050944) (-1937637376) (-7-3-7-140000)   ;(10001100011000100000000000000001) (95073167) (-1939734527) (-7-3-9-13-15-15-15-15)   ;
;288;(10111000101001000000000000011000) (1420705898) (-1197211624) (-4-7-5-11-15-15-14-8)    ;(10111000011000110000000000010000) (1400305888) (-1201471472) (-4-7-9-12-15-15-150)   ;(11100000100000110010100000000100) (557813522) (-528275452) (-1-15-7-12-13-7-15-12)   ;(10001100011000100000000000000010) (95073168) (-1939734526) (-7-3-9-13-15-15-15-14)   ;(10111000011000110000000000001000) (1400305878) (-1201471480) (-4-7-9-12-15-15-15-8)   ;(10001100010000100000000000000011) (85073169) (-1941831677) (-7-3-11-13-15-15-15-13)   ;(11100000011000110010000000000100) (547809522) (-530374652) (-1-15-9-12-13-15-15-12)   ;(11100000011000100001100000000100) (547603522) (-530442236) (-1-15-9-13-14-7-15-12)   ;
;296;(00000111111111111111111110111101) (777777675) (134217661) (7FFFFBD)    ;(00011000010000000000111111111111) (-1274959519) (406851583) (18400FFF)   ;(10101000010000101111111111111111) (-609716353) (-1472004097) (-5-7-11-13000-1)   ;(00000000000000000000000000001101) (15) (13) (0D)   ;(11100000011010110001000000000011) (549799521) (-529854461) (-1-15-9-4-14-15-15-13)   ;(11100000010000100001000000000000) (537597296) (-532541440) (-1-15-11-13-15000)   ;(10101000011000110000000001000000) (-599694052) (-1469906880) (-5-7-9-12-15-15-120)   ;(11100000010000100001100000000000) (537603296) (-532539392) (-1-15-11-13-14-800)   ;
;304;(10001100011000100000000000000000) (95050944) (-1939734528) (-7-3-9-140000)    ;(10001100010000100000000000000001) (85073167) (-1941831679) (-7-3-11-13-15-15-15-15)   ;(10111000011000110000000000001000) (1400305878) (-1201471480) (-4-7-9-12-15-15-15-8)   ;(11100000010000100001100000000100) (537603522) (-532539388) (-1-15-11-13-14-7-15-12)   ;(10111000011000100000000000001000) (1400105878) (-1201537016) (-4-7-9-13-15-15-15-8)   ;(10111000010000100000000001001000) (1390105978) (-1203634104) (-4-7-11-13-15-15-11-8)   ;(11100000011000110001000000000100) (547799522) (-530378748) (-1-15-9-12-14-15-15-12)   ;(10100100011000111111111111111111) (-1199516353) (-1536950273) (-5-11-9-12000-1)   ;
;312;(10011100001000010000000000011000) (2074873194) (-1675558888) (-6-3-13-14-15-15-14-8)    ;(10101001011000110000000000000000) (-499716352) (-1453129728) (-5-6-9-130000)   ;(10000101001000011111111111111100) (-824949060) (-2061369348) (-7-10-13-14000-4)   ;(10000100001000011111111111101000) (-924949086) (-2078146584) (-7-11-13-1400-1-8)   ;(10000100010000011111111111101100) (-914949080) (-2076049428) (-7-11-11-1400-1-4)   ;(10000101110000011111111111110000) (-774949076) (-2050883600) (-7-10-3-1400-10)   ;(10000110010000011111111111110100) (-714949070) (-2042494988) (-7-9-11-14000-12)   ;(01000100000000000100100000000000) (-1747439648) (1140869120) (44004800)   ;
;320;(10000110100000011111111111111000) (-694949066) (-2038300680) (-7-9-7-14000-8)    ;(00011000011000000000000010000000) (-1264967096) (408944768) (18600080)   ;(10011100101000000000000000010000) (2114673184) (-1667235824) (-6-3-5-15-15-15-150)   ;(10101000100000110000000000100000) (-589694092) (-1467809760) (-5-7-7-12-15-15-140)   ;(00011000110000000000000001000100) (-1234967192) (415236164) (18C00044)   ;(11010111111000010000111111111000) (-712602714) (-673116168) (-2-8-1-14-1500-8)   ;(11010111111000010001011111111100) (-712596708) (-673114116) (-2-8-1-14-14-80-4)   ;(11010100000001000010100000000000) (-1081786704) (-737925120) (-2-11-15-11-13-800)   ;
;328;(10011100001000011111111111111000) (2075050934) (-1675493384) (-6-3-13-14000-8)    ;(10101000100000110000000000011000) (-589694102) (-1467809768) (-5-7-7-12-15-15-14-8)   ;(10101000110001100000000000110100) (-568894066) (-1463418828) (-5-7-3-9-15-15-12-12)   ;(10101000011000110000000000000100) (-599694126) (-1469906940) (-5-7-9-12-15-15-15-12)   ;(10011100010000000000000000000000) (2082450944) (-1673527296) (-6-3-1200000)   ;(11010100000001000001000000000000) (-1081802704) (-737931264) (-2-11-15-11-15000)   ;(10000100101001000000000000000000) (-884549056) (-2069626880) (-7-11-5-120000)   ;(10111100101001010000000011000111) (1820906177) (-1130037049) (-4-3-5-10-15-15-3-9)   ;
;336;(00010011111111111111111111111110) (-1917189520) (335544318) (13FFFFFE)    ;(10011100010000000000000000000000) (2082450944) (-1673527296) (-6-3-1200000)   ;(11011100000000110001000000000000) (-82202704) (-603779072) (-2-3-15-12-15000)   ;(10011100010000000000000000000000) (2082450944) (-1673527296) (-6-3-1200000)   ;(11010100000001000001000000000000) (-1081802704) (-737931264) (-2-11-15-11-15000)   ;(10000100101001000000000000000000) (-884549056) (-2069626880) (-7-11-5-120000)   ;(10111100101001010000000011000111) (1820906177) (-1130037049) (-4-3-5-10-15-15-3-9)   ;(00010011111111111111111111111110) (-1917189520) (335544318) (13FFFFFE)   ;
;344;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)    ;(10010000101001100000000000000000) (716050944) (-1868169216) (-6-15-5-100000)   ;(10100100101001011111111111111111) (-1178916353) (-1532624897) (-5-11-5-10000-1)   ;(11011100000000110010100000000000) (-82186704) (-603772928) (-2-3-15-12-13-800)   ;(00000011111111111111111111110001) (377777761) (67108849) (3FFFFF1)   ;(10011100010000000000000000000000) (2082450944) (-1673527296) (-6-3-1200000)   ;(00011000100000000000000001000100) (-1254967192) (411041860) (18800044)   ;(11010111111000010001011111011000) (-712596754) (-673114152) (-2-8-1-14-14-8-2-8)   ;
;352;(00011000011000000000000010000000) (-1264967096) (408944768) (18600080)    ;(10101000100001000000000000110100) (-589294066) (-1467744204) (-5-7-7-11-15-15-12-12)   ;(10011100010000000000000000001111) (2084673183) (-1673527281) (-6-3-11-15-15-15-15-1)   ;(11010111111000010100111111111100) (-712562708) (-673099780) (-2-8-1-14-1100-4)   ;(11010111111000010000111111010100) (-712602758) (-673116204) (-2-8-1-14-150-2-12)   ;(11010111111000010111011111011100) (-712536748) (-673089572) (-2-8-1-14-8-8-2-4)   ;(11010111111000011001011111100000) (-712496744) (-673081376) (-2-8-1-14-6-8-20)   ;(11010111111000011010011111100100) (-712486738) (-673077276) (-2-8-1-14-5-8-1-12)   ;
;360;(11010111111000011011011111101000) (-712476734) (-673073176) (-2-8-1-14-4-8-1-8)    ;(11010111111000011100011111101100) (-712466728) (-673069076) (-2-8-1-14-3-8-1-4)   ;(11010111111000011101011111110000) (-712456724) (-673064976) (-2-8-1-14-2-8-10)   ;(11010111111000011110011111110100) (-712446718) (-673060876) (-2-8-1-14-1-80-12)   ;(11010111111000011111011111111000) (-712436714) (-673056776) (-2-8-1-140-80-8)   ;(11011000000001000001000000000000) (-481802704) (-670822400) (-2-7-15-11-15000)   ;(10011100101000000000000000001111) (2114673183) (-1667235825) (-6-3-5-15-15-15-15-1)   ;(10101000010000110000000000000100) (-609694126) (-1472004092) (-5-7-11-12-15-15-15-12)   ;
;368;(10011100001000011111111111001100) (2075050880) (-1675493428) (-6-3-13-1400-3-4)    ;(11011100000000100010100000000000) (-82386704) (-603838464) (-2-3-15-13-13-800)   ;(10101000010000110000000000011100) (-609694096) (-1472004068) (-5-7-11-12-15-15-14-4)   ;(10011100101000000000000000111111) (2114673243) (-1667235777) (-6-3-5-15-15-15-12-1)   ;(10011100100000000000000011111111) (2104673543) (-1669332737) (-6-3-7-15-15-150-1)   ;(11010100000000100010100000000000) (-1082386704) (-738056192) (-2-11-15-13-13-800)   ;(10101000010000110000000000100000) (-609694092) (-1472004064) (-5-7-11-12-15-15-140)   ;(10011100101000000000000000010000) (2114673184) (-1667235824) (-6-3-5-15-15-15-150)   ;
;376;(10101000011000110000000000100100) (-599694086) (-1469906908) (-5-7-9-12-15-15-13-12)    ;(11010100000000100010100000000000) (-1082386704) (-738056192) (-2-11-15-13-13-800)   ;(10011100010000000000000000001010) (2084673178) (-1673527286) (-6-3-11-15-15-15-15-6)   ;(10011100010000101111111111111111) (2085250943) (-1673330689) (-6-3-11-13000-1)   ;(11010100000000110010000000000000) (-1082192704) (-737992704) (-2-11-15-12-14000)   ;(10100100010000100000000011111111) (-1209893753) (-1539178241) (-5-11-11-13-15-150-1)   ;(10000100101000110000000000000000) (-884749056) (-2069692416) (-7-11-5-130000)   ;(10111100001000100000000000000000) (1780083648) (-1138622464) (-4-3-13-140000)   ;
;384;(00010011111111111111111111111100) (-1917189522) (335544316) (13FFFFFC)    ;(10011100010000101111111111111111) (2085250943) (-1673330689) (-6-3-11-13000-1)   ;(10011100010000100000000000000001) (2085073167) (-1673396223) (-6-3-11-13-15-15-15-15)   ;(00011000011000000000000010000000) (-1264967096) (408944768) (18600080)   ;(10101000011000110000000000011000) (-599694102) (-1469906920) (-5-7-9-12-15-15-14-8)   ;(11010100000000110001000000000000) (-1082202704) (-737996800) (-2-11-15-12-15000)   ;(10000100010000110000000000000000) (-914749056) (-2075983872) (-7-11-11-130000)   ;(10111100101000100000000000010011) (1820105893) (-1130233837) (-4-3-5-13-15-15-14-13)   ;
;392;(00010011111111111111111111111110) (-1917189520) (335544318) (13FFFFFE)    ;(00011001110000000000000010000000) (-1134967096) (432013440) (19C00080)   ;(10101000010011100000000000100000) (-606894092) (-1471283168) (-5-7-11-1-15-15-140)   ;(10011100011000000000000000010001) (2094673187) (-1671430127) (-6-3-9-15-15-15-14-15)   ;(10011100111000000000000000000000) (2132450944) (-1663041536) (-6-3-200000)   ;(11010100000000100001100000000000) (-1082396704) (-738060288) (-2-11-15-13-14-800)   ;(00011000010000000000000001000100) (-1274967192) (406847556) (18400044)   ;(10011110010000000000000000010000) (-2010294112) (-1639972848) (-6-1-11-15-15-15-150)   ;
;400;(10101000010000100000000000111100) (-609894056) (-1472069572) (-5-7-11-13-15-15-12-4)    ;(10101001110011100000000000011000) (-466894102) (-1446117352) (-5-6-3-1-15-15-14-8)   ;(11011000000000100011100000000000) (-482376704) (-670943232) (-2-7-15-13-12-800)   ;(10011101000000000000000000000000) (2142450944) (-1660944384) (-6-3000000)   ;(11010100000011100100000000000000) (-1079372704) (-737263616) (-2-11-15-1-12000)   ;(10000100011011100000000000000000) (-901949056) (-2073165824) (-7-11-9-20000)   ;(10111100000000110000000000000000) (1770283648) (-1140654080) (-4-3-15-130000)   ;(00010011111111111111111111111110) (-1917189520) (335544318) (13FFFFFE)   ;
;408;(10011100011000000000000001000000) (2094673244) (-1671430080) (-6-3-9-15-15-15-120)    ;(00000111111111111111111010111110) (777777276) (134217406) (7FFFEBE)   ;(10011100100000000000000000000000) (2102450944) (-1669332992) (-6-3-800000)   ;(10111100000010110000000000000001) (1772305871) (-1140129791) (-4-3-15-4-15-15-15-15)   ;(00010000000000000000000000001000) (2000000010) (268435464) (10000008)   ;(10011110010100101111111111111111) (-2005716353) (-1638727681) (-6-1-10-13000-1)   ;(10100110010100100000000011111111) (-1005893753) (-1504575233) (-5-9-10-13-15-150-1)   ;(10111100001100100000000000000000) (1784083648) (-1137573888) (-4-3-12-140000)   ;
;416;(00010011111111111111111111110100) (-1917189532) (335544308) (13FFFFF4)    ;(10011101000000000000000000000000) (2142450944) (-1660944384) (-6-3000000)   ;(00000111111111111111111110011111) (777777637) (134217631) (7FFFF9F)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(10000100011011100000000000000000) (-901949056) (-2073165824) (-7-11-9-20000)   ;(00011000101000000000111110100000) (-1244959656) (413142944) (18A00FA0)   ;(10111000011000110000000000010000) (1400305888) (-1201471472) (-4-7-9-12-15-15-150)   ;(00011001110000000000000001000100) (-1134967192) (432013380) (19C00044)   ;
;424;(10011100100000000000000110101010) (2104673818) (-1669332566) (-6-3-7-15-15-14-5-6)    ;(11100000011000110010100000000000) (547813296) (-530372608) (-1-15-9-12-13-800)   ;(10101001110011100000000000111000) (-466894062) (-1446117320) (-5-6-3-1-15-15-12-8)   ;(11010100000011100001100000000000) (-1079396704) (-737273856) (-2-11-15-1-14-800)   ;(00000111111111111111111010101011) (777777253) (134217387) (7FFFEAB)   ;(10011100011000000000000001001000) (2094673274) (-1671430072) (-6-3-9-15-15-15-11-8)   ;(10111100000010110000000000000001) (1772305871) (-1140129791) (-4-3-15-4-15-15-15-15)   ;(00001100000000000000000000100001) (1400000041) (201326625) (C000021)   ;
;432;(10011100011000000000000001110111) (2094673333) (-1671430025) (-6-3-9-15-15-15-8-9)    ;(00011000100000000000000010000000) (-1254967096) (411041920) (18800080)   ;(10011100011000000000000000000000) (2092450944) (-1671430144) (-6-3-1000000)   ;(10101000100001000000000000100100) (-589294086) (-1467744220) (-5-7-7-11-15-15-13-12)   ;(10011100111000000000000011111111) (2134673543) (-1663041281) (-6-3-1-15-15-150-1)   ;(11010100000001000011100000000000) (-1081776704) (-737921024) (-2-11-15-11-12-800)   ;(10011101000000010000000000000100) (-2130094126) (-1660878844) (-6-2-15-14-15-15-15-12)   ;(10000100110001000000000000000000) (-874549056) (-2067529728) (-7-11-3-120000)   ;
;440;(11100000101010000001100000000000) (569203296) (-525854720) (-1-15-5-7-14-800)    ;(10011100011000110000000000000001) (2095273167) (-1671233535) (-6-3-9-12-15-15-15-15)   ;(10111100001000110000000000000100) (1780305874) (-1138556924) (-4-3-13-12-15-15-15-12)   ;(00010011111111111111111111111010) (-1917189524) (335544314) (13FFFFFA)   ;(11011000000001010011000000000000) (-481582704) (-670748672) (-2-7-15-10-13000)   ;(10001100011000010000000000000110) (94873172) (-1939800058) (-7-3-9-14-15-15-15-10)   ;(10111100001000110000000000000001) (1780305871) (-1138556927) (-4-3-13-12-15-15-15-15)   ;(00010000000000000000000000010001) (2000000021) (268435473) (10000011)   ;
;448;(10011100011000000000000001110111) (2094673333) (-1671430025) (-6-3-9-15-15-15-8-9)    ;(10001100011000010000000000000111) (94873173) (-1939800057) (-7-3-9-14-15-15-15-9)   ;(10111100000000110000000010101010) (1770306122) (-1140653910) (-4-3-15-12-15-15-5-6)   ;(00001100000000000000000000001101) (1400000015) (201326605) (C00000D)   ;(10011100011000000000000001110111) (2094673333) (-1671430025) (-6-3-9-15-15-15-8-9)   ;(00011010010000000000000010000000) (-1074967096) (440402048) (1A400080)   ;(10101010010100100000000000011000) (-405894102) (-1437466600) (-5-5-10-13-15-15-14-8)   ;(10000100011100100000000000000000) (-900949056) (-2072903680) (-7-11-8-140000)   ;
;456;(10111000100000110000000000010000) (1410305888) (-1199374320) (-4-7-7-12-15-15-150)    ;(10000100011011100000000000000000) (-901949056) (-2073165824) (-7-11-9-20000)   ;(11100000011000110010000000000010) (547809520) (-530374654) (-1-15-9-12-13-15-15-14)   ;(10111101011000110000000000000000) (1900283648) (-1117585408) (-4-2-9-130000)   ;(00010000000000000000000000011010) (2000000032) (268435482) (1000001A)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(00000011111111111111111111010100) (377777724) (67108820) (3FFFFD4)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;
;464;(00000111111111111111111010000111) (777777207) (134217351) (7FFFE87)    ;(10011100100000000000000000000000) (2102450944) (-1669332992) (-6-3-800000)   ;(10111100001010110000000000000001) (1782305871) (-1138032639) (-4-3-13-4-15-15-15-15)   ;(00010011111111111111111111001111) (-1917189579) (335544271) (13FFFFCF)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(10011100011000000000000001101001) (2094673317) (-1671430039) (-6-3-9-15-15-15-9-7)   ;(00000111111111111111111010000001) (777777201) (134217345) (7FFFE81)   ;(10011100100000000000000000000000) (2102450944) (-1669332992) (-6-3-800000)   ;
;472;(10111100101010110000000000000001) (1822305871) (-1129644031) (-4-3-5-4-15-15-15-15)    ;(00001111111111111111111111001001) (1777777711) (268435401) (FFFFFC9)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(00011010010000000000000010000000) (-1074967096) (440402048) (1A400080)   ;(10101010010100100000000000011000) (-405894102) (-1437466600) (-5-5-10-13-15-15-14-8)   ;(10000100011100100000000000000000) (-900949056) (-2072903680) (-7-11-8-140000)   ;(10111000100000110000000000010000) (1410305888) (-1199374320) (-4-7-7-12-15-15-150)   ;(10000100011011100000000000000000) (-901949056) (-2073165824) (-7-11-9-20000)   ;
;480;(11100000011000110010000000000010) (547809520) (-530374654) (-1-15-9-12-13-15-15-14)    ;(10111101100000110000000000000000) (1910283648) (-1115488256) (-4-2-7-130000)   ;(00001100000000000000000000101011) (1400000053) (201326635) (C00002B)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(00000011111111111111111110111110) (377777676) (67108798) (3FFFFBE)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(10011100011000000000000001110111) (2094673333) (-1671430025) (-6-3-9-15-15-15-8-9)   ;(00000111111111111111111001110000) (777777160) (134217328) (7FFFE70)   ;
;488;(10011100100000000000000000000000) (2102450944) (-1669332992) (-6-3-800000)    ;(10111100000010110000000000000001) (1772305871) (-1140129791) (-4-3-15-4-15-15-15-15)   ;(00001111111111111111111110111000) (1777777670) (268435384) (FFFFFB8)   ;(00011000100000000100000000000000) (-1254927296) (411058176) (18804000)   ;(00000111111111111111111001101011) (777777153) (134217323) (7FFFE6B)   ;(10011100011000000000000001101001) (2094673317) (-1671430039) (-6-3-9-15-15-15-9-7)   ;(10111100001010110000000000000000) (1782283648) (-1138032640) (-4-3-13-50000)   ;(00010011111111111111111111011000) (-1917189566) (335544280) (13FFFFD8)   ;
;496;(10101000100010110000000000000000) (-587716352) (-1467285504) (-5-7-7-50000)    ;(00000111111111111111111001100110) (777777146) (134217318) (7FFFE66)   ;(10011100011000000000000001111010) (2094673338) (-1671430022) (-6-3-9-15-15-15-8-6)   ;(10111100001010110000000000000000) (1782283648) (-1138032640) (-4-3-13-50000)   ;(00010000000000000000000000010011) (2000000023) (268435475) (10000013)   ;(00011000011000000000000010000000) (-1264967096) (408944768) (18600080)   ;(10011100110000000000000011111111) (2124673543) (-1665138433) (-6-3-3-15-15-150-1)   ;(10101000011000110000000000100100) (-599694086) (-1469906908) (-5-7-9-12-15-15-13-12)   ;
;504;(11010100000000110011000000000000) (-1082182704) (-737988608) (-2-11-15-12-13000)    ;(10011100111000010000000000000100) (2134873170) (-1662975996) (-6-3-1-14-15-15-15-12)   ;(10000100101000110000000000000000) (-884749056) (-2069692416) (-7-11-5-130000)   ;(11100000100001110101100000000000) (558843296) (-528001024) (-1-15-7-8-10-800)   ;(10011101011010110000000000000001) (-2097694129) (-1653932031) (-6-2-9-4-15-15-15-15)   ;(10111100001010110000000000000100) (1782305874) (-1138032636) (-4-3-13-4-15-15-15-12)   ;(00010011111111111111111111111010) (-1917189524) (335544314) (13FFFFFA)   ;(11011000000001000010100000000000) (-481786704) (-670816256) (-2-7-15-11-13-800)   ;
;512;(10001100011000010000000000000100) (94873170) (-1939800060) (-7-3-9-14-15-15-15-12)    ;(10100100011000110000000001000000) (-1199694052) (-1537015744) (-5-11-9-12-15-15-120)   ;(10111100001000110000000000000000) (1780283648) (-1138556928) (-4-3-13-130000)   ;(00010000000000000000000000000011) (2000000003) (268435459) (10000003)   ;(10011100100000000000000000000011) (2104673169) (-1669332989) (-6-3-7-15-15-15-15-13)   ;(10011100100000000000000000000010) (2104673168) (-1669332990) (-6-3-7-15-15-15-15-14)   ;(11011000000000100010000000000000) (-482392704) (-670949376) (-2-7-15-13-14000)   ;(00011000011000000000000010000000) (-1264967096) (408944768) (18600080)   ;
;520;(10011100100000000000000000000001) (2104673167) (-1669332991) (-6-3-7-15-15-15-15-15)    ;(10101000011000110000000000011100) (-599694096) (-1469906916) (-5-7-9-12-15-15-14-4)   ;(11010100000000110010000000000000) (-1082192704) (-737992704) (-2-11-15-12-14000)   ;(00000000000000000000000000010110) (26) (22) (16)   ;(10001100010000100000000000000000) (85050944) (-1941831680) (-7-3-11-140000)   ;(10011100011000000000000001110111) (2094673333) (-1671430025) (-6-3-9-15-15-15-8-9)   ;(00000111111111111111111001001001) (777777111) (134217289) (7FFFE49)   ;(10011100100000000000000000000000) (2102450944) (-1669332992) (-6-3-800000)   ;
;528;(10111100000010110000000000000001) (1772305871) (-1140129791) (-4-3-15-4-15-15-15-15)    ;(00001111111111111111111110010001) (1777777621) (268435345) (FFFFF91)   ;(10101010100010110000000000000000) (-387716352) (-1433731072) (-5-5-7-50000)   ;(10011100011000000000000001101001) (2094673317) (-1671430039) (-6-3-9-15-15-15-9-7)   ;(00000111111111111111111001000011) (777777103) (134217283) (7FFFE43)   ;(10011100100000000000000000000000) (2102450944) (-1669332992) (-6-3-800000)   ;(10111100001010110000000000000000) (1782283648) (-1138032640) (-4-3-13-50000)   ;(00010011111111111111111111000110) (-1917189590) (335544262) (13FFFFC6)   ;
;536;(10011100011000000000000001010000) (2094673284) (-1671430064) (-6-3-9-15-15-15-110)    ;(00000111111111111111111000111110) (777777076) (134217278) (7FFFE3E)   ;(10011100100000000000001000000000) (2104673944) (-1669332480) (-6-3-7-15-15-1400)   ;(10111100000010110000000000000000) (1772283648) (-1140129792) (-4-3-15-50000)   ;(00010000000000000000000000000100) (2000000004) (268435460) (10000004)   ;(00011000011000000000000010000000) (-1264967096) (408944768) (18600080)   ;(10101000011000110000000000011100) (-599694096) (-1469906916) (-5-7-9-12-15-15-14-4)   ;(11010100000000111010000000000000) (-1082092704) (-737959936) (-2-11-15-12-6000)   ;
;544;(10001100010000100000000000000000) (85050944) (-1941831680) (-7-3-11-140000)    ;(10111100000000100000000000000000) (1770083648) (-1140719616) (-4-3-15-140000)   ;(00010011111111111111111110000000) (-1917189696) (335544192) (13FFFF80)   ;(00011001000000000000000001000100) (-1194967192) (419430468) (19000044)   ;(10011100010000000000000000001000) (2084673174) (-1673527288) (-6-3-11-15-15-15-15-8)   ;(10101001000010000000000000110100) (-528294066) (-1459093452) (-5-6-15-7-15-15-12-12)   ;(10011100011000000000000000001000) (2094673174) (-1671430136) (-6-3-9-15-15-15-15-8)   ;(11011000000010000001000000000000) (-480802704) (-670560256) (-2-7-15-7-15000)   ;
;552;(00011000010000000000000010000000) (-1274967096) (406847616) (18400080)    ;(00011010100000000000000001000100) (-1054967192) (444596292) (1A800044)   ;(10101000010000100000000000000100) (-609894126) (-1472069628) (-5-7-11-13-15-15-15-12)   ;(10011100100000000000000000000000) (2102450944) (-1669332992) (-6-3-800000)   ;(11011100000000100001100000000000) (-82396704) (-603842560) (-2-3-15-13-14-800)   ;(00011000010000000000000001000100) (-1274967192) (406847556) (18400044)   ;(10011100011000001111111111111111) (2094850943) (-1671364609) (-6-3-9-15000-1)   ;(10101000010000100000001001000100) (-609893026) (-1472069052) (-5-7-11-13-15-13-11-12)   ;
;560;(10101010100101000000001001001000) (-385293022) (-1433140664) (-5-5-6-11-15-13-11-8)    ;(11010100000000100001100000000000) (-1082396704) (-738060288) (-2-11-15-13-14-800)   ;(11010100000101000010000000000000) (-1077792704) (-736878592) (-2-11-14-11-14000)   ;(10101000011001000000000000000000) (-599516352) (-1469841408) (-5-7-9-120000)   ;(00011000100000000000000001000100) (-1254967192) (411041860) (18800044)   ;(00000111111111111111111001101010) (777777152) (134217322) (7FFFE6A)   ;(10101000100001000000000001000000) (-589294052) (-1467744192) (-5-7-7-11-15-15-120)   ;(10111100000010110000000000000000) (1772283648) (-1140129792) (-4-3-15-50000)   ;
;568;(00010011111111111111111101101010) (-1917189744) (335544170) (13FFFF6A)    ;(00011000100000000000000000000000) (-1254967296) (411041792) (18800000)   ;(00011000010000000000000001000100) (-1274967192) (406847556) (18400044)   ;(10011100011000000000000000000001) (2094673167) (-1671430143) (-6-3-9-15-15-15-15-15)   ;(10101000010000100000000000001100) (-609894116) (-1472069620) (-5-7-11-13-15-15-15-4)   ;(11010100000000100001100000000000) (-1082396704) (-738060288) (-2-11-15-13-14-800)   ;(00011000011000000000000001000100) (-1264967192) (408944708) (18600044)   ;(10101000100001000000111001111100) (-589286956) (-1467740548) (-5-7-7-11-15-1-8-4)   ;
;576;(10101000011000110000000001110110) (-599693964) (-1469906826) (-5-7-9-12-15-15-8-10)    ;(00000111111111111111110111100111) (777776747) (134217191) (7FFFDE7)   ;(10011100101000000000000000001000) (2114673174) (-1667235832) (-6-3-5-15-15-15-15-8)   ;(10111100001010110000000000000000) (1782283648) (-1138032640) (-4-3-13-50000)   ;(00010000000000000000000000000011) (2000000003) (268435459) (10000003)   ;(00011000011000000000000001000100) (-1264967192) (408944708) (18600044)   ;(11010100000000100101100000000000) (-1082356704) (-738043904) (-2-11-15-13-10-800)   ;(00011000100000000000000000000000) (-1254967296) (411041792) (18800000)   ;
;584;(10101000011000110000000010010010) (-599693908) (-1469906798) (-5-7-9-12-15-15-6-14)    ;(10101000100001000000111010000101) (-589286925) (-1467740539) (-5-7-7-11-15-1-7-11)   ;(00000111111111111111110111011110) (777776736) (134217182) (7FFFDDE)   ;(10011100101000000000000000001000) (2114673174) (-1667235832) (-6-3-5-15-15-15-15-8)   ;(10111100001010110000000000000000) (1782283648) (-1138032640) (-4-3-13-50000)   ;(00010000000000000000000000000011) (2000000003) (268435459) (10000003)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(11010100000000100101100000000000) (-1082356704) (-738043904) (-2-11-15-13-10-800)   ;
;592;(10000100010000100000000000000000) (-914949056) (-2076049408) (-7-11-11-140000)    ;(00011010010000000000000001000100) (-1074967192) (440401988) (1A400044)   ;(10111100000000100000000000000000) (1770083648) (-1140719616) (-4-3-15-140000)   ;(00010000000000000000000000100011) (2000000043) (268435491) (10000023)   ;(10101010010100100000000001000000) (-405894052) (-1437466560) (-5-5-10-13-15-15-120)   ;(10001100011100100000000111000110) (99073872) (-1938685498) (-7-3-8-13-15-14-3-10)   ;(10001100010100100000000111000111) (89073873) (-1940782649) (-7-3-10-13-15-14-3-9)   ;(10111000100000110000000000011000) (1410305898) (-1199374312) (-4-7-7-12-15-15-14-8)   ;
;600;(10111000010000100000000000010000) (1390105888) (-1203634160) (-4-7-11-13-15-15-150)    ;(10001111000100100000000111001001) (369073877) (-1894645303) (-70-14-13-15-14-3-7)   ;(11100000011000100010000000000100) (547609522) (-530440188) (-1-15-9-13-13-15-15-12)   ;(10001100010100100000000111001000) (89073874) (-1940782648) (-7-3-10-13-15-14-3-8)   ;(10111000010000100000000000001000) (1390105878) (-1203634168) (-4-7-11-13-15-15-15-8)   ;(11100000010000100001100000000100) (537603522) (-532539388) (-1-15-11-13-14-7-15-12)   ;(10001100011100100000000111111111) (99073943) (-1938685441) (-7-3-8-13-15-140-1)   ;(11100011000110000001000000000100) (823199522) (-484962300) (-1-12-14-7-14-15-15-12)   ;
;608;(10001100010100100000000111111110) (89073942) (-1940782594) (-7-3-10-13-15-140-2)    ;(10111000010000100000000000001000) (1390105878) (-1203634168) (-4-7-11-13-15-15-15-8)   ;(11100000010000110001000000000100) (537799522) (-532475900) (-1-15-11-12-14-15-15-12)   ;(10111100001000100101010110101010) (1780158522) (-1138600534) (-4-3-13-13-10-10-5-6)   ;(00010000000000000000000000000110) (2000000006) (268435462) (10000006)   ;(10101000101000001010101001010101) (-580169005) (-1465865643) (-5-7-5-15-5-5-10-11)   ;(00000111111111111111111001111111) (777777177) (134217343) (7FFFE7F)   ;(10101000011110000000000000000000) (-594516352) (-1468530688) (-5-7-8-80000)   ;
;616;(00000000000000000000000000000101) (5) (5) (05)    ;(10101011000010110000000000000000) (-327716352) (-1425342464) (-5-4-15-50000)   ;(11100100001000100010100000000000) (927613296) (-467523584) (-1-11-13-13-13-800)   ;(00010011111111111111111100110111) (-1917189829) (335544119) (13FFFF37)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(00011000100000000000000001000100) (-1254967192) (411041860) (18800044)   ;(10101000011110000000000000000000) (-594516352) (-1468530688) (-5-7-8-80000)   ;(00000111111111111111111000110000) (777777060) (134217264) (7FFFE30)   ;
;624;(10101000100001000000000001000000) (-589294052) (-1467744192) (-5-7-7-11-15-15-120)    ;(10111100000010110000000000000000) (1772283648) (-1140129792) (-4-3-15-50000)   ;(00001100000000000000000000000101) (1400000005) (201326597) (C000005)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(00000011111111111111111100101110) (377777456) (67108654) (3FFFF2E)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(10101011000000100000000000000000) (-329916352) (-1425932288) (-5-4-15-140000)   ;(00011000011000000000000001000100) (-1264967192) (408944708) (18600044)   ;
;632;(00011000100000000000000000000000) (-1254967296) (411041792) (18800000)    ;(10101000011000110000000010010010) (-599693908) (-1469906798) (-5-7-9-12-15-15-6-14)   ;(10101000100001000000111010000101) (-589286925) (-1467740539) (-5-7-7-11-15-1-7-11)   ;(00000111111111111111110110101101) (777776655) (134217133) (7FFFDAD)   ;(10011100101000000000000000001000) (2114673174) (-1667235832) (-6-3-5-15-15-15-15-8)   ;(10111100001010110000000000000000) (1782283648) (-1138032640) (-4-3-13-50000)   ;(00010000000000000000000000000101) (2000000005) (268435461) (10000005)   ;(00011000011000000000000001000100) (-1264967192) (408944708) (18600044)   ;
;640;(10011100010000000000000000000001) (2084673167) (-1673527295) (-6-3-11-15-15-15-15-15)    ;(00000000000000000000000000001010) (12) (10) (0A)   ;(11010100000101000001000000000000) (-1077802704) (-736882688) (-2-11-14-11-15000)   ;(00011000100000000000000000000000) (-1254967296) (411041792) (18800000)   ;(10101000011000110000000001110110) (-599693964) (-1469906826) (-5-7-9-12-15-15-8-10)   ;(10101000100001000000111001111100) (-589286956) (-1467740548) (-5-7-7-11-15-1-8-4)   ;(00000111111111111111110110100010) (777776642) (134217122) (7FFFDA2)   ;(10011100101000000000000000001000) (2114673174) (-1667235832) (-6-3-5-15-15-15-15-8)   ;
;648;(10111100001010110000000000000000) (1782283648) (-1138032640) (-4-3-13-50000)    ;(00010011111111111111111100011001) (-1917189865) (335544089) (13FFFF19)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(10001100010100100000000111111110) (89073942) (-1940782594) (-7-3-10-13-15-140-2)   ;(00011001110000000000000001000100) (-1134967192) (432013380) (19C00044)   ;(10111100001000100000000001010101) (1780105995) (-1138622379) (-4-3-13-13-15-15-10-11)   ;(00010011111111111111111100010100) (-1917189872) (335544084) (13FFFF14)   ;(10101001110011100000000001000000) (-466894052) (-1446117312) (-5-6-3-1-15-15-120)   ;
;656;(10001100010011100000000111111111) (88073943) (-1941044737) (-7-3-11-1-15-140-1)    ;(10111100001000100000000010101010) (1780106122) (-1138622294) (-4-3-13-13-15-15-5-6)   ;(00010011111111111111111100010000) (-1917189876) (335544080) (13FFFF10)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(10001100010011100000000000000000) (88050944) (-1941045248) (-7-3-11-20000)   ;(10100100010000100000000011111101) (-1209893755) (-1539178243) (-5-11-11-13-15-150-3)   ;(10111100001000100000000011101001) (1780106221) (-1138622231) (-4-3-13-13-15-15-1-7)   ;(00010011111111111111111100001011) (-1917189883) (335544075) (13FFFF0B)   ;
;664;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)    ;(10001100010011100000000000001011) (88073179) (-1941045237) (-7-3-11-1-15-15-15-5)   ;(10111100001000100000000000000000) (1780083648) (-1138622464) (-4-3-13-140000)   ;(00010011111111111111111100000111) (-1917189889) (335544071) (13FFFF07)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(10001100010011100000000000001100) (88073180) (-1941045236) (-7-3-11-1-15-15-15-4)   ;(10111100001000100000000000000010) (1780105872) (-1138622462) (-4-3-13-13-15-15-15-14)   ;(00010011111111111111111100000011) (-1917189893) (335544067) (13FFFF03)   ;
;672;(00011000100000000000000001000100) (-1254967192) (411041860) (18800044)    ;(10001110110011100000000000001101) (328073181) (-1899102195) (-7-1-3-1-15-15-15-3)   ;(10011100010101101111111111111111) (2090250943) (-1672019969) (-6-3-10-9000-1)   ;(10101000100001000000000000010000) (-589294112) (-1467744240) (-5-7-7-11-15-15-150)   ;(10001100011011100000000000001110) (98073182) (-1938948082) (-7-3-9-1-15-15-15-2)   ;(11010100000001000001000000000000) (-1081802704) (-737931264) (-2-11-15-11-15000)   ;(10001100010011100000000000001111) (88073183) (-1941045233) (-7-3-11-1-15-15-15-1)   ;(10111000010000100000000000001000) (1390105878) (-1203634168) (-4-7-11-13-15-15-15-8)   ;
;680;(00011010010000000000000001000100) (-1074967192) (440401988) (1A400044)    ;(10001111110011100000000000010000) (428073184) (-1882324976) (-70-3-1-15-15-150)   ;(11100000010000100001100000000000) (537603296) (-532539392) (-1-15-11-13-14-800)   ;(00011000011000000000000001000100) (-1264967192) (408944708) (18600044)   ;(11100000010000101100000000000000) (537727296) (-532496384) (-1-15-11-13-4000)   ;(10101000011000110000001001000000) (-599693052) (-1469906368) (-5-7-9-12-15-13-120)   ;(10000100111101000000000000000000) (-860549056) (-2064384000) (-7-110-120000)   ;(11010100000000110001000000000000) (-1082202704) (-737996800) (-2-11-15-12-15000)   ;
;688;(00011000011000000000000001000100) (-1264967192) (408944708) (18600044)    ;(10101010010100100000000000011100) (-405894096) (-1437466596) (-5-5-10-13-15-15-14-4)   ;(10101000011000110000000000001000) (-599694122) (-1469906936) (-5-7-9-12-15-15-15-8)   ;(00011011000000000000000001000100) (-994967192) (452984900) (1B000044)   ;(00011011100000000000000001000100) (-954967192) (461373508) (1B800044)   ;(00011011010000000000000001000100) (-974967192) (457179204) (1B400044)   ;(11010100000100101011000000000000) (-1078282704) (-736972800) (-2-11-14-13-5000)   ;(11010100000000111111000000000000) (-1082042704) (-737939456) (-2-11-15-12-1000)   ;
;696;(11010100000000010011100000000000) (-1082576704) (-738117632) (-2-11-15-14-12-800)    ;(10111100000001110000000000000000) (1771283648) (-1140391936) (-4-3-15-90000)   ;(10101011000110000000000000010100) (-324294106) (-1424490476) (-5-4-14-7-15-15-14-12)   ;(10101011100111000000000000100100) (-283294086) (-1415839708) (-5-4-6-3-15-15-13-12)   ;(00010000000000000000000000110011) (2000000063) (268435507) (10000033)   ;(10101011010110100000000000100000) (-303894092) (-1420165088) (-5-4-10-5-15-15-140)   ;(00011000100000000000000000000000) (-1254967296) (411041792) (18800000)   ;(10011100011011100000000001010010) (2098073288) (-1670512558) (-6-3-9-1-15-15-10-14)   ;
;704;(10101000100001000000111010000101) (-589286925) (-1467740539) (-5-7-7-11-15-1-7-11)    ;(00000111111111111111110101100111) (777776547) (134217063) (7FFFD67)   ;(10011100101000000000000000001000) (2114673174) (-1667235832) (-6-3-5-15-15-15-15-8)   ;(10111100001010110000000000000000) (1782283648) (-1138032640) (-4-3-13-50000)   ;(00010011111111111111111011011110) (-1917189960) (335544030) (13FFFEDE)   ;(00011001000000000000000001000100) (-1194967192) (419430468) (19000044)   ;(10111000011101100000000000000100) (1405105874) (-1200226300) (-4-7-8-9-15-15-15-12)   ;(10101001000010000000000000000100) (-528294126) (-1459093500) (-5-6-15-7-15-15-15-12)   ;
;712;(10001100100011100000000000100100) (108073210) (-1936850908) (-7-3-7-1-15-15-13-12)    ;(11010100000010000001100000000000) (-1080796704) (-737667072) (-2-11-15-7-14-800)   ;(00011000011000000000000001000100) (-1264967192) (408944708) (18600044)   ;(10101000011000110000000000011000) (-599694102) (-1469906920) (-5-7-9-12-15-15-14-8)   ;(11010100000000111011000000000000) (-1082082704) (-737955840) (-2-11-15-12-5000)   ;(10001100011011100000000000100101) (98073211) (-1938948059) (-7-3-9-1-15-15-13-11)   ;(10111000011000110000000000001000) (1400305878) (-1201471480) (-4-7-9-12-15-15-15-8)   ;(11100000011001000001100000000000) (548203296) (-530311168) (-1-15-9-11-14-800)   ;
;720;(10001100100011100000000000100110) (108073212) (-1936850906) (-7-3-7-1-15-15-13-10)    ;(10111000100001000000000000010000) (1410705888) (-1199308784) (-4-7-7-11-15-15-150)   ;(11100000011000110010000000000000) (547807296) (-530374656) (-1-15-9-12-14000)   ;(10001100100011100000000000100111) (108073213) (-1936850905) (-7-3-7-1-15-15-13-9)   ;(10111000100001000000000000011000) (1410705898) (-1199308776) (-4-7-7-11-15-15-14-8)   ;(11100000011000110010000000000000) (547807296) (-530374656) (-1-15-9-12-14000)   ;(00011000100000000000000001000100) (-1254967192) (411041860) (18800044)   ;(10101000100001000000000000000000) (-589516352) (-1467744256) (-5-7-7-120000)   ;
;728;(11010100000001000001100000000000) (-1081796704) (-737929216) (-2-11-15-11-14-800)    ;(00000111111111111111110101000000) (777776500) (134217024) (7FFFD40)   ;(10101000100111100000000000000000) (-582916352) (-1466040320) (-5-7-6-20000)   ;(10001100011011100000000000101101) (98073221) (-1938948051) (-7-3-9-1-15-15-13-3)   ;(10001100100011100000000000101100) (108073220) (-1936850900) (-7-3-7-1-15-15-13-4)   ;(10111000011000110000000000001000) (1400305878) (-1201471480) (-4-7-9-12-15-15-15-8)   ;(11100000010000100101100000000000) (537643296) (-532523008) (-1-15-11-13-10-800)   ;(11100000011001000001100000000000) (548203296) (-530311168) (-1-15-9-11-14-800)   ;
;736;(10001100100011100000000000101110) (108073222) (-1936850898) (-7-3-7-1-15-15-13-2)    ;(10111000100001000000000000010000) (1410705888) (-1199308784) (-4-7-7-11-15-15-150)   ;(11010100000110000001000000000000) (-1076802704) (-736620544) (-2-11-14-7-15000)   ;(11100000011000110010000000000000) (547807296) (-530374656) (-1-15-9-12-14000)   ;(10001100100011100000000000101111) (108073223) (-1936850897) (-7-3-7-1-15-15-13-1)   ;(10100100100001000000000000001111) (-1189294113) (-1534853105) (-5-11-7-11-15-15-15-1)   ;(10111000100001000000000000011000) (1410705898) (-1199308776) (-4-7-7-11-15-15-14-8)   ;(11100000011000110010000000000000) (547807296) (-530374656) (-1-15-9-12-14000)   ;
;744;(10101000100101100000000000000000) (-584916352) (-1466564608) (-5-7-6-100000)    ;(11010100000111000001100000000000) (-1075796704) (-736356352) (-2-11-14-3-14-800)   ;(00000111111111111111110100101111) (777776457) (134217007) (7FFFD2F)   ;(10011100011000111111111111111110) (2095450942) (-1671168002) (-6-3-9-12000-2)   ;(11100001011000100101100000000000) (647643296) (-513648640) (-1-14-9-13-10-800)   ;(00000000000000000000000000011110) (36) (30) (1E)   ;(11010100000110100101100000000000) (-1076356704) (-736471040) (-2-11-14-5-10-800)   ;(10001110110011100000000000010010) (328073188) (-1899102190) (-7-1-3-1-15-15-14-14)   ;
;752;(10001100011011100000000000010001) (98073187) (-1938948079) (-7-3-9-1-15-15-14-15)    ;(10111010110101100000000000001000) (1635105878) (-1160380408) (-4-5-2-9-15-15-15-8)   ;(00011000101000000000000001000100) (-1244967192) (413139012) (18A00044)   ;(10001100100011100000000000010110) (108073192) (-1936850922) (-7-3-7-1-15-15-14-10)   ;(11100010110000111011000000000000) (777917296) (-490491904) (-1-13-3-12-5000)   ;(10101000101001010000000000000100) (-579094126) (-1465581564) (-5-7-5-10-15-15-15-12)   ;(10001100011011100000000000010111) (98073193) (-1938948073) (-7-3-9-1-15-15-14-9)   ;(11010100000001011011000000000000) (-1081482704) (-737824768) (-2-11-15-10-5000)   ;
;760;(10111010110101100000000000000101) (1635105875) (-1160380411) (-4-5-2-9-15-15-15-11)    ;(10111000011000110000000000001000) (1400305878) (-1201471480) (-4-7-9-12-15-15-15-8)   ;(00011000111000000000000001000100) (-1224967192) (417333316) (18E00044)   ;(10011110110101100000000111111111) (-1964893353) (-1630141953) (-6-1-2-9-15-140-1)   ;(00011001000000000000000001000100) (-1194967192) (419430468) (19000044)   ;(10111010110101100000000001001001) (1635105981) (-1160380343) (-4-5-2-9-15-15-11-7)   ;(11100000011001000001100000000000) (548203296) (-530311168) (-1-15-9-11-14-800)   ;(10101000111001110000000000011000) (-558694102) (-1461256168) (-5-7-1-8-15-15-14-8)   ;
;768;(10101001000010000000000000000000) (-528516352) (-1459093504) (-5-6-15-80000)    ;(11010100000001111011000000000000) (-1081082704) (-737693696) (-2-11-15-8-5000)   ;(11010100000010000001100000000000) (-1080796704) (-737667072) (-2-11-15-7-14-800)   ;(00000111111111111111110100010110) (777776426) (134216982) (7FFFD16)   ;(10101000100111100000000000000000) (-582916352) (-1466040320) (-5-7-6-20000)   ;(11100001011000100101100000000000) (647643296) (-513648640) (-1-14-9-13-10-800)   ;(10000100010000010000000000000000) (-915149056) (-2076114944) (-7-11-11-150000)   ;(11010100000110100101100000000000) (-1076356704) (-736471040) (-2-11-14-5-10-800)   ;
;776;(11100001011010111011000000000000) (649917296) (-513036288) (-1-14-9-4-5000)    ;(11010100000111000001000000000000) (-1075802704) (-736358400) (-2-11-14-3-15000)   ;(11010100000110000101100000000000) (-1076756704) (-736602112) (-2-11-14-7-10-800)   ;(00011000111000000000000001000100) (-1224967192) (417333316) (18E00044)   ;(00011000010000000000000010000000) (-1274967096) (406847616) (18400080)   ;(10011101000000000000000000000011) (-2130294127) (-1660944381) (-6-2-15-15-15-15-15-13)   ;(10101000111001110000000000110100) (-558694066) (-1461256140) (-5-7-1-8-15-15-12-12)   ;(10101000010000100000000000000100) (-609894126) (-1472069628) (-5-7-11-13-15-15-15-12)   ;
;784;(10011100011000000000000000000011) (2094673169) (-1671430141) (-6-3-9-15-15-15-15-13)    ;(11011000000001110100000000000000) (-481172704) (-670613504) (-2-7-15-8-12000)   ;(11011100000000100001100000000000) (-82396704) (-603842560) (-2-3-15-13-14-800)   ;(00011000100000000000000001000100) (-1254967192) (411041860) (18800044)   ;(10011100010000001111111111111111) (2084850943) (-1673461761) (-6-3-11-15000-1)   ;(10101000100001000000001001000100) (-589293026) (-1467743676) (-5-7-7-11-15-13-11-12)   ;(10000110110110100000000000000000) (-668949056) (-2032533504) (-7-9-2-60000)   ;(10000111010101000000000000000000) (-610549056) (-2024538112) (-7-8-10-120000)   ;
;792;(11010100000001000001000000000000) (-1081802704) (-737931264) (-2-11-15-11-15000)    ;(10111100001110100000000000000000) (1786083648) (-1137049600) (-4-3-12-60000)   ;(00001100000000000000000000000100) (1400000004) (201326596) (C000004)   ;(10000111100111000000000000000000) (-588549056) (-2019819520) (-7-8-6-40000)   ;(00000000000000000000000000000101) (5) (5) (05)   ;(10000110100100100000000000000000) (-690949056) (-2037252096) (-7-9-6-140000)   ;(00011000011000000000000001000100) (-1264967192) (408944708) (18600044)   ;(10101000011000110000000000011000) (-599694102) (-1469906920) (-5-7-9-12-15-15-14-8)   ;
;800;(10000110100000110000000000000000) (-694749056) (-2038235136) (-7-9-7-130000)    ;(10111010100101000000000000000100) (1614705874) (-1164705788) (-4-5-6-11-15-15-15-12)   ;(10011101110000000000000000000000) (-2072516352) (-1648361472) (-6-2-400000)   ;(10011111110000000000000000000000) (-1872516352) (-1614807040) (-60-400000)   ;(11100100001111101010000000000000) (934707296) (-465657856) (-1-11-12-1-6000)   ;(00001100000000000000000000111111) (1400000077) (201326655) (C00003F)   ;(10100100010111100000000000001111) (-1202894113) (-1537343473) (-5-11-10-1-15-15-15-1)   ;(10111100001000100000000000000000) (1780083648) (-1138622464) (-4-3-13-140000)   ;
;808;(00010000000000000000000000001010) (2000000012) (268435466) (1000000A)    ;(00011000100000000000000001000100) (-1254967192) (411041860) (18800044)   ;(10101000011101100000000000000000) (-594916352) (-1468661760) (-5-7-8-100000)   ;(10011100010101100000000000000001) (2090073167) (-1672085503) (-6-3-10-9-15-15-15-15)   ;(10101000100001000000000001000000) (-589294052) (-1467744192) (-5-7-7-11-15-15-120)   ;(00000111111111111111110101110010) (777776562) (134217074) (7FFFD72)   ;(00011001110000000000000001000100) (-1134967192) (432013380) (19C00044)   ;(10101010110000100000000000000000) (-369916352) (-1430126592) (-5-5-3-140000)   ;
;816;(00000000000000000000000000000011) (3) (3) (03)    ;(10101001110011100000000001000000) (-466894052) (-1446117312) (-5-6-3-1-15-15-120)   ;(10011101110011100000000000100000) (-2066894092) (-1647443936) (-6-2-3-1-15-15-140)   ;(10001100010011100000000000000000) (88050944) (-1941045248) (-7-3-11-20000)   ;(10111100000000100000000011100101) (1770106215) (-1140719387) (-4-3-15-13-15-15-1-11)   ;(00010000000000000000000000101101) (2000000055) (268435501) (1000002D)   ;(10111100000000100000000000000000) (1770083648) (-1140719616) (-4-3-15-140000)   ;(00010000000000000000000000101011) (2000000053) (268435499) (1000002B)   ;
;824;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)    ;(10001100010011100000000000001011) (88073179) (-1941045237) (-7-3-11-1-15-15-15-5)   ;(10100100010000100000000000011000) (-1209894102) (-1539178472) (-5-11-11-13-15-15-14-8)   ;(10111100001000100000000000000000) (1780083648) (-1138622464) (-4-3-13-140000)   ;(00010000000000000000000000100110) (2000000046) (268435494) (10000026)   ;(00011000100000000000000000000000) (-1254967296) (411041792) (18800000)   ;(10101000011011100000000000000000) (-596916352) (-1469186048) (-5-7-9-20000)   ;(10101000100001000000111010001110) (-589286914) (-1467740530) (-5-7-7-11-15-1-7-2)   ;
;832;(00000111111111111111110011101000) (777776350) (134216936) (7FFFCE8)    ;(10011100101000000000000000001011) (2114673179) (-1667235829) (-6-3-5-15-15-15-15-5)   ;(10111100001010110000000000000000) (1782283648) (-1138032640) (-4-3-13-50000)   ;(00010000000000000000000000011111) (2000000037) (268435487) (1000001F)   ;(10101000010010110000000000000000) (-607716352) (-1471479808) (-5-7-11-50000)   ;(10000100011011100000000000011100) (-901926800) (-2073165796) (-7-11-9-1-15-15-14-4)   ;(00000111111111111111110110011111) (777776637) (134217119) (7FFFD9F)   ;(00011010100000000000000001000100) (-1054967192) (444596292) (1A800044)   ;
;840;(10010100011011100000000000011010) (1098073198) (-1804730342) (-6-11-9-1-15-15-14-6)    ;(10111000100000110000000000001000) (1410305878) (-1199374328) (-4-7-7-12-15-15-15-8)   ;(10111000011000110000000001001000) (1400305978) (-1201471416) (-4-7-9-12-15-15-11-8)   ;(10101010100101000000000000101000) (-385294082) (-1433141208) (-5-5-6-11-15-15-13-8)   ;(10111100000110100000000000000000) (1776083648) (-1139146752) (-4-3-14-60000)   ;(11100000011001000001100000000100) (548203522) (-530311164) (-1-15-9-11-14-7-15-12)   ;(11010100000101000101100000000100) (-1077756478) (-736864252) (-2-11-14-11-10-7-15-12)   ;(00010000000000000000000000001000) (2000000010) (268435464) (10000008)   ;
;848;(10100100011000111111111111111111) (-1199516353) (-1536950273) (-5-11-9-12000-1)    ;(10010100100011100000000000010100) (1108073190) (-1802633196) (-6-11-7-1-15-15-14-12)   ;(10111000010001000000000000001000) (1390705878) (-1203503096) (-4-7-11-11-15-15-15-8)   ;(10111000100001000000000001001000) (1410705978) (-1199308728) (-4-7-7-11-15-15-11-8)   ;(11100000010000100010000000000100) (537609522) (-532537340) (-1-15-11-13-13-15-15-12)   ;(10100100010000100000111111111111) (-1209886353) (-1539174401) (-5-11-11-13-1500-1)   ;(10111000010000100000000000010000) (1390105888) (-1203634160) (-4-7-11-13-15-15-150)   ;(11100000011000110001000000000000) (547797296) (-530378752) (-1-15-9-12-15000)   ;
;856;(10011100100000000000000000000000) (2102450944) (-1669332992) (-6-3-800000)    ;(10011101011010110000000111111111) (-2097693353) (-1653931521) (-6-2-9-4-15-140-1)   ;(00011011100000000000000001000100) (-954967192) (461373508) (1B800044)   ;(11010100000101000001100000001000) (-1077796474) (-736880632) (-2-11-14-11-14-7-15-8)   ;(11010100000101000010000000000000) (-1077792704) (-736878592) (-2-11-14-11-14000)   ;(10111000010010110000000001001001) (1392305981) (-1203044279) (-4-7-11-4-15-15-11-7)   ;(10101001110001000000000000000000) (-469516352) (-1446772736) (-5-6-3-120000)   ;(00011011010000000000000001000000) (-974967196) (457179200) (1B400040)   ;
;864;(00000000000000000000000000101110) (56) (46) (2E)    ;(10101011100111000000000000101000) (-283294082) (-1415839704) (-5-4-6-3-15-15-13-8)   ;(00000011111111111111111111000010) (377777702) (67108802) (3FFFFC2)   ;(10011111110111100000000000000001) (-1862894129) (-1612840959) (-60-2-1-15-15-15-15)   ;(10111100000110100000000000000000) (1776083648) (-1139146752) (-4-3-14-60000)   ;(00010000000000000000000000101101) (2000000055) (268435501) (1000002D)   ;(00011000010000000000000010000000) (-1274967096) (406847616) (18400080)   ;(00000111111111111111110110001111) (777776617) (134217103) (7FFFD8F)   ;
;872;(10101000011111000000000000000000) (-593516352) (-1468268544) (-5-7-8-40000)    ;(00011000101000000000111111111111) (-1244959519) (413143039) (18A00FFF)   ;(10101000101001011111111111111000) (-578916362) (-1465516040) (-5-7-5-10000-8)   ;(11100000010010110010100000000011) (539813521) (-531945469) (-1-15-11-4-13-7-15-13)   ;(11100100000000100010100000000000) (917613296) (-469620736) (-1-11-15-13-13-800)   ;(00010000000000000000000000100100) (2000000044) (268435492) (10000024)   ;(10101011100010110000000000000000) (-287716352) (-1416953856) (-5-4-7-50000)   ;(10011100011010111111111111111110) (2097450942) (-1670643714) (-6-3-9-4000-2)   ;
;880;(00000111111111111111110010101001) (777776251) (134216873) (7FFFCA9)    ;(10000100100100100000000000000000) (-890949056) (-2070806528) (-7-11-6-140000)   ;(10000110110110000000000000000000) (-669549056) (-2032664576) (-7-9-2-80000)   ;(00000011111111111111111110110000) (377777660) (67108784) (3FFFFB0)   ;(11100010110010111011000000000000) (779917296) (-489967616) (-1-13-3-4-5000)   ;(10000100011101000000000000001000) (-900326826) (-2072772600) (-7-11-8-11-15-15-15-8)   ;(10000100100100100000000000000000) (-890949056) (-2070806528) (-7-11-6-140000)   ;(10011100011000111111111111111110) (2095450942) (-1671168002) (-6-3-9-12000-2)   ;
;888;(00000111111111111111110010100001) (777776241) (134216865) (7FFFCA1)    ;(10000110110110000000000000000000) (-669549056) (-2032664576) (-7-9-2-80000)   ;(00011001000000000000000001000100) (-1194967192) (419430468) (19000044)   ;(11100001011010111011000000000000) (649917296) (-513036288) (-1-14-9-4-5000)   ;(10101001000010000000000000010000) (-528294112) (-1459093488) (-5-6-15-7-15-15-150)   ;(10101000100110100000000000000000) (-583916352) (-1466302464) (-5-7-6-60000)   ;(10000110110010000000000000000000) (-673549056) (-2033713152) (-7-9-3-80000)   ;(11100000011011101011000000000011) (550719521) (-529616893) (-1-15-9-1-4-15-15-13)   ;
;896;(00000111111111111111110100011111) (777776437) (134216991) (7FFFD1F)    ;(11100000011010110001100000000000) (549803296) (-529852416) (-1-15-9-4-14-800)   ;(10111100001010110000000000000000) (1782283648) (-1138032640) (-4-3-13-50000)   ;(00001100000000000000000000001110) (1400000016) (201326606) (C00000E)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(10011101110011100000000000000001) (-2066894129) (-1647443967) (-6-2-3-1-15-15-15-15)   ;(11100010110011101011000000000011) (780719521) (-489771005) (-1-13-3-1-4-15-15-13)   ;(10111100001101100000000000000000) (1785083648) (-1137311744) (-4-3-12-100000)   ;
;904;(00010000000000000000000000000101) (2000000005) (268435461) (10000005)    ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(00000111111111111111110101101100) (777776554) (134217068) (7FFFD6C)   ;(10000100011111000000000000001000) (-898326826) (-2072248312) (-7-11-8-3-15-15-15-8)   ;(11010100000111000101100000001000) (-1075756474) (-736339960) (-2-11-14-3-10-7-15-8)   ;(10011111010110100000001000000000) (-1903893352) (-1621491200) (-60-10-5-15-1400)   ;(11100101100011100001000000000000) (1060597296) (-443674624) (-1-10-7-1-15000)   ;(00010011111111111111111111100110) (-1917189550) (335544294) (13FFFFE6)   ;
;912;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)    ;(00011000010000000000000010000000) (-1274967096) (406847616) (18400080)   ;(10011100100000000000000000000000) (2102450944) (-1669332992) (-6-3-800000)   ;(10101000011000100000000000000100) (-599894126) (-1469972476) (-5-7-9-13-15-15-15-12)   ;(10101000010000100000000000100000) (-609894092) (-1472069600) (-5-7-11-13-15-15-140)   ;(11011100000000110010000000000000) (-82192704) (-603774976) (-2-3-15-12-14000)   ;(10011100011000000000000000010000) (2094673184) (-1671430128) (-6-3-9-15-15-15-150)   ;(11010100000000100001100000000000) (-1082396704) (-738060288) (-2-11-15-13-14-800)   ;
;920;(11010100000000010100100000000100) (-1082566478) (-738113532) (-2-11-15-14-11-7-15-12)    ;(00011000010000000000000001000000) (-1274967196) (406847552) (18400040)   ;(10101000010000100000000000000100) (-609894126) (-1472069628) (-5-7-11-13-15-15-15-12)   ;(01001000000000000001000000000000) (-1147473648) (1207963648) (48001000)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00010101000000000000000000000000) (-1794967296) (352321536) (15000000)   ;(01000110010000010101010000110001) (-1527231587) (1178686513) (46415431)   ;
;928;(00110110001000000010000000100000) (-1979914552) (908075040) (36202020)    ;(00000000010001100100000101010100) (21440524) (4604244) (464154)   ;(00110011001100100010000000100000) (2019452744) (858923040) (33322020)   ;(00100000000000000100010001000101) (-294925191) (536888389) (20004445)   ;(00110001010111110100001001001111) (1832673821) (828326479) (315F424F)   ;(01001111010101000100001001001001) (-422442537) (1330922057) (4F544249)   ;(01001110000000000000000000000000) (-547483648) (1308622848) (4E000000)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;
;936;(11111111111111111111111111111111) (-1) (-1) (0-1)    ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;
;944;(11111111111111111111111111111111) (-1) (-1) (0-1)    ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;
;952;(11111111111111111111111111111111) (-1) (-1) (0-1)    ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;
;960;(11111111111111111111111111111111) (-1) (-1) (0-1)    ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;
;968;(11111111111111111111111111111111) (-1) (-1) (0-1)    ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;
;976;(11111111111111111111111111111111) (-1) (-1) (0-1)    ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;
;984;(11111111111111111111111111111111) (-1) (-1) (0-1)    ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;
;992;(11111111111111111111111111111111) (-1) (-1) (0-1)    ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;
;1000;(11111111111111111111111111111111) (-1) (-1) (0-1)    ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;
;1008;(11111111111111111111111111111111) (-1) (-1) (0-1)    ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;
;1016;(11111111111111111111111111111111) (-1) (-1) (0-1)    ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;(11111111111111111111111111111111) (-1) (-1) (0-1)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |minimig_de0_nano_top|Minimig1:minimig|ciaa:CIAA1|ps2keyboard:kbd1|ps2keyboardmap:km1|altsyncram:Ram0_rtl_0|altsyncram_rb91:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000000) (0) (0) (00)    ;(1000000001011000) (100130) (32856) (8058)   ;(0000000000000000) (0) (0) (00)   ;(1000000001010100) (100124) (32852) (8054)   ;(1000000001010010) (100122) (32850) (8052)   ;(1000000001010000) (100120) (32848) (8050)   ;(1000000001010001) (100121) (32849) (8051)   ;(0000000101101001) (551) (361) (169)   ;
;8;(0000000000000000) (0) (0) (00)    ;(1000000001011001) (100131) (32857) (8059)   ;(1000000001010111) (100127) (32855) (8057)   ;(1000000001010101) (100125) (32853) (8055)   ;(1000000001010011) (100123) (32851) (8053)   ;(1000000001000010) (100102) (32834) (8042)   ;(1000000000000000) (100000) (32768) (8000)   ;(0000000000000000) (0) (0) (00)   ;
;16;(0000000000000000) (0) (0) (00)    ;(1010000001100100) (120144) (41060) (A064)   ;(1000000001100000) (100140) (32864) (8060)   ;(0000000000000000) (0) (0) (00)   ;(1100000001100011) (140143) (49251) (C063)   ;(1000000000010000) (100020) (32784) (8010)   ;(1000000000000001) (100001) (32769) (8001)   ;(0000000000000000) (0) (0) (00)   ;
;24;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(1000000000110001) (100061) (32817) (8031)   ;(1000000000100001) (100041) (32801) (8021)   ;(1000000000100000) (100040) (32800) (8020)   ;(1000000000010001) (100021) (32785) (8011)   ;(1000000000000010) (100002) (32770) (8002)   ;(0000000000000000) (0) (0) (00)   ;
;32;(0000000000000000) (0) (0) (00)    ;(1000000000110011) (100063) (32819) (8033)   ;(1000000000110010) (100062) (32818) (8032)   ;(1000000000100010) (100042) (32802) (8022)   ;(1000000000010010) (100022) (32786) (8012)   ;(1000000000000100) (100004) (32772) (8004)   ;(1000000000000011) (100003) (32771) (8003)   ;(0000000000000000) (0) (0) (00)   ;
;40;(0000000000000000) (0) (0) (00)    ;(1000000001000000) (100100) (32832) (8040)   ;(1000000000110100) (100064) (32820) (8034)   ;(1000000000100011) (100043) (32803) (8023)   ;(1000000000010100) (100024) (32788) (8014)   ;(1000000000010011) (100023) (32787) (8013)   ;(1000000000000101) (100005) (32773) (8005)   ;(0000000000000000) (0) (0) (00)   ;
;48;(0000000000000000) (0) (0) (00)    ;(1000000000110110) (100066) (32822) (8036)   ;(1000000000110101) (100065) (32821) (8035)   ;(1000000000100101) (100045) (32805) (8025)   ;(1000000000100100) (100044) (32804) (8024)   ;(1000000000010101) (100025) (32789) (8015)   ;(1000000000000110) (100006) (32774) (8006)   ;(0000000000000000) (0) (0) (00)   ;
;56;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(1000000000110111) (100067) (32823) (8037)   ;(1000000000100110) (100046) (32806) (8026)   ;(1000000000010110) (100026) (32790) (8016)   ;(1000000000000111) (100007) (32775) (8007)   ;(1000000000001000) (100010) (32776) (8008)   ;(0000000000000000) (0) (0) (00)   ;
;64;(0000000000000000) (0) (0) (00)    ;(1000000000111000) (100070) (32824) (8038)   ;(1000000000100111) (100047) (32807) (8027)   ;(1000000000010111) (100027) (32791) (8017)   ;(1000000000011000) (100030) (32792) (8018)   ;(1000000000001010) (100012) (32778) (800A)   ;(1000000000001001) (100011) (32777) (8009)   ;(0000000000000000) (0) (0) (00)   ;
;72;(0000000000000000) (0) (0) (00)    ;(1000000000111001) (100071) (32825) (8039)   ;(1000000000111010) (100072) (32826) (803A)   ;(1000000000101000) (100050) (32808) (8028)   ;(1000000000101001) (100051) (32809) (8029)   ;(1000000000011001) (100031) (32793) (8019)   ;(1000000000001011) (100013) (32779) (800B)   ;(0000000000000000) (0) (0) (00)   ;
;80;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(1000000000101010) (100052) (32810) (802A)   ;(0000000000000000) (0) (0) (00)   ;(1000000000011010) (100032) (32794) (801A)   ;(1000000000001100) (100014) (32780) (800C)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;88;(1000100001100010) (104142) (34914) (8862)    ;(1000000001100001) (100141) (32865) (8061)   ;(1000000001000100) (100104) (32836) (8044)   ;(1000000000011011) (100033) (32795) (801B)   ;(0000000000000000) (0) (0) (00)   ;(1000000000101011) (100053) (32811) (802B)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;96;(0000000000000000) (0) (0) (00)    ;(1000000000110000) (100060) (32816) (8030)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(1000000001000001) (100101) (32833) (8041)   ;(0000000000000000) (0) (0) (00)   ;
;104;(0000000000000000) (0) (0) (00)    ;(1000001000011101) (101035) (33309) (821D)   ;(0000000000000000) (0) (0) (00)   ;(1000001000101101) (101055) (33325) (822D)   ;(1000001000111101) (101075) (33341) (823D)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;112;(1000001000001111) (101017) (33295) (820F)    ;(1000001000111100) (101074) (33340) (823C)   ;(1000001000011110) (101036) (33310) (821E)   ;(1000001000101110) (101056) (33326) (822E)   ;(1000001000101111) (101057) (33327) (822F)   ;(1000001000111110) (101076) (33342) (823E)   ;(1000000001000101) (100105) (32837) (8045)   ;(0000010000000000) (2000) (1024) (400)   ;
;120;(0000000000000000) (0) (0) (00)    ;(1000001001011110) (101136) (33374) (825E)   ;(1000001000011111) (101037) (33311) (821F)   ;(1000001001001010) (101112) (33354) (824A)   ;(1000001001011101) (101135) (33373) (825D)   ;(1000001000111111) (101077) (33343) (823F)   ;(0000000101101001) (551) (361) (169)   ;(0000000000000000) (0) (0) (00)   ;
;128;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(1000000001010110) (100126) (32854) (8056)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;136;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;144;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;152;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;160;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;168;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;176;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;184;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;192;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;200;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;208;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;216;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;224;(0000000010000001) (201) (129) (81)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;232;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;240;(0000000010000010) (202) (130) (82)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;248;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000010000100) (204) (132) (84)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;256;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;264;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;272;(0000000000000000) (0) (0) (00)    ;(1001000001100101) (110145) (36965) (9065)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;280;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(1000000001100110) (100146) (32870) (8066)   ;
;288;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(1000000001100111) (100147) (32871) (8067)   ;
;296;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(1000000001100111) (100147) (32871) (8067)   ;
;304;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;312;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;320;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;328;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(1000001001011100) (101134) (33372) (825C)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;336;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;344;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(1000001001000011) (101103) (33347) (8243)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;352;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;360;(0000000000000000) (0) (0) (00)    ;(0000000101101011) (553) (363) (16B)   ;(0000000000000000) (0) (0) (00)   ;(1000000001001111) (100117) (32847) (804F)   ;(0000000101101010) (552) (362) (16A)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;368;(1000000001011111) (100137) (32863) (805F)    ;(1000000001000110) (100106) (32838) (8046)   ;(1000000001001101) (100115) (32845) (804D)   ;(0000000000000000) (0) (0) (00)   ;(1000000001001110) (100116) (32846) (804E)   ;(1000000001001100) (100114) (32844) (804C)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;376;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000101101101) (555) (365) (16D)   ;(0000000000000000) (0) (0) (00)   ;(0000000101101110) (556) (366) (16E)   ;(0000000101101100) (554) (364) (16C)   ;(0000000101101111) (557) (367) (16F)   ;(0000000000000000) (0) (0) (00)   ;
;384;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;392;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;400;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;408;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;416;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;424;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;432;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;440;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;448;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;456;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;464;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;472;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;480;(0000000010000001) (201) (129) (81)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;488;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;496;(0000000010000010) (202) (130) (82)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;504;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000010000100) (204) (132) (84)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 8           ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 8           ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 16          ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 8           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                          ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv1|lpm_mult:Mult0|mult_gbt:auto_generated|mac_out2              ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv1|lpm_mult:Mult0|mult_gbt:auto_generated|mac_mult1          ;                            ; DSPMULT_X13_Y24_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv2|lpm_mult:Mult0|mult_gbt:auto_generated|mac_out2              ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv2|lpm_mult:Mult0|mult_gbt:auto_generated|mac_mult1          ;                            ; DSPMULT_X13_Y23_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv0|lpm_mult:Mult0|mult_gbt:auto_generated|mac_out2              ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv0|lpm_mult:Mult0|mult_gbt:auto_generated|mac_mult1          ;                            ; DSPMULT_X13_Y22_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv3|lpm_mult:Mult0|mult_gbt:auto_generated|mac_out2              ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Minimig1:minimig|Paula:PAULA1|audio:ad1|audiomixer:mix|svmul:sv3|lpm_mult:Mult0|mult_gbt:auto_generated|mac_mult1          ;                            ; DSPMULT_X13_Y25_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult0|mult_8dt:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult0|mult_8dt:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y29_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1|mult_8dt:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_B|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y30_N0 ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult0|mult_8dt:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult0|mult_8dt:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y27_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1|mult_8dt:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|barrel_shifter:barrel_shifter_A|lpm_mult:Mult1|mult_8dt:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y28_N0 ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 28,840 / 71,559 ( 40 % ) ;
; C16 interconnects     ; 534 / 2,597 ( 21 % )     ;
; C4 interconnects      ; 16,926 / 46,848 ( 36 % ) ;
; Direct links          ; 3,806 / 71,559 ( 5 % )   ;
; Global clocks         ; 8 / 20 ( 40 % )          ;
; Local interconnects   ; 8,965 / 24,624 ( 36 % )  ;
; R24 interconnects     ; 654 / 2,496 ( 26 % )     ;
; R4 interconnects      ; 20,934 / 62,424 ( 34 % ) ;
+-----------------------+--------------------------+


+------------------------------------------------------------------------------+
; LAB Logic Elements                                                           ;
+---------------------------------------------+--------------------------------+
; Number of Logic Elements  (Average = 13.68) ; Number of LABs  (Total = 1277) ;
+---------------------------------------------+--------------------------------+
; 1                                           ; 20                             ;
; 2                                           ; 10                             ;
; 3                                           ; 23                             ;
; 4                                           ; 11                             ;
; 5                                           ; 12                             ;
; 6                                           ; 21                             ;
; 7                                           ; 19                             ;
; 8                                           ; 30                             ;
; 9                                           ; 36                             ;
; 10                                          ; 42                             ;
; 11                                          ; 41                             ;
; 12                                          ; 46                             ;
; 13                                          ; 54                             ;
; 14                                          ; 75                             ;
; 15                                          ; 136                            ;
; 16                                          ; 701                            ;
+---------------------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 1.67) ; Number of LABs  (Total = 1277) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 27                             ;
; 1 Clock                            ; 975                            ;
; 1 Clock enable                     ; 474                            ;
; 1 Sync. clear                      ; 103                            ;
; 1 Sync. load                       ; 157                            ;
; 2 Async. clears                    ; 2                              ;
; 2 Clock enables                    ; 315                            ;
; 2 Clocks                           ; 75                             ;
+------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 19.62) ; Number of LABs  (Total = 1277) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 3                              ;
; 1                                            ; 15                             ;
; 2                                            ; 8                              ;
; 3                                            ; 3                              ;
; 4                                            ; 17                             ;
; 5                                            ; 10                             ;
; 6                                            ; 14                             ;
; 7                                            ; 8                              ;
; 8                                            ; 15                             ;
; 9                                            ; 11                             ;
; 10                                           ; 18                             ;
; 11                                           ; 16                             ;
; 12                                           ; 26                             ;
; 13                                           ; 22                             ;
; 14                                           ; 34                             ;
; 15                                           ; 54                             ;
; 16                                           ; 174                            ;
; 17                                           ; 75                             ;
; 18                                           ; 70                             ;
; 19                                           ; 69                             ;
; 20                                           ; 82                             ;
; 21                                           ; 47                             ;
; 22                                           ; 61                             ;
; 23                                           ; 50                             ;
; 24                                           ; 53                             ;
; 25                                           ; 38                             ;
; 26                                           ; 46                             ;
; 27                                           ; 21                             ;
; 28                                           ; 45                             ;
; 29                                           ; 28                             ;
; 30                                           ; 36                             ;
; 31                                           ; 43                             ;
; 32                                           ; 65                             ;
+----------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+-------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 9.27) ; Number of LABs  (Total = 1277) ;
+-------------------------------------------------+--------------------------------+
; 0                                               ; 3                              ;
; 1                                               ; 64                             ;
; 2                                               ; 55                             ;
; 3                                               ; 49                             ;
; 4                                               ; 62                             ;
; 5                                               ; 60                             ;
; 6                                               ; 85                             ;
; 7                                               ; 87                             ;
; 8                                               ; 106                            ;
; 9                                               ; 94                             ;
; 10                                              ; 122                            ;
; 11                                              ; 97                             ;
; 12                                              ; 96                             ;
; 13                                              ; 63                             ;
; 14                                              ; 55                             ;
; 15                                              ; 36                             ;
; 16                                              ; 83                             ;
; 17                                              ; 21                             ;
; 18                                              ; 10                             ;
; 19                                              ; 3                              ;
; 20                                              ; 6                              ;
; 21                                              ; 3                              ;
; 22                                              ; 3                              ;
; 23                                              ; 0                              ;
; 24                                              ; 2                              ;
; 25                                              ; 0                              ;
; 26                                              ; 1                              ;
; 27                                              ; 0                              ;
; 28                                              ; 0                              ;
; 29                                              ; 3                              ;
; 30                                              ; 1                              ;
; 31                                              ; 2                              ;
; 32                                              ; 5                              ;
+-------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 20.68) ; Number of LABs  (Total = 1277) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 0                              ;
; 2                                            ; 16                             ;
; 3                                            ; 11                             ;
; 4                                            ; 18                             ;
; 5                                            ; 14                             ;
; 6                                            ; 6                              ;
; 7                                            ; 13                             ;
; 8                                            ; 21                             ;
; 9                                            ; 24                             ;
; 10                                           ; 28                             ;
; 11                                           ; 38                             ;
; 12                                           ; 41                             ;
; 13                                           ; 38                             ;
; 14                                           ; 53                             ;
; 15                                           ; 50                             ;
; 16                                           ; 67                             ;
; 17                                           ; 42                             ;
; 18                                           ; 60                             ;
; 19                                           ; 49                             ;
; 20                                           ; 61                             ;
; 21                                           ; 55                             ;
; 22                                           ; 46                             ;
; 23                                           ; 58                             ;
; 24                                           ; 35                             ;
; 25                                           ; 42                             ;
; 26                                           ; 37                             ;
; 27                                           ; 37                             ;
; 28                                           ; 50                             ;
; 29                                           ; 38                             ;
; 30                                           ; 34                             ;
; 31                                           ; 27                             ;
; 32                                           ; 29                             ;
; 33                                           ; 30                             ;
; 34                                           ; 17                             ;
; 35                                           ; 26                             ;
; 36                                           ; 36                             ;
; 37                                           ; 21                             ;
; 38                                           ; 8                              ;
+----------------------------------------------+--------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 83           ; 0            ; 83           ; 0            ; 0            ; 98        ; 83           ; 0            ; 98        ; 98        ; 0            ; 0            ; 0            ; 17           ; 41           ; 0            ; 0            ; 41           ; 17           ; 0            ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 98        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 15           ; 98           ; 15           ; 98           ; 98           ; 0         ; 15           ; 98           ; 0         ; 0         ; 98           ; 98           ; 98           ; 81           ; 57           ; 98           ; 98           ; 57           ; 81           ; 98           ; 94           ; 98           ; 98           ; 98           ; 98           ; 98           ; 98           ; 0         ; 98           ; 98           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; KEY[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_TXD           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_HS             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VS             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_DAT3            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_CMD             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_LDQM          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_UDQM          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA_0          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA_1          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIOLEFT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIORIGHT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PS2_DAT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PS2_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PS2_MDAT           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PS2_MCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_DAT             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Joyb[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Joyb[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Joyb[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Joyb[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Joyb[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Joyb[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Joya[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Joya[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Joya[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Joya[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Joya[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_RXD           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Joya[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                                     ; Destination Clock(s)                                                                                                                                                ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[0],amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[1],amiga_clk:amiga_clk|clk7_cnt[1] ; amiga_clk:amiga_clk|clk7_cnt[1]                                                                                                                                     ; 1135.9            ;
; amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[1]                                                                                                   ; amiga_clk:amiga_clk|clk7_cnt[1]                                                                                                                                     ; 130.7             ;
; amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[0],amiga_clk:amiga_clk|clk7_cnt[1]                                                                   ; amiga_clk:amiga_clk|clk7_cnt[1]                                                                                                                                     ; 98.3              ;
; amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[1],amiga_clk:amiga_clk|clk7_cnt[1]                                                                   ; amiga_clk:amiga_clk|clk7_cnt[1]                                                                                                                                     ; 86.5              ;
; amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ; ctrl_top|ctrl_clk|ctrl_clk_i|altpll_component|pll|clk[1]                                                                                                            ; 71.3              ;
; amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ; amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[0],amiga_clk:amiga_clk|clk7_cnt[1]                                                                   ; 65.3              ;
; ctrl_top|ctrl_clk|ctrl_clk_i|altpll_component|pll|clk[1]                                                                                                            ; ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_cnt[0]                                                                                                                    ; 41.5              ;
; amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ; amiga_clk:amiga_clk|clk7_cnt[1]                                                                                                                                     ; 35.0              ;
; amiga_clk:amiga_clk|clk7_cnt[1]                                                                                                                                     ; amiga_clk:amiga_clk|clk7_cnt[1]                                                                                                                                     ; 31.2              ;
; amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[0],ctrl_top|ctrl_clk|ctrl_clk_i|altpll_component|pll|clk[1]                                          ; ctrl_top|ctrl_clk|ctrl_clk_i|altpll_component|pll|clk[1]                                                                                                            ; 29.9              ;
; amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[0]                                                                                                   ; amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[0],amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[1],amiga_clk:amiga_clk|clk7_cnt[1] ; 17.3              ;
; ctrl_top|ctrl_clk|ctrl_clk_i|altpll_component|pll|clk[1]                                                                                                            ; amiga_clk:amiga_clk|clk7_cnt[1]                                                                                                                                     ; 17.0              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                    ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
; Source Register                                                            ; Destination Register                                            ; Delay Added in ns ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprvstop                  ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 7.640             ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|sprdmastate               ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 7.281             ;
; Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1|vpos[9]                      ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 7.281             ;
; Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1|vpos[10]                     ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 7.281             ;
; Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1|pal                          ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 7.281             ;
; Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1|vpos[7]                      ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 7.281             ;
; Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1|vpos[6]                      ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 7.281             ;
; Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1|vpos[5]                      ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 7.281             ;
; Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1|vpos[4]                      ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 7.281             ;
; Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1|vpos[2]                      ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 7.281             ;
; Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1|vpos[1]                      ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 7.281             ;
; Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1|vpos[0]                      ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 7.281             ;
; Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1|vpos[3]                      ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 7.281             ;
; Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1|vpos[8]                      ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 7.281             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|data_write_tmp[11]          ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[3] ; 6.998             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|exec[72]                    ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[3] ; 6.758             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|bf_ext_out[5] ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[5] ; 6.709             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|bf_ext_out[7] ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[7] ; 6.656             ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|dmaena_delayed[1]         ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 6.579             ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplcon0_delayed[2]        ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 6.579             ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplcon0_delayed[1]        ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 6.579             ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplcon0_delayed[0]        ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 6.579             ;
; Minimig1:minimig|Agnus:AGNUS1|dmacon[5]                                    ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 6.579             ;
; Minimig1:minimig|Agnus:AGNUS1|dmacon[9]                                    ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 6.579             ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|chipset_config[3]                 ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 6.579             ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplcon0_delayed[5]        ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 6.579             ;
; Minimig1:minimig|Agnus:AGNUS1|sprdma_engine:spr1|enable                    ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 6.579             ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|bplcon0_delayed[4]        ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 6.579             ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|ddfseq[1]                 ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 6.579             ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|ddfseq[2]                 ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 6.579             ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|ddfrun                    ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 6.579             ;
; Minimig1:minimig|Agnus:AGNUS1|bpldma_engine:bpd1|ddfseq[0]                 ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 6.579             ;
; Minimig1:minimig|Agnus:AGNUS1|beamcounter:bc1|hpos[1]                      ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 6.579             ;
; amiga_clk:amiga_clk|e_cnt[0]                                               ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 6.579             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|TG68K_ALU:ALU|bf_ext_out[3] ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[3] ; 6.441             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|memmask[1]                  ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[5] ; 6.380             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|memmask[0]                  ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[5] ; 6.310             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|data_write_tmp[13]          ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[5] ; 6.242             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|data_write_tmp[15]          ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[7] ; 6.112             ;
; TG68K:tg68k|TG68KdotC_Kernel:pf68K_Kernel_inst|data_write_tmp[9]           ; Minimig1:minimig|Denise:DENISE1|collision:col0|clxcon[1]        ; 5.944             ;
; Minimig1:minimig|Agnus:AGNUS1|bls_cnt[1]                                   ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Agnus:AGNUS1|bls_cnt[0]                                   ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|dmal[2]                            ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|dmal[1]                            ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|dmal[3]                            ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|audio:ad1|dmal[0]                            ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|userio:USERIO1|osd:osd1|floppy_config[0]                  ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|empty                    ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Agnus:AGNUS1|dmacon[6]                                    ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltcon0[11]                      ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|pipeline_full                    ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|bltcon0[9]                       ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|first_pixel                      ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|dsklen[12]                        ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|dsklen[10]                        ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|dsklen[9]                         ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|dsklen[8]                         ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|dsklen[7]                         ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|dsklen[6]                         ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|dsklen[5]                         ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|dsklen[4]                         ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|dsklen[3]                         ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|dsklen[2]                         ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|dsklen[1]                         ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|dsklen[0]                         ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|dsklen[11]                        ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|in_ptr[11]               ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Agnus:AGNUS1|copper:cp1|copper_state.FETCH1               ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Agnus:AGNUS1|dmacon[7]                                    ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Agnus:AGNUS1|copper:cp1|copper_state.FETCH2               ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Agnus:AGNUS1|copper:cp1|ir2[0]                            ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Agnus:AGNUS1|copper:cp1|bus_ena                           ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Agnus:AGNUS1|copper:cp1|ir2[8]                            ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Agnus:AGNUS1|copper:cp1|ir2[6]                            ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Agnus:AGNUS1|copper:cp1|cdang                             ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Agnus:AGNUS1|copper:cp1|ir2[7]                            ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|in_ptr[9]                ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|in_ptr[8]                ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|in_ptr[7]                ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|in_ptr[6]                ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|in_ptr[5]                ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|in_ptr[4]                ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|in_ptr[3]                ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|in_ptr[2]                ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|in_ptr[1]                ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|in_ptr[0]                ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|in_ptr[10]               ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|out_ptr[9]               ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|out_ptr[8]               ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|out_ptr[7]               ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|out_ptr[6]               ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|out_ptr[5]               ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|out_ptr[4]               ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|out_ptr[3]               ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|out_ptr[2]               ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|out_ptr[1]               ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|out_ptr[0]               ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Paula:PAULA1|floppy:pf1|fifo:db1|out_ptr[10]              ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|blt_state.BLT_A                  ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
; Minimig1:minimig|Agnus:AGNUS1|blitter:bl1|blt_state.BLT_B                  ; Minimig1:minimig|Agnus:AGNUS1|dskdma_engine:dsk1|address_out[4] ; 5.755             ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE22F17C8 for design "minimig_de0_nano"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 16, clock division of 7, and phase shift of 0 degrees (0 ps) for amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|wire_pll1_clk[0] port File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 4, clock division of 7, and phase shift of 0 degrees (0 ps) for amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|wire_pll1_clk[1] port File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 16, clock division of 7, and phase shift of -146 degrees (-3555 ps) for amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|wire_pll1_clk[2] port File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v Line: 50
Warning (15564): Compensate clock of PLL "ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i|altpll:altpll_component|pll" has been set to clock1 File: e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf Line: 920
Info (15535): Implemented PLL "ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i|altpll:altpll_component|pll" as Cyclone IV E PLL type File: e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf Line: 920
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i|altpll:altpll_component|_clk1 port File: e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf Line: 917
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 15 pins of 98 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (176125): The input ports of the PLL ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i|altpll:altpll_component|pll and the PLL amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|pll1 are mismatched, preventing the PLLs to be merged File: e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf Line: 539
    Warning (176124): PLL ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i|altpll:altpll_component|pll and PLL amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|pll1 have different input signals for input port ARESET File: e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf Line: 539
Critical Warning (176598): PLL "ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i|altpll:altpll_component|pll" input clock inclk[0] is not fully compensated because it is fed by a remote clock pin "Pin_E1" File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 393
Critical Warning (332012): Synopsys Design Constraints File file not found: 'minimig_de0_nano.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (336004): TimeQuest will use the Classic Timing Analyzer's FMAX_REQUIREMENT assignment (or --fmax command-line argument) as default timing requirement. Any other Classic Timing Analyzer assignment will be ignored.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 7 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000 amiga_clk:amiga_clk|clk7_cnt[1]
    Info (332111):    8.750 amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   35.000 amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):    8.750 amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   20.000     CLOCK_50
    Info (332111):    1.000 ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_cnt[0]
    Info (332111):   20.000 ctrl_top|ctrl_clk|ctrl_clk_i|altpll_component|pll|clk[1]
Info (176353): Automatically promoted node amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C1 of PLL_1) File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C0 of PLL_1) File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C2 of PLL_1) File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node ctrl_top:ctrl_top|ctrl_clk:ctrl_clk|ctrl_clk_altera:ctrl_clk_i|altpll:altpll_component|_clk1 (placed in counter C0 of PLL_3) File: e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf Line: 539
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13
Info (176353): Automatically promoted node amiga_clk:amiga_clk|clk7_cnt[1]  File: E:/Altera/A500/minimig/src/rtl/clock/amiga_clk.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node amiga_clk:amiga_clk|clk7_cnt[1]~0 File: E:/Altera/A500/minimig/src/rtl/clock/amiga_clk.v Line: 93
        Info (176357): Destination node amiga_clk:amiga_clk|c3_r~0 File: E:/Altera/A500/minimig/src/rtl/clock/amiga_clk.v Line: 121
        Info (176357): Destination node sdram_ctrl:sdram|c_7md~0 File: E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v Line: 129
Info (176353): Automatically promoted node ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_cnt[0]  File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v Line: 393
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|always24~1
        Info (176357): Destination node ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|always26~0
        Info (176357): Destination node ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|Add8~0 File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v Line: 394
        Info (176357): Destination node ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|Add8~1 File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v Line: 394
        Info (176357): Destination node ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|Add8~2 File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v Line: 394
        Info (176357): Destination node ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|always25~0
        Info (176357): Destination node ctrl_top:ctrl_top|ctrl_regs:ctrl_regs|spi_cnt[0]~0 File: E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v Line: 393
        Info (176357): Destination node SD_CLK~output File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 67
Info (176353): Automatically promoted node amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|locked  File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v Line: 39
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sdctl_rst  File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 119
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type Embedded multiplier block
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 15 (unused VREF, 3.3V VCCIO, 10 input, 5 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  3 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  10 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  4 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  2 pins available
Warning (15064): PLL "amiga_clk:amiga_clk|amiga_clk_altera:amiga_clk_i|altpll:altpll_component|amiga_clk_altera_altpll:auto_generated|pll1" output port clk[2] feeds output pin "DRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v Line: 50
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:11
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:06
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:07
Info (170193): Fitter routing operations beginning
Info (170089): 2e+03 ns of routing delay (approximately 2.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 29% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:01:38
Info (11888): Total time spent on timing analysis during the Fitter is 34.81 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:08
Warning (169177): 41 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin KEY[1] uses I/O standard 3.3-V LVTTL at E16 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 27
    Info (169178): Pin SW[0] uses I/O standard 3.3-V LVTTL at E15 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 29
    Info (169178): Pin SW[2] uses I/O standard 3.3-V LVTTL at T14 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 29
    Info (169178): Pin SW[3] uses I/O standard 3.3-V LVTTL at P14 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 29
    Info (169178): Pin PS2_DAT uses I/O standard 3.3-V LVTTL at R5 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 41
    Info (169178): Pin PS2_CLK uses I/O standard 3.3-V LVTTL at T4 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 42
    Info (169178): Pin PS2_MDAT uses I/O standard 3.3-V LVTTL at F1 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 43
    Info (169178): Pin PS2_MCLK uses I/O standard 3.3-V LVTTL at E7 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 44
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at A2 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 69
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at B3 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 69
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at A3 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 69
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at B4 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 69
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at A4 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 69
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at B5 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 69
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at A5 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 69
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at B6 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 69
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at A14 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 69
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at B13 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 69
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at A13 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 69
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at B12 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 69
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at D6 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 69
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at D5 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 69
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at C3 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 69
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at D3 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 69
    Info (169178): Pin KEY[0] uses I/O standard 3.3-V LVTTL at J16 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 27
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at E1 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 18
    Info (169178): Pin SD_DAT uses I/O standard 3.3-V LVTTL at G2 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 64
    Info (169178): Pin SW[1] uses I/O standard 3.3-V LVTTL at M7 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 29
    Info (169178): Pin Joyb[2] uses I/O standard 3.3-V LVTTL at R3 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 92
    Info (169178): Pin Joyb[3] uses I/O standard 3.3-V LVTTL at R4 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 92
    Info (169178): Pin Joyb[4] uses I/O standard 3.3-V LVTTL at N3 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 92
    Info (169178): Pin Joyb[0] uses I/O standard 3.3-V LVTTL at P3 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 92
    Info (169178): Pin Joyb[1] uses I/O standard 3.3-V LVTTL at N5 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 92
    Info (169178): Pin Joyb[5] uses I/O standard 3.3-V LVTTL at T3 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 92
    Info (169178): Pin Joya[0] uses I/O standard 3.3-V LVTTL at G15 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 91
    Info (169178): Pin Joya[2] uses I/O standard 3.3-V LVTTL at G16 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 91
    Info (169178): Pin Joya[4] uses I/O standard 3.3-V LVTTL at R7 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 91
    Info (169178): Pin Joya[1] uses I/O standard 3.3-V LVTTL at T7 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 91
    Info (169178): Pin Joya[3] uses I/O standard 3.3-V LVTTL at R6 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 91
    Info (169178): Pin UART_RXD uses I/O standard 3.3-V LVTTL at T5 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 34
    Info (169178): Pin Joya[5] uses I/O standard 3.3-V LVTTL at P6 File: E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v Line: 91
Info (144001): Generated suppressed messages file E:/Altera/A500/minimig/src/fpga/de0_nano/out/minimig_de0_nano.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 1681 megabytes
    Info: Processing ended: Tue May 22 18:43:43 2018
    Info: Elapsed time: 00:03:23
    Info: Total CPU time (on all processors): 00:06:15


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/Altera/A500/minimig/src/fpga/de0_nano/out/minimig_de0_nano.fit.smsg.


