###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx03.ecn.purdue.edu)
#  Generated on:      Tue Mar  8 20:21:01 2016
#  Command:           optDesign -postRoute -incr
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         5.301
+ Phase Shift                   7.000
= Required Time                 2.579
- Arrival Time                  5.897
= Slack Time                   -3.318
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -3.218 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -3.082 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -2.764 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -2.453 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -1.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |   -0.855 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    0.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    0.904 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | B v -> Y ^     | AOI22X1  | 0.379 | 0.339 |   4.562 |    1.244 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.357 | 0.196 |   4.758 |    1.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X2    | 0.099 | 0.217 |   4.975 |    1.656 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.163 | 0.765 |   5.740 |    2.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253               | B ^ -> Y v     | MUX2X1   | 0.408 | 0.158 |   5.897 |    2.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D v            | DFFPOSX1 | 0.408 | 0.000 |   5.897 |    2.579 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.418 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    3.555 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    3.873 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.312 | 0.317 |   0.872 |    4.190 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.319 | 0.008 |   0.880 |    4.198 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
- Setup                         5.262
+ Phase Shift                   7.000
= Required Time                 2.633
- Arrival Time                  5.906
= Slack Time                   -3.272
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -3.172 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -3.036 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -2.718 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -2.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -1.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |   -0.809 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    0.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    0.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | B v -> Y ^     | AOI22X1  | 0.379 | 0.339 |   4.562 |    1.290 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.357 | 0.196 |   4.758 |    1.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X2    | 0.099 | 0.217 |   4.975 |    1.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.163 | 0.765 |   5.740 |    2.467 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | B ^ -> Y v     | MUX2X1   | 0.413 | 0.166 |   5.905 |    2.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | D v            | DFFPOSX1 | 0.413 | 0.000 |   5.906 |    2.633 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.372 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    3.509 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    3.827 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.312 | 0.317 |   0.872 |    4.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.327 | 0.024 |   0.896 |    4.168 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
- Setup                         5.260
+ Phase Shift                   7.000
= Required Time                 2.635
- Arrival Time                  5.906
= Slack Time                   -3.271
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -3.171 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -3.035 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -2.717 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -2.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -1.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |   -0.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    0.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    0.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | B v -> Y ^     | AOI22X1  | 0.379 | 0.339 |   4.562 |    1.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.357 | 0.196 |   4.758 |    1.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X2    | 0.099 | 0.217 |   4.975 |    1.704 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.163 | 0.765 |   5.740 |    2.468 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184               | B ^ -> Y v     | MUX2X1   | 0.412 | 0.167 |   5.906 |    2.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D v            | DFFPOSX1 | 0.412 | 0.000 |   5.906 |    2.635 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.371 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    3.508 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    3.826 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.312 | 0.317 |   0.872 |    4.143 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.326 | 0.023 |   0.895 |    4.166 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
- Setup                         5.061
+ Phase Shift                   7.000
= Required Time                 2.826
- Arrival Time                  5.902
= Slack Time                   -3.076
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.976 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.839 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -2.521 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -2.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -1.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |   -0.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    0.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    1.147 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | B v -> Y ^     | AOI22X1  | 0.379 | 0.339 |   4.562 |    1.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.357 | 0.196 |   4.758 |    1.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X2    | 0.099 | 0.217 |   4.975 |    1.899 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.163 | 0.765 |   5.740 |    2.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | B ^ -> Y v     | MUX2X1   | 0.415 | 0.162 |   5.902 |    2.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D v            | DFFPOSX1 | 0.415 | 0.000 |   5.902 |    2.826 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.176 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    3.312 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    3.630 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.319 | 0.314 |   0.868 |    3.944 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.341 | 0.019 |   0.887 |    3.963 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         4.881
+ Phase Shift                   7.000
= Required Time                 3.007
- Arrival Time                  5.887
= Slack Time                   -2.880
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.780 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.643 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -2.325 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -2.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -1.013 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |   -0.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    0.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    1.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | B v -> Y ^     | AOI22X1  | 0.379 | 0.339 |   4.562 |    1.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.357 | 0.196 |   4.758 |    1.878 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X2    | 0.099 | 0.217 |   4.975 |    2.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.163 | 0.765 |   5.740 |    2.860 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | B ^ -> Y v     | MUX2X1   | 0.407 | 0.147 |   5.886 |    3.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D v            | DFFPOSX1 | 0.407 | 0.000 |   5.887 |    3.007 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.980 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    3.116 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    3.435 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.319 | 0.314 |   0.868 |    3.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.341 | 0.020 |   0.888 |    3.768 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.881
- Setup                         4.849
+ Phase Shift                   7.000
= Required Time                 3.033
- Arrival Time                  5.897
= Slack Time                   -2.864
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.764 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.627 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -2.309 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.998 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |   -0.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    0.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    1.359 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | B v -> Y ^     | AOI22X1  | 0.379 | 0.339 |   4.562 |    1.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.357 | 0.196 |   4.758 |    1.894 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X2    | 0.099 | 0.217 |   4.975 |    2.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.163 | 0.765 |   5.740 |    2.876 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150               | B ^ -> Y v     | MUX2X1   | 0.407 | 0.157 |   5.896 |    3.032 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D v            | DFFPOSX1 | 0.407 | 0.000 |   5.897 |    3.033 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.964 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    3.100 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    3.419 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.327 | 0.314 |   0.869 |    3.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.344 | 0.012 |   0.882 |    3.745 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
- Setup                         4.852
+ Phase Shift                   7.000
= Required Time                 3.046
- Arrival Time                  5.888
= Slack Time                   -2.841
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.741 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.605 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -2.287 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.976 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |   -0.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    0.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    1.381 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | B v -> Y ^     | AOI22X1  | 0.379 | 0.339 |   4.562 |    1.721 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.357 | 0.196 |   4.758 |    1.917 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X2    | 0.099 | 0.217 |   4.975 |    2.133 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.163 | 0.765 |   5.740 |    2.898 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167               | B ^ -> Y v     | MUX2X1   | 0.412 | 0.148 |   5.887 |    3.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D v            | DFFPOSX1 | 0.412 | 0.000 |   5.888 |    3.046 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.941 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    3.078 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    3.396 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.316 | 0.297 |   0.852 |    3.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.350 | 0.046 |   0.898 |    3.739 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         4.838
+ Phase Shift                   7.000
= Required Time                 3.043
- Arrival Time                  5.873
= Slack Time                   -2.830
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.730 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.594 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -2.276 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.963 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |   -0.367 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    0.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    1.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | B v -> Y ^     | AOI22X1  | 0.379 | 0.339 |   4.562 |    1.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.357 | 0.196 |   4.758 |    1.928 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X2    | 0.099 | 0.217 |   4.975 |    2.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.163 | 0.765 |   5.740 |    2.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201               | B ^ -> Y v     | MUX2X1   | 0.408 | 0.133 |   5.872 |    3.042 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D v            | DFFPOSX1 | 0.408 | 0.000 |   5.873 |    3.043 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.930 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    3.067 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    3.385 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.316 | 0.297 |   0.852 |    3.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.345 | 0.028 |   0.880 |    3.710 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.879
- Setup                         4.845
+ Phase Shift                   7.000
= Required Time                 3.034
- Arrival Time                  5.834
= Slack Time                   -2.800
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.700 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.563 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -2.245 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.934 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.933 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |   -0.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.821 | 0.795 |   3.258 |    0.458 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.006 | 0.930 |   4.188 |    1.388 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105               | D v -> Y ^     | AOI22X1  | 0.347 | 0.370 |   4.558 |    1.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.321 | 0.157 |   4.715 |    1.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.111 | 0.243 |   4.958 |    2.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.060 | 0.731 |   5.689 |    2.890 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249               | B ^ -> Y v     | MUX2X1   | 0.384 | 0.144 |   5.834 |    3.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | D v            | DFFPOSX1 | 0.384 | 0.000 |   5.834 |    3.034 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.900 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    3.036 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    3.355 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |    3.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.315 | 0.013 |   0.879 |    3.679 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.878
- Setup                         4.807
+ Phase Shift                   7.000
= Required Time                 3.071
- Arrival Time                  5.841
= Slack Time                   -2.770
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.670 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.534 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -2.216 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.904 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |   -0.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.821 | 0.795 |   3.258 |    0.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.006 | 0.930 |   4.188 |    1.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105               | D v -> Y ^     | AOI22X1  | 0.347 | 0.370 |   4.558 |    1.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.321 | 0.157 |   4.715 |    1.945 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.111 | 0.243 |   4.958 |    2.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.060 | 0.731 |   5.689 |    2.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232               | B ^ -> Y v     | MUX2X1   | 0.388 | 0.151 |   5.841 |    3.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | D v            | DFFPOSX1 | 0.388 | 0.001 |   5.841 |    3.071 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.870 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    3.007 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    3.325 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.309 |   0.863 |    3.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.323 | 0.014 |   0.878 |    3.648 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         4.815
+ Phase Shift                   7.000
= Required Time                 3.068
- Arrival Time                  5.793
= Slack Time                   -2.725
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.625 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.489 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -2.171 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.859 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.858 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |   -0.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    0.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    1.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | AOI22X1  | 0.356 | 0.305 |   4.528 |    1.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | A ^ -> Y v     | AOI21X1  | 0.299 | 0.157 |   4.685 |    1.960 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X2    | 0.110 | 0.227 |   4.912 |    2.187 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.042 | 0.717 |   5.629 |    2.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | B ^ -> Y v     | MUX2X1   | 0.387 | 0.164 |   5.792 |    3.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.387 | 0.001 |   5.793 |    3.068 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.825 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.962 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    3.280 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.312 | 0.317 |   0.872 |    3.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.321 | 0.010 |   0.882 |    3.608 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
- Setup                         4.760
+ Phase Shift                   7.000
= Required Time                 3.138
- Arrival Time                  5.832
= Slack Time                   -2.694
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.594 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.458 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -2.139 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.827 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |   -0.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.821 | 0.795 |   3.258 |    0.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.006 | 0.930 |   4.188 |    1.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105               | D v -> Y ^     | AOI22X1  | 0.347 | 0.370 |   4.558 |    1.864 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.321 | 0.157 |   4.715 |    2.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.111 | 0.243 |   4.958 |    2.264 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.060 | 0.731 |   5.689 |    2.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146               | B ^ -> Y v     | MUX2X1   | 0.383 | 0.142 |   5.832 |    3.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | D v            | DFFPOSX1 | 0.383 | 0.000 |   5.832 |    3.138 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.794 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.931 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    3.249 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |    3.560 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.319 | 0.032 |   0.898 |    3.592 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.878
- Setup                         4.698
+ Phase Shift                   7.000
= Required Time                 3.180
- Arrival Time                  5.836
= Slack Time                   -2.656
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.556 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.420 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -2.101 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.790 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |   -0.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.821 | 0.795 |   3.258 |    0.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.006 | 0.930 |   4.188 |    1.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105               | D v -> Y ^     | AOI22X1  | 0.347 | 0.370 |   4.558 |    1.902 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.321 | 0.157 |   4.715 |    2.059 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.111 | 0.243 |   4.958 |    2.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.060 | 0.731 |   5.689 |    3.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163               | B ^ -> Y v     | MUX2X1   | 0.383 | 0.146 |   5.836 |    3.180 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | D v            | DFFPOSX1 | 0.383 | 0.000 |   5.836 |    3.180 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.756 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    2.893 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    3.211 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.309 |   0.863 |    3.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.323 | 0.014 |   0.878 |    3.534 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.878
- Setup                         4.571
+ Phase Shift                   7.000
= Required Time                 3.307
- Arrival Time                  5.827
= Slack Time                   -2.520
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.420 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.283 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.965 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |   -0.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.821 | 0.795 |   3.258 |    0.738 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.006 | 0.930 |   4.188 |    1.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105               | D v -> Y ^     | AOI22X1  | 0.347 | 0.370 |   4.558 |    2.038 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.321 | 0.157 |   4.715 |    2.195 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.111 | 0.243 |   4.958 |    2.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.060 | 0.731 |   5.689 |    3.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197               | B ^ -> Y v     | MUX2X1   | 0.377 | 0.137 |   5.827 |    3.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | D v            | DFFPOSX1 | 0.377 | 0.000 |   5.827 |    3.307 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.620 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    2.756 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    3.074 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.309 |   0.863 |    3.383 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.323 | 0.014 |   0.878 |    3.397 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.875
- Setup                         4.568
+ Phase Shift                   7.000
= Required Time                 3.307
- Arrival Time                  5.797
= Slack Time                   -2.490
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.390 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.254 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.935 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.623 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |   -0.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.821 | 0.795 |   3.258 |    0.768 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.006 | 0.930 |   4.188 |    1.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.331 | 0.353 |   4.540 |    2.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.324 | 0.157 |   4.698 |    2.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X2    | 0.119 | 0.252 |   4.949 |    2.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 1.008 | 0.695 |   5.644 |    3.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B ^ -> Y v     | MUX2X1   | 0.371 | 0.152 |   5.797 |    3.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | D v            | DFFPOSX1 | 0.371 | 0.000 |   5.797 |    3.307 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.590 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.727 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    3.045 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |    3.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.314 | 0.009 |   0.875 |    3.365 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         4.557
+ Phase Shift                   7.000
= Required Time                 3.324
- Arrival Time                  5.774
= Slack Time                   -2.450
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.350 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.213 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.895 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.013 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    0.885 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    1.773 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | AOI22X1  | 0.356 | 0.305 |   4.528 |    2.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | A ^ -> Y v     | AOI21X1  | 0.299 | 0.157 |   4.685 |    2.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X2    | 0.110 | 0.227 |   4.912 |    2.462 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.042 | 0.717 |   5.629 |    3.179 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | B ^ -> Y v     | MUX2X1   | 0.375 | 0.145 |   5.774 |    3.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.375 | 0.000 |   5.774 |    3.324 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.550 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.686 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    3.005 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.312 | 0.317 |   0.872 |    3.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.320 | 0.010 |   0.882 |    3.332 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
- Setup                         4.540
+ Phase Shift                   7.000
= Required Time                 3.356
- Arrival Time                  5.774
= Slack Time                   -2.418
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.318 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.181 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.863 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    0.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    1.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | AOI22X1  | 0.356 | 0.305 |   4.528 |    2.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | A ^ -> Y v     | AOI21X1  | 0.299 | 0.157 |   4.685 |    2.267 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X2    | 0.110 | 0.227 |   4.912 |    2.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.042 | 0.717 |   5.629 |    3.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169               | B ^ -> Y v     | MUX2X1   | 0.378 | 0.145 |   5.774 |    3.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.378 | 0.000 |   5.774 |    3.356 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.518 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.654 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.972 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.312 | 0.317 |   0.872 |    3.290 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.327 | 0.024 |   0.896 |    3.314 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
- Setup                         4.507
+ Phase Shift                   7.000
= Required Time                 3.390
- Arrival Time                  5.794
= Slack Time                   -2.403
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.303 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.167 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.849 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.821 | 0.795 |   3.258 |    0.855 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.006 | 0.930 |   4.188 |    1.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.331 | 0.353 |   4.540 |    2.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.324 | 0.157 |   4.698 |    2.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X2    | 0.119 | 0.252 |   4.949 |    2.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 1.008 | 0.695 |   5.644 |    3.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216               | B ^ -> Y v     | MUX2X1   | 0.372 | 0.149 |   5.793 |    3.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | D v            | DFFPOSX1 | 0.372 | 0.000 |   5.794 |    3.390 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.503 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.640 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.958 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |    3.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.319 | 0.031 |   0.897 |    3.300 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
- Setup                         4.448
+ Phase Shift                   7.000
= Required Time                 3.439
- Arrival Time                  5.828
= Slack Time                   -2.389
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.289 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.153 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.835 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.821 | 0.795 |   3.258 |    0.868 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.006 | 0.930 |   4.188 |    1.798 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105               | D v -> Y ^     | AOI22X1  | 0.347 | 0.370 |   4.558 |    2.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.321 | 0.157 |   4.715 |    2.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.111 | 0.243 |   4.958 |    2.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.060 | 0.731 |   5.689 |    3.300 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272               | B ^ -> Y v     | MUX2X1   | 0.379 | 0.139 |   5.828 |    3.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | D v            | DFFPOSX1 | 0.379 | 0.000 |   5.828 |    3.439 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.489 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.626 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.944 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.318 | 0.311 |   0.866 |    3.255 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.333 | 0.022 |   0.887 |    3.277 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
- Setup                         4.504
+ Phase Shift                   7.000
= Required Time                 3.393
- Arrival Time                  5.748
= Slack Time                   -2.355
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.255 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.118 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.800 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    0.980 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    1.868 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | B v -> Y ^     | AOI22X1  | 0.355 | 0.280 |   4.503 |    2.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.314 | 0.152 |   4.656 |    2.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | A v -> Y v     | OR2X2    | 0.110 | 0.241 |   4.897 |    2.542 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 0.990 | 0.684 |   5.581 |    3.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188               | B ^ -> Y v     | MUX2X1   | 0.377 | 0.166 |   5.747 |    3.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D v            | DFFPOSX1 | 0.377 | 0.001 |   5.748 |    3.393 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.455 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    2.591 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.910 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.312 | 0.317 |   0.872 |    3.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.327 | 0.025 |   0.897 |    3.252 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
- Setup                         4.394
+ Phase Shift                   7.000
= Required Time                 3.504
- Arrival Time                  5.823
= Slack Time                   -2.319
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.219 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.083 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.764 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.453 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.821 | 0.795 |   3.258 |    0.939 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.006 | 0.930 |   4.188 |    1.869 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105               | D v -> Y ^     | AOI22X1  | 0.347 | 0.370 |   4.558 |    2.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.321 | 0.157 |   4.715 |    2.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.111 | 0.243 |   4.958 |    2.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.060 | 0.731 |   5.689 |    3.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214               | B ^ -> Y v     | MUX2X1   | 0.377 | 0.133 |   5.823 |    3.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | D v            | DFFPOSX1 | 0.377 | 0.000 |   5.823 |    3.504 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.419 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.556 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.874 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.318 | 0.311 |   0.866 |    3.185 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.335 | 0.032 |   0.898 |    3.217 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
- Setup                         4.391
+ Phase Shift                   7.000
= Required Time                 3.507
- Arrival Time                  5.822
= Slack Time                   -2.315
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.215 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.079 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.761 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.449 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.821 | 0.795 |   3.258 |    0.943 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.006 | 0.930 |   4.188 |    1.873 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105               | D v -> Y ^     | AOI22X1  | 0.347 | 0.370 |   4.558 |    2.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.321 | 0.157 |   4.715 |    2.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X2    | 0.111 | 0.243 |   4.958 |    2.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.060 | 0.731 |   5.689 |    3.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180               | B ^ -> Y v     | MUX2X1   | 0.377 | 0.132 |   5.822 |    3.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D v            | DFFPOSX1 | 0.377 | 0.000 |   5.822 |    3.507 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.415 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.552 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.870 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.318 | 0.311 |   0.866 |    3.181 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.335 | 0.032 |   0.898 |    3.213 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.879
- Setup                         4.406
+ Phase Shift                   7.000
= Required Time                 3.472
- Arrival Time                  5.788
= Slack Time                   -2.315
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.215 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.079 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.760 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.449 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.821 | 0.795 |   3.258 |    0.943 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.006 | 0.930 |   4.188 |    1.873 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.331 | 0.353 |   4.540 |    2.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.324 | 0.157 |   4.698 |    2.383 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X2    | 0.119 | 0.252 |   4.949 |    2.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 1.008 | 0.695 |   5.644 |    3.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275               | B ^ -> Y v     | MUX2X1   | 0.364 | 0.143 |   5.787 |    3.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | D v            | DFFPOSX1 | 0.364 | 0.000 |   5.788 |    3.472 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.415 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.552 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.870 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |    3.181 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.315 | 0.013 |   0.878 |    3.194 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         4.391
+ Phase Shift                   7.000
= Required Time                 3.485
- Arrival Time                  5.784
= Slack Time                   -2.299
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.199 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.063 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.745 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.821 | 0.795 |   3.258 |    0.958 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.006 | 0.930 |   4.188 |    1.888 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.331 | 0.353 |   4.540 |    2.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.324 | 0.157 |   4.698 |    2.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X2    | 0.119 | 0.252 |   4.949 |    2.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 1.008 | 0.695 |   5.644 |    3.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251               | B ^ -> Y v     | MUX2X1   | 0.363 | 0.139 |   5.784 |    3.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | D v            | DFFPOSX1 | 0.363 | 0.000 |   5.784 |    3.485 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.399 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.536 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.854 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |    3.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.315 | 0.010 |   0.876 |    3.175 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
- Setup                         4.406
+ Phase Shift                   7.000
= Required Time                 3.492
- Arrival Time                  5.787
= Slack Time                   -2.296
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.196 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.059 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.741 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.821 | 0.795 |   3.258 |    0.962 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.006 | 0.930 |   4.188 |    1.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.331 | 0.353 |   4.540 |    2.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.324 | 0.157 |   4.698 |    2.402 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X2    | 0.119 | 0.252 |   4.949 |    2.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 1.008 | 0.695 |   5.644 |    3.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148               | B ^ -> Y v     | MUX2X1   | 0.367 | 0.142 |   5.787 |    3.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | D v            | DFFPOSX1 | 0.367 | 0.000 |   5.787 |    3.492 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.396 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.532 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.851 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |    3.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.319 | 0.031 |   0.897 |    3.193 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
- Setup                         4.423
+ Phase Shift                   7.000
= Required Time                 3.474
- Arrival Time                  5.767
= Slack Time                   -2.294
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.194 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.057 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.739 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    1.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    1.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | AOI22X1  | 0.356 | 0.305 |   4.528 |    2.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | A ^ -> Y v     | AOI21X1  | 0.299 | 0.157 |   4.685 |    2.391 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X2    | 0.110 | 0.227 |   4.912 |    2.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.042 | 0.717 |   5.629 |    3.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | B ^ -> Y v     | MUX2X1   | 0.373 | 0.138 |   5.767 |    3.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.373 | 0.000 |   5.767 |    3.474 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.394 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.530 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.849 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.312 | 0.317 |   0.872 |    3.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.327 | 0.024 |   0.896 |    3.190 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
- Setup                         4.405
+ Phase Shift                   7.000
= Required Time                 3.489
- Arrival Time                  5.764
= Slack Time                   -2.275
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.175 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.038 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.720 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    1.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    1.948 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | AOI22X1  | 0.357 | 0.313 |   4.536 |    2.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | AOI21X1  | 0.300 | 0.143 |   4.679 |    2.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y v     | OR2X1    | 0.145 | 0.235 |   4.914 |    2.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 1.010 | 0.705 |   5.619 |    3.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | B ^ -> Y v     | MUX2X1   | 0.373 | 0.145 |   5.764 |    3.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.373 | 0.000 |   5.764 |    3.489 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.375 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    2.511 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.829 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.309 |   0.863 |    3.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.329 | 0.030 |   0.894 |    3.168 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.868
- Setup                         4.378
+ Phase Shift                   7.000
= Required Time                 3.490
- Arrival Time                  5.763
= Slack Time                   -2.273
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.173 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.037 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.719 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.190 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    1.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    1.949 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | AOI22X1  | 0.356 | 0.305 |   4.528 |    2.255 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | A ^ -> Y v     | AOI21X1  | 0.299 | 0.157 |   4.685 |    2.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X2    | 0.110 | 0.227 |   4.912 |    2.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.042 | 0.717 |   5.629 |    3.355 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136               | B ^ -> Y v     | MUX2X1   | 0.377 | 0.134 |   5.763 |    3.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.377 | 0.000 |   5.763 |    3.490 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.373 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    2.510 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.828 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.316 | 0.297 |   0.852 |    3.125 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.336 | 0.016 |   0.868 |    3.141 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         4.374
+ Phase Shift                   7.000
= Required Time                 3.506
- Arrival Time                  5.777
= Slack Time                   -2.271
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.171 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.035 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.716 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.192 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    1.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    1.952 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | AOI22X1  | 0.356 | 0.305 |   4.528 |    2.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | A ^ -> Y v     | AOI21X1  | 0.299 | 0.157 |   4.685 |    2.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X2    | 0.110 | 0.227 |   4.912 |    2.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.042 | 0.717 |   5.629 |    3.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | B ^ -> Y v     | MUX2X1   | 0.376 | 0.148 |   5.777 |    3.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.376 | 0.000 |   5.777 |    3.506 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.371 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.508 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.826 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.319 | 0.314 |   0.868 |    3.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.012 |   0.880 |    3.151 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
- Setup                         4.380
+ Phase Shift                   7.000
= Required Time                 3.515
- Arrival Time                  5.766
= Slack Time                   -2.251
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.151 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.014 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.696 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    1.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    1.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122               | B v -> Y ^     | AOI22X1  | 0.345 | 0.304 |   4.527 |    2.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | A ^ -> Y v     | AOI21X1  | 0.308 | 0.161 |   4.688 |    2.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.148 | 0.233 |   4.921 |    2.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 1.009 | 0.704 |   5.625 |    3.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193               | B ^ -> Y v     | MUX2X1   | 0.372 | 0.140 |   5.765 |    3.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | D v            | DFFPOSX1 | 0.372 | 0.000 |   5.766 |    3.515 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.351 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    2.487 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.805 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.309 |   0.863 |    3.114 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.329 | 0.032 |   0.895 |    3.146 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.878
- Setup                         4.327
+ Phase Shift                   7.000
= Required Time                 3.551
- Arrival Time                  5.791
= Slack Time                   -2.240
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.140 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -2.003 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.685 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.821 | 0.795 |   3.258 |    1.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.006 | 0.930 |   4.188 |    1.948 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.331 | 0.353 |   4.540 |    2.300 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.324 | 0.157 |   4.698 |    2.458 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X2    | 0.119 | 0.252 |   4.949 |    2.710 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 1.008 | 0.695 |   5.644 |    3.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199               | B ^ -> Y v     | MUX2X1   | 0.366 | 0.146 |   5.791 |    3.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | D v            | DFFPOSX1 | 0.366 | 0.000 |   5.791 |    3.551 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.340 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.476 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.795 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.309 |   0.863 |    3.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.323 | 0.014 |   0.878 |    3.118 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
- Setup                         4.365
+ Phase Shift                   7.000
= Required Time                 3.530
- Arrival Time                  5.764
= Slack Time                   -2.234
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.134 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -1.998 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.679 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.368 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.367 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    1.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    1.989 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | AOI22X1  | 0.356 | 0.305 |   4.528 |    2.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | A ^ -> Y v     | AOI21X1  | 0.299 | 0.157 |   4.685 |    2.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X2    | 0.110 | 0.227 |   4.912 |    2.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.042 | 0.717 |   5.629 |    3.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220               | B ^ -> Y v     | MUX2X1   | 0.370 | 0.135 |   5.764 |    3.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.370 | 0.000 |   5.764 |    3.530 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.334 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.471 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.789 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.312 | 0.317 |   0.872 |    3.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.326 | 0.023 |   0.895 |    3.129 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
- Setup                         4.348
+ Phase Shift                   7.000
= Required Time                 3.550
- Arrival Time                  5.779
= Slack Time                   -2.229
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.129 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -1.993 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.675 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.363 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.821 | 0.795 |   3.258 |    1.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.006 | 0.930 |   4.188 |    1.958 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.331 | 0.353 |   4.540 |    2.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.324 | 0.157 |   4.698 |    2.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X2    | 0.119 | 0.252 |   4.949 |    2.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 1.008 | 0.695 |   5.644 |    3.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182               | B ^ -> Y v     | MUX2X1   | 0.364 | 0.134 |   5.779 |    3.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | D v            | DFFPOSX1 | 0.364 | 0.000 |   5.779 |    3.550 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.329 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.466 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.784 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |    3.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.319 | 0.032 |   0.898 |    3.127 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
- Setup                         4.344
+ Phase Shift                   7.000
= Required Time                 3.553
- Arrival Time                  5.760
= Slack Time                   -2.207
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.107 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -1.970 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.652 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.341 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    1.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    2.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | AOI22X1  | 0.357 | 0.313 |   4.536 |    2.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | AOI21X1  | 0.300 | 0.143 |   4.679 |    2.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y v     | OR2X1    | 0.145 | 0.235 |   4.914 |    2.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 1.010 | 0.705 |   5.619 |    3.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B ^ -> Y v     | MUX2X1   | 0.369 | 0.140 |   5.759 |    3.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.369 | 0.000 |   5.760 |    3.553 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.307 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.443 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.762 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.312 | 0.317 |   0.872 |    3.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.327 | 0.025 |   0.897 |    3.104 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
- Setup                         4.298
+ Phase Shift                   7.000
= Required Time                 3.606
- Arrival Time                  5.779
= Slack Time                   -2.172
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.072 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -1.936 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.618 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.306 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    1.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    2.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | AOI22X1  | 0.356 | 0.305 |   4.528 |    2.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | A ^ -> Y v     | AOI21X1  | 0.299 | 0.157 |   4.685 |    2.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X2    | 0.110 | 0.227 |   4.912 |    2.740 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.042 | 0.717 |   5.629 |    3.456 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | B ^ -> Y v     | MUX2X1   | 0.384 | 0.150 |   5.778 |    3.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.384 | 0.000 |   5.779 |    3.606 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.272 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    2.409 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.727 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.316 | 0.297 |   0.852 |    3.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.350 | 0.052 |   0.904 |    3.076 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
- Setup                         4.302
+ Phase Shift                   7.000
= Required Time                 3.587
- Arrival Time                  5.757
= Slack Time                   -2.170
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.070 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -1.933 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.615 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    1.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    2.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | AOI22X1  | 0.357 | 0.313 |   4.536 |    2.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | AOI21X1  | 0.300 | 0.143 |   4.679 |    2.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y v     | OR2X1    | 0.145 | 0.235 |   4.914 |    2.744 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 1.010 | 0.705 |   5.619 |    3.449 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | B ^ -> Y v     | MUX2X1   | 0.368 | 0.138 |   5.757 |    3.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.368 | 0.000 |   5.757 |    3.587 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.270 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    2.406 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.725 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.309 |   0.863 |    3.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.328 | 0.025 |   0.889 |    3.059 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
- Setup                         4.231
+ Phase Shift                   7.000
= Required Time                 3.653
- Arrival Time                  5.789
= Slack Time                   -2.135
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.035 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -1.899 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.581 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.821 | 0.795 |   3.258 |    1.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.006 | 0.930 |   4.188 |    2.052 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.331 | 0.353 |   4.540 |    2.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.324 | 0.157 |   4.698 |    2.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X2    | 0.119 | 0.252 |   4.949 |    2.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 1.008 | 0.695 |   5.644 |    3.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165               | B ^ -> Y v     | MUX2X1   | 0.363 | 0.144 |   5.788 |    3.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | D v            | DFFPOSX1 | 0.363 | 0.000 |   5.789 |    3.653 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.235 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    2.372 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.690 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.309 |   0.863 |    2.999 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.327 | 0.021 |   0.885 |    3.020 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
- Setup                         4.270
+ Phase Shift                   7.000
= Required Time                 3.624
- Arrival Time                  5.758
= Slack Time                   -2.134
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.034 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -1.897 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.579 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.267 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    1.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    2.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122               | B v -> Y ^     | AOI22X1  | 0.345 | 0.304 |   4.527 |    2.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | A ^ -> Y v     | AOI21X1  | 0.308 | 0.161 |   4.688 |    2.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.148 | 0.233 |   4.921 |    2.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 1.009 | 0.704 |   5.625 |    3.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159               | B ^ -> Y v     | MUX2X1   | 0.367 | 0.133 |   5.758 |    3.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | D v            | DFFPOSX1 | 0.367 | 0.000 |   5.758 |    3.624 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.234 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.370 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.688 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.309 |   0.863 |    2.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.329 | 0.031 |   0.895 |    3.028 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
- Setup                         4.247
+ Phase Shift                   7.000
= Required Time                 3.648
- Arrival Time                  5.751
= Slack Time                   -2.103
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.003 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -1.866 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.548 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.360 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    1.232 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    2.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | AOI22X1  | 0.357 | 0.313 |   4.536 |    2.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | AOI21X1  | 0.300 | 0.143 |   4.679 |    2.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y v     | OR2X1    | 0.145 | 0.235 |   4.914 |    2.811 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 1.010 | 0.705 |   5.619 |    3.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174               | B ^ -> Y v     | MUX2X1   | 0.366 | 0.132 |   5.751 |    3.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.366 | 0.000 |   5.751 |    3.648 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.203 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.339 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.658 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.309 |   0.863 |    2.966 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.329 | 0.032 |   0.895 |    2.998 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
- Setup                         4.246
+ Phase Shift                   7.000
= Required Time                 3.631
- Arrival Time                  5.719
= Slack Time                   -2.088
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.988 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -1.851 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.533 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.222 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    1.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    2.135 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | B v -> Y ^     | AOI22X1  | 0.355 | 0.280 |   4.503 |    2.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.314 | 0.152 |   4.656 |    2.568 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | A v -> Y v     | OR2X2    | 0.110 | 0.241 |   4.897 |    2.809 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 0.990 | 0.684 |   5.581 |    3.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | B ^ -> Y v     | MUX2X1   | 0.356 | 0.138 |   5.719 |    3.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D v            | DFFPOSX1 | 0.356 | 0.000 |   5.719 |    3.631 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.188 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.324 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.642 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |    2.954 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.315 | 0.011 |   0.877 |    2.965 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
- Setup                         4.226
+ Phase Shift                   7.000
= Required Time                 3.668
- Arrival Time                  5.750
= Slack Time                   -2.082
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.982 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -1.846 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.528 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.216 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.381 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    1.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    2.141 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | AOI22X1  | 0.357 | 0.313 |   4.536 |    2.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | AOI21X1  | 0.300 | 0.143 |   4.679 |    2.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y v     | OR2X1    | 0.145 | 0.235 |   4.914 |    2.832 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 1.010 | 0.705 |   5.619 |    3.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226               | B ^ -> Y v     | MUX2X1   | 0.364 | 0.131 |   5.750 |    3.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.364 | 0.000 |   5.750 |    3.668 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.182 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.319 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.637 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.309 |   0.863 |    2.946 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.329 | 0.030 |   0.894 |    2.976 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
- Setup                         4.172
+ Phase Shift                   7.000
= Required Time                 3.716
- Arrival Time                  5.789
= Slack Time                   -2.072
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.972 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -1.836 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.518 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.206 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.391 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.821 | 0.795 |   3.258 |    1.185 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.006 | 0.930 |   4.188 |    2.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115               | D v -> Y ^     | AOI22X1  | 0.363 | 0.396 |   4.584 |    2.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117               | A ^ -> Y v     | AOI21X1  | 0.285 | 0.148 |   4.731 |    2.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118               | B v -> Y v     | OR2X1    | 0.147 | 0.232 |   4.963 |    2.891 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | B v -> Y ^     | MUX2X1   | 0.959 | 0.673 |   5.636 |    3.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195               | B ^ -> Y v     | MUX2X1   | 0.365 | 0.153 |   5.788 |    3.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | D v            | DFFPOSX1 | 0.365 | 0.001 |   5.789 |    3.716 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.172 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    2.309 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.627 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.318 | 0.311 |   0.866 |    2.938 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.333 | 0.023 |   0.889 |    2.961 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         4.193
+ Phase Shift                   7.000
= Required Time                 3.700
- Arrival Time                  5.762
= Slack Time                   -2.062
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.962 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -1.825 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.507 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.195 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    1.273 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    2.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122               | B v -> Y ^     | AOI22X1  | 0.345 | 0.304 |   4.527 |    2.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | A ^ -> Y v     | AOI21X1  | 0.308 | 0.161 |   4.688 |    2.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.148 | 0.233 |   4.921 |    2.859 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 1.009 | 0.704 |   5.625 |    3.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266               | B ^ -> Y v     | MUX2X1   | 0.367 | 0.137 |   5.761 |    3.700 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | D v            | DFFPOSX1 | 0.367 | 0.000 |   5.762 |    3.700 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.162 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    2.298 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.617 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.318 | 0.311 |   0.866 |    2.928 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.334 | 0.027 |   0.893 |    2.955 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
- Setup                         4.224
+ Phase Shift                   7.000
= Required Time                 3.672
- Arrival Time                  5.728
= Slack Time                   -2.056
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.956 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -1.819 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.501 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.190 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.189 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    1.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    2.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | B v -> Y ^     | AOI22X1  | 0.355 | 0.280 |   4.503 |    2.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.314 | 0.152 |   4.656 |    2.600 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | A v -> Y v     | OR2X2    | 0.110 | 0.241 |   4.897 |    2.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 0.990 | 0.684 |   5.581 |    3.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222               | B ^ -> Y v     | MUX2X1   | 0.363 | 0.146 |   5.728 |    3.672 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D v            | DFFPOSX1 | 0.363 | 0.000 |   5.728 |    3.672 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.156 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.292 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.610 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.312 | 0.317 |   0.872 |    2.927 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.327 | 0.024 |   0.896 |    2.952 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         4.142
+ Phase Shift                   7.000
= Required Time                 3.751
- Arrival Time                  5.755
= Slack Time                   -2.004
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.904 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -1.768 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.450 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    1.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    2.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122               | B v -> Y ^     | AOI22X1  | 0.345 | 0.304 |   4.527 |    2.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | A ^ -> Y v     | AOI21X1  | 0.308 | 0.161 |   4.688 |    2.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.148 | 0.233 |   4.921 |    2.917 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 1.009 | 0.704 |   5.625 |    3.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228               | B ^ -> Y v     | MUX2X1   | 0.364 | 0.130 |   5.755 |    3.751 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | D v            | DFFPOSX1 | 0.364 | 0.000 |   5.755 |    3.751 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.104 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    2.241 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.559 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.318 | 0.311 |   0.866 |    2.870 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.334 | 0.027 |   0.893 |    2.897 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
- Setup                         4.118
+ Phase Shift                   7.000
= Required Time                 3.773
- Arrival Time                  5.769
= Slack Time                   -1.996
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.896 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -1.760 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.442 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.131 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.129 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.467 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    1.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    2.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | AOI22X1  | 0.357 | 0.313 |   4.536 |    2.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | AOI21X1  | 0.300 | 0.143 |   4.679 |    2.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y v     | OR2X1    | 0.145 | 0.235 |   4.914 |    2.917 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 1.010 | 0.705 |   5.619 |    3.622 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140               | B ^ -> Y v     | MUX2X1   | 0.376 | 0.150 |   5.769 |    3.772 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.376 | 0.001 |   5.769 |    3.773 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.096 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.233 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.551 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.327 | 0.314 |   0.869 |    2.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.352 | 0.022 |   0.891 |    2.887 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
- Setup                         4.062
+ Phase Shift                   7.000
= Required Time                 3.834
- Arrival Time                  5.784
= Slack Time                   -1.950
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.850 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -1.713 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.395 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.821 | 0.795 |   3.258 |    1.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.006 | 0.930 |   4.188 |    2.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115               | D v -> Y ^     | AOI22X1  | 0.363 | 0.396 |   4.584 |    2.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117               | A ^ -> Y v     | AOI21X1  | 0.285 | 0.148 |   4.731 |    2.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118               | B v -> Y v     | OR2X1    | 0.147 | 0.232 |   4.963 |    3.013 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | B v -> Y ^     | MUX2X1   | 0.959 | 0.673 |   5.636 |    3.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144               | B ^ -> Y v     | MUX2X1   | 0.361 | 0.148 |   5.784 |    3.834 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | D v            | DFFPOSX1 | 0.361 | 0.000 |   5.784 |    3.834 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.050 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.186 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.505 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.318 | 0.311 |   0.866 |    2.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.335 | 0.031 |   0.897 |    2.847 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
- Setup                         4.038
+ Phase Shift                   7.000
= Required Time                 3.857
- Arrival Time                  5.765
= Slack Time                   -1.908
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.808 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -1.671 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.353 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.042 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.920 | 0.872 |   3.335 |    1.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.935 | 0.888 |   4.223 |    2.315 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | AOI22X1  | 0.357 | 0.313 |   4.536 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | AOI21X1  | 0.300 | 0.143 |   4.679 |    2.771 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A v -> Y v     | OR2X1    | 0.145 | 0.235 |   4.914 |    3.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 1.010 | 0.705 |   5.619 |    3.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | B ^ -> Y v     | MUX2X1   | 0.374 | 0.146 |   5.765 |    3.857 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.374 | 0.001 |   5.765 |    3.857 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.008 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.144 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.463 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.327 | 0.314 |   0.869 |    2.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.355 | 0.026 |   0.895 |    2.803 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         4.004
+ Phase Shift                   7.000
= Required Time                 3.886
- Arrival Time                  5.772
= Slack Time                   -1.886
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.786 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -1.649 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.331 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.019 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.821 | 0.795 |   3.258 |    1.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.006 | 0.930 |   4.188 |    2.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115               | D v -> Y ^     | AOI22X1  | 0.363 | 0.396 |   4.584 |    2.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117               | A ^ -> Y v     | AOI21X1  | 0.285 | 0.148 |   4.731 |    2.845 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118               | B v -> Y v     | OR2X1    | 0.147 | 0.232 |   4.963 |    3.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | B v -> Y ^     | MUX2X1   | 0.959 | 0.673 |   5.636 |    3.750 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161               | B ^ -> Y v     | MUX2X1   | 0.354 | 0.136 |   5.772 |    3.886 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D v            | DFFPOSX1 | 0.354 | 0.000 |   5.772 |    3.886 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.986 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.237 |    2.122 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.441 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.312 | 0.309 |   0.863 |    2.749 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.328 | 0.027 |   0.890 |    2.776 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
- Setup                         3.985
+ Phase Shift                   7.000
= Required Time                 3.903
- Arrival Time                  5.775
= Slack Time                   -1.872
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.772 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |   -1.635 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |   -1.317 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.307 | 0.311 |   0.866 |   -1.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.672 | 1.001 |   1.867 |   -0.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.642 | 0.596 |   2.463 |    0.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.821 | 0.795 |   3.258 |    1.386 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.006 | 0.930 |   4.188 |    2.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115               | D v -> Y ^     | AOI22X1  | 0.363 | 0.396 |   4.584 |    2.712 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117               | A ^ -> Y v     | AOI21X1  | 0.285 | 0.148 |   4.731 |    2.860 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118               | B v -> Y v     | OR2X1    | 0.147 | 0.232 |   4.963 |    3.091 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | B v -> Y ^     | MUX2X1   | 0.959 | 0.673 |   5.636 |    3.764 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269               | B ^ -> Y v     | MUX2X1   | 0.356 | 0.139 |   5.775 |    3.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | D v            | DFFPOSX1 | 0.356 | 0.000 |   5.775 |    3.903 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.972 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.137 |   0.236 |    2.108 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.394 | 0.318 |   0.555 |    2.426 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.318 | 0.311 |   0.866 |    2.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.334 | 0.023 |   0.888 |    2.760 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

