{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1433816701858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433816701863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  8 22:25:01 2015 " "Processing started: Mon Jun  8 22:25:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433816701863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1433816701863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_Nano -c DE0_Nano " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Nano -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1433816701865 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1433816702674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC " "Found entity 1: DE0_Nano_SOPC" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433816702969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433816702969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232/Altera_UP_RS232_Out_Serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232/Altera_UP_RS232_Out_Serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_RS232_Out_Serializer " "Found entity 1: Altera_UP_RS232_Out_Serializer" {  } { { "RS232/Altera_UP_RS232_Out_Serializer.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/RS232/Altera_UP_RS232_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433816702974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433816702974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232/Altera_UP_RS232_In_Deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232/Altera_UP_RS232_In_Deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_RS232_In_Deserializer " "Found entity 1: Altera_UP_RS232_In_Deserializer" {  } { { "RS232/Altera_UP_RS232_In_Deserializer.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/RS232/Altera_UP_RS232_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433816702977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433816702977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232/Altera_UP_RS232_Counters.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232/Altera_UP_RS232_Counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_RS232_Counters " "Found entity 1: Altera_UP_RS232_Counters" {  } { { "RS232/Altera_UP_RS232_Counters.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/RS232/Altera_UP_RS232_Counters.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433816702980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433816702980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232/Altera_UP_Avalon_RS232.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232/Altera_UP_Avalon_RS232.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Avalon_RS232 " "Found entity 1: Altera_UP_Avalon_RS232" {  } { { "RS232/Altera_UP_Avalon_RS232.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/RS232/Altera_UP_Avalon_RS232.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433816702985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433816702985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232/Altera_UP_SYNC_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232/Altera_UP_SYNC_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "RS232/Altera_UP_SYNC_FIFO.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/RS232/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433816702988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433816702988 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction power_management.v(18) " "Verilog HDL syntax error at power_management.v(18) near text \")\";  expecting a direction" {  } { { "power_management/power_management.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/power_management/power_management.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1433816702991 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "power_management.v(25) " "Verilog HDL information at power_management.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "power_management/power_management.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/power_management/power_management.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1433816702992 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "power_management power_management.v(10) " "Ignored design unit \"power_management\" at power_management.v(10) due to previous errors" {  } { { "power_management/power_management.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/power_management/power_management.v" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1433816702992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "power_management/power_management.v 0 0 " "Found 0 design units, including 0 entities, in source file power_management/power_management.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433816702993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "power_management/global_disable.v 1 1 " "Found 1 design units, including 1 entities, in source file power_management/global_disable.v" { { "Info" "ISGN_ENTITY_NAME" "1 global_disable " "Found entity 1: global_disable" {  } { { "power_management/global_disable.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/power_management/global_disable.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433816702995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433816702995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano " "Found entity 1: DE0_Nano" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433816702999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433816702999 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "610 " "Peak virtual memory: 610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433816703213 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun  8 22:25:03 2015 " "Processing ended: Mon Jun  8 22:25:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433816703213 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433816703213 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433816703213 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433816703213 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433816704029 ""}
