* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Sep 5 2020 21:47:36

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : vga_controller.v_counter_RNO_0Z0Z_9_cascade_
T_4_3_wire_logic_cluster/lc_1/ltout
T_4_3_wire_logic_cluster/lc_2/in_2

End 

Net : vga_controller.un1_v_counter_8_cry_8
T_4_3_wire_logic_cluster/lc_0/cout
T_4_3_wire_logic_cluster/lc_1/in_3

End 

Net : vga_controller.h_counter11
T_5_3_wire_logic_cluster/lc_4/out
T_4_2_lc_trk_g2_4
T_4_2_input_2_0
T_4_2_wire_logic_cluster/lc_0/in_2

T_5_3_wire_logic_cluster/lc_4/out
T_4_2_lc_trk_g3_4
T_4_2_wire_logic_cluster/lc_0/in_3

T_5_3_wire_logic_cluster/lc_4/out
T_5_0_span12_vert_12
T_5_5_lc_trk_g2_4
T_5_5_input_2_0
T_5_5_wire_logic_cluster/lc_0/in_2

T_5_3_wire_logic_cluster/lc_4/out
T_5_2_lc_trk_g1_4
T_5_2_wire_logic_cluster/lc_1/in_0

T_5_3_wire_logic_cluster/lc_4/out
T_5_2_lc_trk_g1_4
T_5_2_wire_logic_cluster/lc_3/in_0

T_5_3_wire_logic_cluster/lc_4/out
T_6_4_lc_trk_g3_4
T_6_4_wire_logic_cluster/lc_2/in_1

T_5_3_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g1_4
T_6_3_wire_logic_cluster/lc_2/in_3

T_5_3_wire_logic_cluster/lc_4/out
T_5_2_lc_trk_g1_4
T_5_2_wire_logic_cluster/lc_6/in_3

T_5_3_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g3_4
T_4_3_wire_logic_cluster/lc_2/in_3

T_5_3_wire_logic_cluster/lc_4/out
T_6_4_lc_trk_g2_4
T_6_4_wire_logic_cluster/lc_7/in_3

End 

Net : vga_controller.h_counter_fastZ0Z_5
T_6_4_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g3_2
T_6_4_wire_logic_cluster/lc_4/in_1

T_6_4_wire_logic_cluster/lc_2/out
T_7_4_lc_trk_g0_2
T_7_4_wire_logic_cluster/lc_5/in_3

T_6_4_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g3_2
T_6_4_wire_logic_cluster/lc_5/in_0

End 

Net : vga_controller.h_counter_fastZ0Z_4
T_6_4_wire_logic_cluster/lc_1/out
T_6_3_lc_trk_g1_1
T_6_3_wire_logic_cluster/lc_5/in_1

T_6_4_wire_logic_cluster/lc_1/out
T_6_3_lc_trk_g1_1
T_6_3_wire_logic_cluster/lc_3/in_3

T_6_4_wire_logic_cluster/lc_1/out
T_6_4_lc_trk_g3_1
T_6_4_wire_logic_cluster/lc_5/in_3

End 

Net : vga_controller.h_counter11_0_a2_0
T_6_4_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g2_4
T_5_3_wire_logic_cluster/lc_4/in_0

End 

Net : vga_controller.h_counter11_0_a2_1_0
T_6_3_wire_logic_cluster/lc_5/out
T_5_3_lc_trk_g2_5
T_5_3_wire_logic_cluster/lc_4/in_3

End 

Net : vga_controller.h_counter_fastZ0Z_7
T_6_4_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g3_3
T_6_4_wire_logic_cluster/lc_4/in_0

T_6_4_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g0_3
T_6_4_input_2_5
T_6_4_wire_logic_cluster/lc_5/in_2

End 

Net : vga_controller.h_counter_fastZ0Z_8
T_5_3_wire_logic_cluster/lc_5/out
T_6_3_lc_trk_g1_5
T_6_3_wire_logic_cluster/lc_5/in_3

T_5_3_wire_logic_cluster/lc_5/out
T_6_3_lc_trk_g1_5
T_6_3_wire_logic_cluster/lc_3/in_1

End 

Net : vga_controller.x_pos_9
T_5_5_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g2_0
T_6_4_input_2_4
T_6_4_wire_logic_cluster/lc_4/in_2

T_5_5_wire_logic_cluster/lc_0/out
T_6_2_sp4_v_t_41
T_6_3_lc_trk_g2_1
T_6_3_wire_logic_cluster/lc_0/in_3

T_5_5_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g2_0
T_6_4_wire_logic_cluster/lc_5/in_1

T_5_5_wire_logic_cluster/lc_0/out
T_5_1_sp4_v_t_37
T_5_2_lc_trk_g2_5
T_5_2_wire_logic_cluster/lc_4/in_3

T_5_5_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g3_0
T_5_5_wire_logic_cluster/lc_0/in_1

T_5_5_wire_logic_cluster/lc_0/out
T_5_0_span12_vert_8
T_5_1_lc_trk_g3_0
T_5_1_wire_logic_cluster/lc_2/in_3

T_5_5_wire_logic_cluster/lc_0/out
T_6_1_sp4_v_t_36
T_6_2_lc_trk_g2_4
T_6_2_input_2_4
T_6_2_wire_logic_cluster/lc_4/in_2

End 

Net : vga_controller.un1_v_counter_8_cry_2
T_4_2_wire_logic_cluster/lc_2/cout
T_4_2_wire_logic_cluster/lc_3/in_3

Net : vga_controller.v_counter_RNO_0Z0Z_3
T_4_2_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g1_3
T_5_2_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_4_3_0_
T_4_3_wire_logic_cluster/carry_in_mux/cout
T_4_3_wire_logic_cluster/lc_0/in_3

Net : vga_controller.v_counter_RNO_0Z0Z_2
T_4_2_wire_logic_cluster/lc_2/out
T_5_2_lc_trk_g0_2
T_5_2_wire_logic_cluster/lc_1/in_3

End 

Net : vga_controller.un1_v_counter_8_cry_1
T_4_2_wire_logic_cluster/lc_1/cout
T_4_2_wire_logic_cluster/lc_2/in_3

Net : vga_controller.x_pos_0
T_4_3_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g0_6
T_5_3_wire_logic_cluster/lc_3/in_1

T_4_3_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g0_6
T_5_3_wire_logic_cluster/lc_6/in_0

T_4_3_wire_logic_cluster/lc_6/out
T_5_4_lc_trk_g3_6
T_5_4_wire_logic_cluster/lc_0/in_1

T_4_3_wire_logic_cluster/lc_6/out
T_4_3_lc_trk_g3_6
T_4_3_wire_logic_cluster/lc_6/in_3

T_4_3_wire_logic_cluster/lc_6/out
T_4_3_lc_trk_g3_6
T_4_3_wire_logic_cluster/lc_4/in_3

T_4_3_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g0_6
T_5_3_wire_logic_cluster/lc_7/in_3

End 

Net : vga_controller.x_pos_1
T_4_3_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g1_4
T_5_3_wire_logic_cluster/lc_3/in_0

T_4_3_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g0_4
T_5_3_input_2_6
T_5_3_wire_logic_cluster/lc_6/in_2

T_4_3_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g2_4
T_5_4_input_2_0
T_5_4_wire_logic_cluster/lc_0/in_2

T_4_3_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g1_4
T_4_3_wire_logic_cluster/lc_4/in_1

T_4_3_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g1_4
T_5_3_input_2_7
T_5_3_wire_logic_cluster/lc_7/in_2

End 

Net : vga_controller.x_pos_2
T_5_4_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g0_1
T_5_3_input_2_3
T_5_3_wire_logic_cluster/lc_3/in_2

T_5_4_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g0_1
T_5_3_wire_logic_cluster/lc_6/in_1

T_5_4_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g3_1
T_5_4_wire_logic_cluster/lc_1/in_1

T_5_4_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g0_1
T_5_3_wire_logic_cluster/lc_7/in_0

End 

Net : vga_controller.x_pos_3
T_5_4_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g0_2
T_5_3_wire_logic_cluster/lc_3/in_3

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g1_2
T_5_3_wire_logic_cluster/lc_6/in_3

T_5_4_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g1_2
T_5_4_wire_logic_cluster/lc_2/in_1

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g0_2
T_5_3_wire_logic_cluster/lc_7/in_1

End 

Net : vga_controller.un5_activelt8_0_4_cascade_
T_5_3_wire_logic_cluster/lc_3/ltout
T_5_3_wire_logic_cluster/lc_4/in_2

End 

Net : vga_controller.N_127
T_5_3_wire_logic_cluster/lc_6/out
T_6_3_lc_trk_g1_6
T_6_3_wire_logic_cluster/lc_0/in_1

T_5_3_wire_logic_cluster/lc_6/out
T_6_4_lc_trk_g3_6
T_6_4_wire_logic_cluster/lc_6/in_1

T_5_3_wire_logic_cluster/lc_6/out
T_6_2_lc_trk_g2_6
T_6_2_wire_logic_cluster/lc_2/in_0

End 

Net : vga_controller.N_130
T_6_3_wire_logic_cluster/lc_0/out
T_7_4_lc_trk_g3_0
T_7_4_wire_logic_cluster/lc_7/in_0

T_6_3_wire_logic_cluster/lc_0/out
T_6_3_lc_trk_g0_0
T_6_3_wire_logic_cluster/lc_7/in_1

End 

Net : un1_r_px20_0
T_7_4_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g0_7
T_7_3_wire_logic_cluster/lc_3/in_0

End 

Net : vga_controller.N_50
T_6_4_wire_logic_cluster/lc_6/out
T_7_4_lc_trk_g0_6
T_7_4_wire_logic_cluster/lc_7/in_1

T_6_4_wire_logic_cluster/lc_6/out
T_6_3_lc_trk_g0_6
T_6_3_wire_logic_cluster/lc_7/in_3

End 

Net : r_px20_i_0
T_6_3_wire_logic_cluster/lc_7/out
T_6_2_lc_trk_g1_7
T_6_2_wire_logic_cluster/lc_0/in_0

T_6_3_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g1_7
T_7_3_wire_logic_cluster/lc_3/in_3

T_6_3_wire_logic_cluster/lc_7/out
T_6_2_lc_trk_g1_7
T_6_2_wire_logic_cluster/lc_7/in_3

End 

Net : vga_controller.un1_v_counter_8_cry_6
T_4_2_wire_logic_cluster/lc_6/cout
T_4_2_wire_logic_cluster/lc_7/in_3

Net : vga_controller.un1_v_counter_8_cry_5
T_4_2_wire_logic_cluster/lc_5/cout
T_4_2_wire_logic_cluster/lc_6/in_3

Net : vga_controller.x_pos_6
T_5_4_wire_logic_cluster/lc_5/out
T_5_3_lc_trk_g0_5
T_5_3_wire_logic_cluster/lc_4/in_1

T_5_4_wire_logic_cluster/lc_5/out
T_6_3_lc_trk_g2_5
T_6_3_wire_logic_cluster/lc_4/in_3

T_5_4_wire_logic_cluster/lc_5/out
T_6_4_lc_trk_g0_5
T_6_4_wire_logic_cluster/lc_6/in_3

T_5_4_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g1_5
T_5_4_wire_logic_cluster/lc_5/in_1

T_5_4_wire_logic_cluster/lc_5/out
T_6_3_lc_trk_g2_5
T_6_3_wire_logic_cluster/lc_1/in_0

T_5_4_wire_logic_cluster/lc_5/out
T_6_4_sp4_h_l_10
T_7_4_lc_trk_g2_2
T_7_4_wire_logic_cluster/lc_7/in_3

T_5_4_wire_logic_cluster/lc_5/out
T_6_3_lc_trk_g2_5
T_6_3_wire_logic_cluster/lc_6/in_3

T_5_4_wire_logic_cluster/lc_5/out
T_6_0_span4_vert_46
T_6_2_lc_trk_g2_3
T_6_2_wire_logic_cluster/lc_6/in_3

T_5_4_wire_logic_cluster/lc_5/out
T_5_3_lc_trk_g0_5
T_5_3_wire_logic_cluster/lc_2/in_3

T_5_4_wire_logic_cluster/lc_5/out
T_6_0_span4_vert_46
T_6_2_lc_trk_g2_3
T_6_2_wire_logic_cluster/lc_2/in_3

T_5_4_wire_logic_cluster/lc_5/out
T_6_0_span4_vert_46
T_6_2_lc_trk_g2_3
T_6_2_wire_logic_cluster/lc_4/in_1

T_5_4_wire_logic_cluster/lc_5/out
T_6_0_span4_vert_46
T_6_2_lc_trk_g3_3
T_6_2_wire_logic_cluster/lc_5/in_3

End 

Net : vga_controller.N_130_cascade_
T_6_3_wire_logic_cluster/lc_0/ltout
T_6_3_wire_logic_cluster/lc_1/in_2

End 

Net : h_counter_RNI62MR1_4
T_6_3_wire_logic_cluster/lc_1/out
T_2_3_sp12_h_l_1
T_7_3_lc_trk_g1_5
T_7_3_wire_logic_cluster/lc_5/s_r

T_6_3_wire_logic_cluster/lc_1/out
T_6_2_lc_trk_g1_1
T_6_2_wire_logic_cluster/lc_7/in_1

T_6_3_wire_logic_cluster/lc_1/out
T_6_2_lc_trk_g1_1
T_6_2_input_2_0
T_6_2_wire_logic_cluster/lc_0/in_2

End 

Net : vga_controller.x_pos_7
T_6_4_wire_logic_cluster/lc_0/out
T_7_4_lc_trk_g1_0
T_7_4_wire_logic_cluster/lc_5/in_0

T_6_4_wire_logic_cluster/lc_0/out
T_6_2_sp4_v_t_45
T_6_3_lc_trk_g3_5
T_6_3_wire_logic_cluster/lc_4/in_0

T_6_4_wire_logic_cluster/lc_0/out
T_7_4_lc_trk_g1_0
T_7_4_wire_logic_cluster/lc_4/in_1

T_6_4_wire_logic_cluster/lc_0/out
T_6_2_sp4_v_t_45
T_6_3_lc_trk_g3_5
T_6_3_wire_logic_cluster/lc_6/in_0

T_6_4_wire_logic_cluster/lc_0/out
T_5_4_lc_trk_g3_0
T_5_4_wire_logic_cluster/lc_6/in_1

T_6_4_wire_logic_cluster/lc_0/out
T_6_1_sp4_v_t_40
T_6_2_lc_trk_g2_0
T_6_2_wire_logic_cluster/lc_3/in_3

T_6_4_wire_logic_cluster/lc_0/out
T_6_0_span12_vert_7
T_6_1_lc_trk_g3_7
T_6_1_wire_logic_cluster/lc_1/in_3

T_6_4_wire_logic_cluster/lc_0/out
T_6_0_span4_vert_37
T_5_1_lc_trk_g2_5
T_5_1_wire_logic_cluster/lc_2/in_1

End 

Net : vga_controller.N_53_1
T_7_4_wire_logic_cluster/lc_5/out
T_7_0_span4_vert_47
T_6_3_lc_trk_g3_7
T_6_3_wire_logic_cluster/lc_1/in_1

End 

Net : vga_controller.v_counter_RNO_0Z0Z_0
T_4_2_wire_logic_cluster/lc_0/out
T_5_2_lc_trk_g1_0
T_5_2_wire_logic_cluster/lc_6/in_1

End 

Net : vga_controller.un1_v_counter_8_cry_4
T_4_2_wire_logic_cluster/lc_4/cout
T_4_2_wire_logic_cluster/lc_5/in_3

Net : vga_controller.x_pos_8
T_6_3_wire_logic_cluster/lc_2/out
T_7_4_lc_trk_g3_2
T_7_4_input_2_5
T_7_4_wire_logic_cluster/lc_5/in_2

T_6_3_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g0_2
T_6_4_wire_logic_cluster/lc_6/in_0

T_6_3_wire_logic_cluster/lc_2/out
T_7_4_lc_trk_g3_2
T_7_4_wire_logic_cluster/lc_6/in_1

T_6_3_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g0_2
T_5_4_wire_logic_cluster/lc_7/in_1

T_6_3_wire_logic_cluster/lc_2/out
T_6_2_lc_trk_g0_2
T_6_2_wire_logic_cluster/lc_3/in_1

T_6_3_wire_logic_cluster/lc_2/out
T_6_0_span12_vert_8
T_6_1_lc_trk_g3_0
T_6_1_wire_logic_cluster/lc_1/in_0

T_6_3_wire_logic_cluster/lc_2/out
T_6_0_span4_vert_28
T_5_1_lc_trk_g0_4
T_5_1_input_2_2
T_5_1_wire_logic_cluster/lc_2/in_2

End 

Net : vga_controller.un1_v_counter_8_cry_3
T_4_2_wire_logic_cluster/lc_3/cout
T_4_2_wire_logic_cluster/lc_4/in_3

Net : vga_controller.r_px20_i_0_a2_1
T_6_3_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g3_4
T_6_3_wire_logic_cluster/lc_7/in_0

End 

Net : vga_controller.N_33_i_cascade_
T_6_3_wire_logic_cluster/lc_3/ltout
T_6_3_wire_logic_cluster/lc_4/in_2

End 

Net : vga_controller.r_px20_i_0_a2_0_1_cascade_
T_6_4_wire_logic_cluster/lc_5/ltout
T_6_4_wire_logic_cluster/lc_6/in_2

End 

Net : vga_controller.N_78
T_7_4_wire_logic_cluster/lc_4/out
T_7_4_lc_trk_g1_4
T_7_4_wire_logic_cluster/lc_6/in_3

End 

Net : vga_controller.x_pos_5
T_6_4_wire_logic_cluster/lc_7/out
T_7_4_lc_trk_g0_7
T_7_4_wire_logic_cluster/lc_4/in_3

T_6_4_wire_logic_cluster/lc_7/out
T_6_3_lc_trk_g0_7
T_6_3_wire_logic_cluster/lc_4/in_1

T_6_4_wire_logic_cluster/lc_7/out
T_5_4_lc_trk_g2_7
T_5_4_wire_logic_cluster/lc_4/in_1

T_6_4_wire_logic_cluster/lc_7/out
T_6_3_lc_trk_g0_7
T_6_3_wire_logic_cluster/lc_6/in_1

T_6_4_wire_logic_cluster/lc_7/out
T_6_1_sp4_v_t_38
T_6_2_lc_trk_g3_6
T_6_2_wire_logic_cluster/lc_3/in_0

T_6_4_wire_logic_cluster/lc_7/out
T_6_1_sp4_v_t_38
T_6_2_lc_trk_g3_6
T_6_2_wire_logic_cluster/lc_2/in_1

T_6_4_wire_logic_cluster/lc_7/out
T_6_1_sp4_v_t_38
T_6_2_lc_trk_g3_6
T_6_2_wire_logic_cluster/lc_4/in_3

T_6_4_wire_logic_cluster/lc_7/out
T_6_1_sp4_v_t_38
T_6_2_lc_trk_g3_6
T_6_2_wire_logic_cluster/lc_5/in_0

T_6_4_wire_logic_cluster/lc_7/out
T_5_3_lc_trk_g3_7
T_5_3_input_2_2
T_5_3_wire_logic_cluster/lc_2/in_2

End 

Net : vga_controller.un1_r_px20_0_1_cascade_
T_7_4_wire_logic_cluster/lc_6/ltout
T_7_4_wire_logic_cluster/lc_7/in_2

End 

Net : vga_controller.un1_v_counter_8_cry_0
T_4_2_wire_logic_cluster/lc_0/cout
T_4_2_wire_logic_cluster/lc_1/in_3

Net : vga_controller.un4_h_counter_cry_7
T_5_4_wire_logic_cluster/lc_6/cout
T_5_4_wire_logic_cluster/lc_7/in_3

Net : vga_controller.x_pos_4
T_7_4_wire_logic_cluster/lc_1/out
T_3_4_sp12_h_l_1
T_5_4_lc_trk_g0_6
T_5_4_wire_logic_cluster/lc_3/in_1

T_7_4_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g3_1
T_7_4_wire_logic_cluster/lc_6/in_0

T_7_4_wire_logic_cluster/lc_1/out
T_6_3_lc_trk_g3_1
T_6_3_wire_logic_cluster/lc_1/in_3

T_7_4_wire_logic_cluster/lc_1/out
T_7_1_sp4_v_t_42
T_6_2_lc_trk_g3_2
T_6_2_wire_logic_cluster/lc_6/in_1

T_7_4_wire_logic_cluster/lc_1/out
T_7_4_sp4_h_l_7
T_6_0_span4_vert_42
T_5_3_lc_trk_g3_2
T_5_3_wire_logic_cluster/lc_2/in_1

T_7_4_wire_logic_cluster/lc_1/out
T_7_4_sp4_h_l_7
T_6_0_span4_vert_42
T_6_2_lc_trk_g3_7
T_6_2_wire_logic_cluster/lc_5/in_1

End 

Net : vga_controller.un4_h_counter_cry_7_c_RNINS1HZ0
T_5_4_wire_logic_cluster/lc_7/out
T_6_3_lc_trk_g2_7
T_6_3_wire_logic_cluster/lc_2/in_1

T_5_4_wire_logic_cluster/lc_7/out
T_5_3_lc_trk_g1_7
T_5_3_wire_logic_cluster/lc_5/in_3

End 

Net : vga_controller.un4_h_counter_cry_6_c_RNILP0HZ0
T_5_4_wire_logic_cluster/lc_6/out
T_6_4_lc_trk_g1_6
T_6_4_wire_logic_cluster/lc_3/in_0

T_5_4_wire_logic_cluster/lc_6/out
T_6_4_lc_trk_g1_6
T_6_4_wire_logic_cluster/lc_0/in_3

End 

Net : vga_controller.un4_h_counter_cry_6
T_5_4_wire_logic_cluster/lc_5/cout
T_5_4_wire_logic_cluster/lc_6/in_3

Net : vga_controller.v_counterZ0Z_6
T_4_2_wire_logic_cluster/lc_6/out
T_5_2_lc_trk_g0_6
T_5_2_wire_logic_cluster/lc_2/in_0

T_4_2_wire_logic_cluster/lc_6/out
T_4_2_lc_trk_g1_6
T_4_2_wire_logic_cluster/lc_6/in_1

T_4_2_wire_logic_cluster/lc_6/out
T_5_2_lc_trk_g1_6
T_5_2_wire_logic_cluster/lc_0/in_1

End 

Net : vga_controller.v_counter_0_i_a2_6_0
T_5_2_wire_logic_cluster/lc_2/out
T_5_2_lc_trk_g3_2
T_5_2_wire_logic_cluster/lc_5/in_0

End 

Net : vga_controller.v_counter_0_i_a2_9_0
T_5_2_wire_logic_cluster/lc_5/out
T_5_2_lc_trk_g0_5
T_5_2_input_2_1
T_5_2_wire_logic_cluster/lc_1/in_2

T_5_2_wire_logic_cluster/lc_5/out
T_5_2_lc_trk_g0_5
T_5_2_input_2_3
T_5_2_wire_logic_cluster/lc_3/in_2

T_5_2_wire_logic_cluster/lc_5/out
T_4_3_lc_trk_g0_5
T_4_3_wire_logic_cluster/lc_2/in_1

End 

Net : vga_controller.v_sync2lto3
T_5_2_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g0_3
T_5_2_wire_logic_cluster/lc_2/in_1

T_5_2_wire_logic_cluster/lc_3/out
T_4_2_lc_trk_g3_3
T_4_2_wire_logic_cluster/lc_3/in_1

T_5_2_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g1_3
T_5_1_wire_logic_cluster/lc_6/in_0

T_5_2_wire_logic_cluster/lc_3/out
T_4_1_lc_trk_g3_3
T_4_1_wire_logic_cluster/lc_6/in_0

End 

Net : vga_controller.v_sync2lto9
T_4_3_wire_logic_cluster/lc_2/out
T_5_2_lc_trk_g2_2
T_5_2_input_2_2
T_5_2_wire_logic_cluster/lc_2/in_2

T_4_3_wire_logic_cluster/lc_2/out
T_4_3_lc_trk_g2_2
T_4_3_wire_logic_cluster/lc_1/in_1

T_4_3_wire_logic_cluster/lc_2/out
T_5_2_lc_trk_g2_2
T_5_2_input_2_0
T_5_2_wire_logic_cluster/lc_0/in_2

T_4_3_wire_logic_cluster/lc_2/out
T_2_3_sp4_h_l_1
T_5_0_span4_vert_25
T_5_1_lc_trk_g3_1
T_5_1_wire_logic_cluster/lc_1/in_3

End 

Net : vga_controller.v_sync2lto1
T_4_2_wire_logic_cluster/lc_1/out
T_5_2_lc_trk_g1_1
T_5_2_wire_logic_cluster/lc_7/in_3

T_4_2_wire_logic_cluster/lc_1/out
T_4_2_lc_trk_g3_1
T_4_2_wire_logic_cluster/lc_1/in_1

T_4_2_wire_logic_cluster/lc_1/out
T_4_1_lc_trk_g0_1
T_4_1_input_2_5
T_4_1_wire_logic_cluster/lc_5/in_2

T_4_2_wire_logic_cluster/lc_1/out
T_5_1_lc_trk_g2_1
T_5_1_wire_logic_cluster/lc_0/in_3

End 

Net : vga_controller.v_counterZ0Z_5
T_4_2_wire_logic_cluster/lc_5/out
T_5_2_lc_trk_g1_5
T_5_2_wire_logic_cluster/lc_7/in_1

T_4_2_wire_logic_cluster/lc_5/out
T_4_2_lc_trk_g1_5
T_4_2_wire_logic_cluster/lc_5/in_1

T_4_2_wire_logic_cluster/lc_5/out
T_4_1_lc_trk_g0_5
T_4_1_wire_logic_cluster/lc_6/in_1

T_4_2_wire_logic_cluster/lc_5/out
T_5_1_lc_trk_g3_5
T_5_1_wire_logic_cluster/lc_0/in_0

T_4_2_wire_logic_cluster/lc_5/out
T_5_1_lc_trk_g3_5
T_5_1_wire_logic_cluster/lc_3/in_1

End 

Net : vga_controller.v_counter_0_i_a2_4_0
T_5_2_wire_logic_cluster/lc_7/out
T_5_2_lc_trk_g3_7
T_5_2_wire_logic_cluster/lc_5/in_1

End 

Net : vga_controller.v_sync2lto0
T_5_2_wire_logic_cluster/lc_6/out
T_4_2_lc_trk_g3_6
T_4_2_wire_logic_cluster/lc_0/in_1

T_5_2_wire_logic_cluster/lc_6/out
T_5_2_lc_trk_g3_6
T_5_2_wire_logic_cluster/lc_2/in_3

T_5_2_wire_logic_cluster/lc_6/out
T_5_1_lc_trk_g0_6
T_5_1_wire_logic_cluster/lc_3/in_3

T_5_2_wire_logic_cluster/lc_6/out
T_4_1_lc_trk_g2_6
T_4_1_wire_logic_cluster/lc_5/in_3

End 

Net : vga_controller.un4_h_counter_cry_4
T_5_4_wire_logic_cluster/lc_3/cout
T_5_4_wire_logic_cluster/lc_4/in_3

Net : vga_controller.un4_h_counter_cry_4_c_RNIHJUGZ0
T_5_4_wire_logic_cluster/lc_4/out
T_6_4_lc_trk_g0_4
T_6_4_wire_logic_cluster/lc_7/in_1

T_5_4_wire_logic_cluster/lc_4/out
T_6_4_lc_trk_g0_4
T_6_4_input_2_2
T_6_4_wire_logic_cluster/lc_2/in_2

End 

Net : vga_controller.un4_h_counter_cry_3_c_RNIFGTGZ0
T_5_4_wire_logic_cluster/lc_3/out
T_5_4_sp4_h_l_11
T_7_4_lc_trk_g2_6
T_7_4_wire_logic_cluster/lc_1/in_3

T_5_4_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g1_3
T_6_4_wire_logic_cluster/lc_1/in_3

End 

Net : vga_controller.un4_h_counter_cry_3
T_5_4_wire_logic_cluster/lc_2/cout
T_5_4_wire_logic_cluster/lc_3/in_3

Net : vga_controller.r_px20_i_0_a2_1_1_cascade_
T_6_3_wire_logic_cluster/lc_6/ltout
T_6_3_wire_logic_cluster/lc_7/in_2

End 

Net : vga_controller.N_53_1_cascade_
T_7_4_wire_logic_cluster/lc_5/ltout
T_7_4_wire_logic_cluster/lc_6/in_2

End 

Net : vga_controller.h_counter11_0_a2_1_0_cascade_
T_6_3_wire_logic_cluster/lc_5/ltout
T_6_3_wire_logic_cluster/lc_6/in_2

End 

Net : vga_controller.v_sync2lto2
T_5_2_wire_logic_cluster/lc_1/out
T_4_2_lc_trk_g2_1
T_4_2_wire_logic_cluster/lc_2/in_1

T_5_2_wire_logic_cluster/lc_1/out
T_5_2_lc_trk_g2_1
T_5_2_wire_logic_cluster/lc_4/in_1

T_5_2_wire_logic_cluster/lc_1/out
T_5_1_lc_trk_g0_1
T_5_1_wire_logic_cluster/lc_6/in_1

T_5_2_wire_logic_cluster/lc_1/out
T_4_1_lc_trk_g3_1
T_4_1_wire_logic_cluster/lc_5/in_1

End 

Net : vga_controller.rst_sys_i
T_5_3_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_40
T_6_4_sp4_h_l_11
T_7_4_lc_trk_g3_3
T_7_4_wire_logic_cluster/lc_1/in_1

T_5_3_wire_logic_cluster/lc_0/out
T_2_3_sp12_h_l_0
T_6_3_lc_trk_g1_3
T_6_3_wire_logic_cluster/lc_2/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g3_0
T_6_4_wire_logic_cluster/lc_7/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g3_0
T_6_4_wire_logic_cluster/lc_1/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_5_1_sp4_v_t_45
T_5_5_lc_trk_g0_0
T_5_5_wire_logic_cluster/lc_0/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g3_0
T_6_4_wire_logic_cluster/lc_0/in_1

T_5_3_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g3_0
T_6_4_input_2_3
T_6_4_wire_logic_cluster/lc_3/in_2

T_5_3_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g3_0
T_6_4_wire_logic_cluster/lc_2/in_3

T_5_3_wire_logic_cluster/lc_0/out
T_4_3_lc_trk_g2_0
T_4_3_wire_logic_cluster/lc_6/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_5_4_lc_trk_g1_0
T_5_4_wire_logic_cluster/lc_1/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_5_4_lc_trk_g1_0
T_5_4_wire_logic_cluster/lc_5/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_5_2_lc_trk_g0_0
T_5_2_wire_logic_cluster/lc_6/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_4_3_lc_trk_g2_0
T_4_3_wire_logic_cluster/lc_0/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_4_3_lc_trk_g2_0
T_4_3_wire_logic_cluster/lc_2/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_4_2_lc_trk_g3_0
T_4_2_wire_logic_cluster/lc_1/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_4_2_lc_trk_g2_0
T_4_2_wire_logic_cluster/lc_4/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_4_2_lc_trk_g3_0
T_4_2_wire_logic_cluster/lc_5/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_4_2_lc_trk_g2_0
T_4_2_wire_logic_cluster/lc_6/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_4_2_lc_trk_g3_0
T_4_2_wire_logic_cluster/lc_7/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_4_3_lc_trk_g2_0
T_4_3_wire_logic_cluster/lc_4/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_5_3_lc_trk_g0_0
T_5_3_wire_logic_cluster/lc_5/in_1

T_5_3_wire_logic_cluster/lc_0/out
T_5_2_lc_trk_g0_0
T_5_2_wire_logic_cluster/lc_1/in_1

T_5_3_wire_logic_cluster/lc_0/out
T_5_2_lc_trk_g0_0
T_5_2_wire_logic_cluster/lc_3/in_1

T_5_3_wire_logic_cluster/lc_0/out
T_5_4_lc_trk_g0_0
T_5_4_wire_logic_cluster/lc_2/in_0

End 

Net : vga_controller.rst_sysZ0
T_5_3_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g2_1
T_5_3_wire_logic_cluster/lc_0/in_3

End 

Net : vga_controller.v_counter_0_i_a2_9_1_0_cascade_
T_5_2_wire_logic_cluster/lc_4/ltout
T_5_2_wire_logic_cluster/lc_5/in_2

End 

Net : bfn_5_5_0_
T_5_5_wire_logic_cluster/carry_in_mux/cout
T_5_5_wire_logic_cluster/lc_0/in_3

End 

Net : vga_controller.v_sync2lto4
T_4_2_wire_logic_cluster/lc_4/out
T_4_2_lc_trk_g1_4
T_4_2_wire_logic_cluster/lc_4/in_1

T_4_2_wire_logic_cluster/lc_4/out
T_5_2_lc_trk_g0_4
T_5_2_wire_logic_cluster/lc_5/in_3

T_4_2_wire_logic_cluster/lc_4/out
T_4_1_lc_trk_g1_4
T_4_1_wire_logic_cluster/lc_6/in_3

T_4_2_wire_logic_cluster/lc_4/out
T_5_1_lc_trk_g3_4
T_5_1_wire_logic_cluster/lc_3/in_0

End 

Net : vga_controller.v_counter_0_i_a2_9_0_cascade_
T_5_2_wire_logic_cluster/lc_5/ltout
T_5_2_wire_logic_cluster/lc_6/in_2

End 

Net : vga_controller.v_counterZ0Z_7
T_4_2_wire_logic_cluster/lc_7/out
T_5_2_lc_trk_g1_7
T_5_2_wire_logic_cluster/lc_4/in_0

T_4_2_wire_logic_cluster/lc_7/out
T_4_2_lc_trk_g3_7
T_4_2_wire_logic_cluster/lc_7/in_1

T_4_2_wire_logic_cluster/lc_7/out
T_5_2_lc_trk_g1_7
T_5_2_wire_logic_cluster/lc_0/in_0

End 

Net : vga_controller.v_counterZ0Z_8
T_4_3_wire_logic_cluster/lc_0/out
T_5_2_lc_trk_g2_0
T_5_2_input_2_4
T_5_2_wire_logic_cluster/lc_4/in_2

T_4_3_wire_logic_cluster/lc_0/out
T_4_3_lc_trk_g3_0
T_4_3_wire_logic_cluster/lc_0/in_1

T_4_3_wire_logic_cluster/lc_0/out
T_5_2_lc_trk_g3_0
T_5_2_wire_logic_cluster/lc_0/in_3

End 

Net : vga_controller.h_counter11_cascade_
T_5_3_wire_logic_cluster/lc_4/ltout
T_5_3_wire_logic_cluster/lc_5/in_2

End 

Net : N_43
T_6_2_wire_logic_cluster/lc_3/out
T_6_2_lc_trk_g0_3
T_6_2_wire_logic_cluster/lc_0/in_3

End 

Net : vga_controller.un4_h_counter_cry_5
T_5_4_wire_logic_cluster/lc_4/cout
T_5_4_wire_logic_cluster/lc_5/in_3

Net : N_38_cascade_
T_6_2_wire_logic_cluster/lc_6/ltout
T_6_2_wire_logic_cluster/lc_7/in_2

End 

Net : vga_controller.un4_h_counter_cry_2
T_5_4_wire_logic_cluster/lc_1/cout
T_5_4_wire_logic_cluster/lc_2/in_3

Net : vga_controller.un4_h_counter_cry_1
T_5_4_wire_logic_cluster/lc_0/cout
T_5_4_wire_logic_cluster/lc_1/in_3

Net : vga_controller.r1_rstZ0
T_8_3_wire_logic_cluster/lc_4/out
T_6_3_sp4_h_l_5
T_5_3_lc_trk_g1_5
T_5_3_wire_logic_cluster/lc_1/in_3

End 

Net : b_pxZ0Z_0
T_6_2_wire_logic_cluster/lc_7/out
T_6_2_lc_trk_g2_7
T_6_2_wire_logic_cluster/lc_7/in_0

T_6_2_wire_logic_cluster/lc_7/out
T_6_1_lc_trk_g1_7
T_6_1_wire_logic_cluster/lc_3/in_3

End 

Net : r_pxZ0Z_0
T_7_3_wire_logic_cluster/lc_3/out
T_7_3_lc_trk_g1_3
T_7_3_wire_logic_cluster/lc_3/in_1

T_7_3_wire_logic_cluster/lc_3/out
T_7_0_span12_vert_10
T_7_1_lc_trk_g2_2
T_7_1_wire_logic_cluster/lc_3/in_3

End 

Net : g_pxZ0Z_0
T_6_2_wire_logic_cluster/lc_0/out
T_6_2_lc_trk_g3_0
T_6_2_wire_logic_cluster/lc_0/in_1

T_6_2_wire_logic_cluster/lc_0/out
T_6_1_lc_trk_g0_0
T_6_1_wire_logic_cluster/lc_5/in_1

End 

Net : vga_controller.N_26_mux_cascade_
T_5_1_wire_logic_cluster/lc_0/ltout
T_5_1_wire_logic_cluster/lc_1/in_2

End 

Net : vga_controller.N_139
T_5_2_wire_logic_cluster/lc_0/out
T_5_1_lc_trk_g1_0
T_5_1_wire_logic_cluster/lc_1/in_0

T_5_2_wire_logic_cluster/lc_0/out
T_4_1_lc_trk_g3_0
T_4_1_wire_logic_cluster/lc_5/in_0

End 

Net : vga_controller.N_123
T_6_2_wire_logic_cluster/lc_2/out
T_6_1_lc_trk_g1_2
T_6_1_input_2_1
T_6_1_wire_logic_cluster/lc_1/in_2

End 

Net : vga_controller.un5_active_0
T_5_1_wire_logic_cluster/lc_2/out
T_5_1_lc_trk_g2_2
T_5_1_wire_logic_cluster/lc_1/in_1

End 

Net : vga_controller.un5_activelt8_0
T_5_3_wire_logic_cluster/lc_2/out
T_5_0_span4_vert_28
T_5_1_lc_trk_g2_4
T_5_1_wire_logic_cluster/lc_2/in_0

End 

Net : vga_controller.un5_activelt8_0_4
T_5_3_wire_logic_cluster/lc_3/out
T_5_3_lc_trk_g1_3
T_5_3_wire_logic_cluster/lc_2/in_0

End 

Net : N_14
T_6_1_wire_logic_cluster/lc_1/out
T_6_1_sp4_h_l_7
T_5_0_span4_vert_7
T_1_0_span4_horz_r_1
T_2_0_lc_trk_g1_5
T_2_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : vga_controller.m6_e_0_2
T_5_1_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g3_3
T_5_1_input_2_0
T_5_1_wire_logic_cluster/lc_0/in_2

End 

Net : vga_controller.m20_4_cascade_
T_4_1_wire_logic_cluster/lc_5/ltout
T_4_1_wire_logic_cluster/lc_6/in_2

End 

Net : vga_controller.m6_e_0_1
T_5_1_wire_logic_cluster/lc_6/out
T_5_1_lc_trk_g3_6
T_5_1_wire_logic_cluster/lc_0/in_1

End 

Net : vga_controller.h_sync_i_a2_0
T_5_3_wire_logic_cluster/lc_7/out
T_6_1_sp4_v_t_42
T_6_2_lc_trk_g2_2
T_6_2_wire_logic_cluster/lc_4/in_0

End 

Net : i_Clk_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_3_wire_logic_cluster/lc_3/clk

End 

Net : o_VGA_Red_0_c
T_7_1_wire_logic_cluster/lc_3/out
T_7_0_lc_trk_g0_3
T_7_0_wire_io_cluster/io_1/D_OUT_0

T_7_1_wire_logic_cluster/lc_3/out
T_6_0_lc_trk_g1_3
T_6_0_wire_io_cluster/io_0/D_OUT_0

T_7_1_wire_logic_cluster/lc_3/out
T_8_0_span4_vert_7
T_8_0_span4_horz_r_1
T_9_0_lc_trk_g0_5
T_9_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : vga_controller.h_sync_i_4
T_6_2_wire_logic_cluster/lc_5/out
T_6_1_lc_trk_g1_5
T_6_1_wire_logic_cluster/lc_1/in_1

End 

Net : vga_controller.valid_pos
T_5_1_wire_logic_cluster/lc_1/out
T_6_1_lc_trk_g0_1
T_6_1_wire_logic_cluster/lc_3/in_0

T_5_1_wire_logic_cluster/lc_1/out
T_6_1_lc_trk_g0_1
T_6_1_wire_logic_cluster/lc_5/in_0

T_5_1_wire_logic_cluster/lc_1/out
T_5_1_sp4_h_l_7
T_7_1_lc_trk_g3_2
T_7_1_wire_logic_cluster/lc_3/in_0

End 

Net : o_VGA_Grn_0_c
T_6_1_wire_logic_cluster/lc_5/out
T_6_0_lc_trk_g0_5
T_6_0_wire_io_cluster/io_1/D_OUT_0

T_6_1_wire_logic_cluster/lc_5/out
T_5_1_sp4_h_l_2
T_4_0_span4_vert_2
T_4_0_lc_trk_g0_2
T_4_0_wire_io_cluster/io_0/D_OUT_0

T_6_1_wire_logic_cluster/lc_5/out
T_7_0_span4_vert_43
T_3_0_span4_horz_r_3
T_3_0_lc_trk_g0_3
T_3_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_VGA_Blu_0_c
T_6_1_wire_logic_cluster/lc_3/out
T_7_0_span4_vert_7
T_3_0_span4_horz_r_1
T_3_0_lc_trk_g1_1
T_3_0_wire_io_cluster/io_0/D_OUT_0

T_6_1_wire_logic_cluster/lc_3/out
T_7_0_span4_vert_7
T_7_0_span4_horz_r_1
T_10_0_lc_trk_g1_5
T_10_0_wire_io_cluster/io_0/D_OUT_0

T_6_1_wire_logic_cluster/lc_3/out
T_7_0_span4_vert_7
T_7_0_span4_horz_r_1
T_10_0_lc_trk_g0_5
T_10_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_VGA_VSync_0_i
T_4_1_wire_logic_cluster/lc_6/out
T_3_1_sp4_h_l_4
T_2_0_span4_vert_4
T_2_0_lc_trk_g1_4
T_2_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : i_Switch_1_c
T_13_4_wire_io_cluster/io_1/D_IN_0
T_10_4_sp4_h_l_1
T_9_0_span4_vert_43
T_8_3_lc_trk_g3_3
T_8_3_wire_logic_cluster/lc_4/in_0

End 

Net : vga_controller.h_sync_i_2_cascade_
T_6_2_wire_logic_cluster/lc_4/ltout
T_6_2_wire_logic_cluster/lc_5/in_2

End 

