module addertest;
  reg[15:0]x,y;
  wire[15:0]z;
  wire s,zero,cy,par,ov;
  finaladder DUT(x,y,z,s,zero,cy,par,ov);
  initial
    begin
      $monitor($time,"x=%h,y=%h,z=%h,sign=%b,zero=%b,carry=%b,parity=%b,overflow=%b",x,y,z,s,zero,cy,par,ov);
      #5 x=16'h8fff;y=16'h8000;
      #5 x=16'hfffe;y=16'h0002;
      #5 x=16'hAAAA;y=16'h5555;
      #5 $finish;
    end
endmodule
