INFO: [HLS 200-10] Running '/opt/Xilinx_2017_2/Vivado_HLS/2017.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'hildeb47' on host '500235e510a4' (Linux_x86_64 version 4.9.125-linuxkit) on Thu Apr 25 02:32:12 UTC 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter'
INFO: [HLS 200-10] Opening project '/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter'.
INFO: [HLS 200-10] Opening solution '/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx_2017_2/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'.
INFO: [HLS 200-10] Setting target device to 'xc7z100ffg900-1'
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2017_2/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'converter_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'converter_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'converter_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2017_2/Vivado/2017.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 02:32:34 2019...

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_vivadosyn.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2017_2/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'converter_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'converter_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'converter_ap_fmul_2_max_dsp_32'...
[Thu Apr 25 02:32:56 2019] Launched synth_1...
Run output will be captured here: /home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/project.runs/synth_1/runme.log
[Thu Apr 25 02:32:56 2019] Waiting for synth_1 to finish...

*** Running vivado
    with args -log converter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source converter.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source converter.tcl -notrace
Command: synth_design -top converter -part xc7z100ffg900-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100-ffg900'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22931 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.199 ; gain = 72.996 ; free physical = 458 ; free virtual = 4622
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'converter' [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.v:64]
INFO: [Synth 8-638] synthesizing module 'converter_fmul_32bkb' [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter_fmul_32bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'converter_ap_fmul_2_max_dsp_32' [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/project.srcs/sources_1/ip/converter_ap_fmul_2_max_dsp_32/synth/converter_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/project.srcs/sources_1/ip/converter_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/project.srcs/sources_1/ip/converter_ap_fmul_2_max_dsp_32/synth/converter_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'converter_ap_fmul_2_max_dsp_32' (16#1) [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/project.srcs/sources_1/ip/converter_ap_fmul_2_max_dsp_32/synth/converter_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'converter_fmul_32bkb' (17#1) [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter_fmul_32bkb.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.v:460]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.v:506]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.v:526]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.v:345]
WARNING: [Synth 8-6014] Unused sequential element in_V_TDATA_blk_n_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.v:377]
WARNING: [Synth 8-6014] Unused sequential element out_V_TDATA_blk_n_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.v:401]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00001001_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.v:423]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state2_pp0_stage0_iter1_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.v:437]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state8_pp0_stage0_iter7_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.v:451]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.v:431]
INFO: [Synth 8-256] done synthesizing module 'converter' (18#1) [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.v:12]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized41 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized41 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized39 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized39 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized19 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized19 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized37 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized37 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1319.699 ; gain = 158.496 ; free physical = 455 ; free virtual = 4620
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1319.699 ; gain = 158.496 ; free physical = 456 ; free virtual = 4621
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.xdc]
Finished Parsing XDC File [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.xdc]
Parsing XDC File [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1611.250 ; gain = 0.000 ; free physical = 125 ; free virtual = 4199
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1611.250 ; gain = 450.047 ; free physical = 216 ; free virtual = 4289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100ffg900-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1611.250 ; gain = 450.047 ; free physical = 216 ; free virtual = 4289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for converter_fmul_32bkb_U1/converter_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1611.250 ; gain = 450.047 ; free physical = 215 ; free virtual = 4289
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 1611.250 ; gain = 450.047 ; free physical = 208 ; free virtual = 4281
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'converter_fmul_32bkb_U1/converter_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'converter_fmul_32bkb_U1/converter_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'converter_fmul_32bkb_U1/converter_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'converter_fmul_32bkb_U1/converter_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[0]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[1]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[2]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[3]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[4]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[5]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[6]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[7]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[8]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[9]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[10]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[11]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[12]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[13]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[14]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[15]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[16]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[17]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[18]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[19]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[20]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[21]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[22]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[23]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[24]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[25]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[26]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[27]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[28]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'converter_fmul_32bkb_U1/din1_buf1_reg[29]' (FDE) to 'converter_fmul_32bkb_U1/din1_buf1_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\converter_fmul_32bkb_U1/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\converter_fmul_32bkb_U1/din1_buf1_reg[31] )
INFO: [Synth 8-3886] merging instance 'tmp_5_i_i_i_reg_262_reg[0]' (FDE) to 'sh_assign_reg_251_reg[0]'
INFO: [Synth 8-3886] merging instance 'sh_assign_reg_251_reg[8]' (FDE) to 'isNeg_reg_256_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_V_1_payload_B_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_V_1_payload_A_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_V_1_payload_B_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_V_1_payload_A_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_V_1_payload_B_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_V_1_payload_A_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_V_1_payload_B_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_V_1_payload_A_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_V_1_payload_B_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_V_1_payload_A_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_V_1_payload_B_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_V_1_payload_A_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_V_1_payload_B_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_V_1_payload_A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_V_1_payload_B_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_V_1_payload_A_reg[7] )
WARNING: [Synth 8-3332] Sequential element (converter_fmul_32bkb_U1/din1_buf1_reg[31]) is unused and will be removed from module converter.
WARNING: [Synth 8-3332] Sequential element (converter_fmul_32bkb_U1/din1_buf1_reg[30]) is unused and will be removed from module converter.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module converter.
WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_A_reg[7]) is unused and will be removed from module converter.
WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_A_reg[6]) is unused and will be removed from module converter.
WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_A_reg[5]) is unused and will be removed from module converter.
WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_A_reg[4]) is unused and will be removed from module converter.
WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_A_reg[3]) is unused and will be removed from module converter.
WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_A_reg[2]) is unused and will be removed from module converter.
WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_A_reg[1]) is unused and will be removed from module converter.
WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_A_reg[0]) is unused and will be removed from module converter.
WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_B_reg[7]) is unused and will be removed from module converter.
WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_B_reg[6]) is unused and will be removed from module converter.
WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_B_reg[5]) is unused and will be removed from module converter.
WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_B_reg[4]) is unused and will be removed from module converter.
WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_B_reg[3]) is unused and will be removed from module converter.
WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_B_reg[2]) is unused and will be removed from module converter.
WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_B_reg[1]) is unused and will be removed from module converter.
WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_B_reg[0]) is unused and will be removed from module converter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 1627.266 ; gain = 466.062 ; free physical = 194 ; free virtual = 4268
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 1679.266 ; gain = 518.062 ; free physical = 115 ; free virtual = 4103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 1690.281 ; gain = 529.078 ; free physical = 141 ; free virtual = 4101
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:03 . Memory (MB): peak = 1701.297 ; gain = 540.094 ; free physical = 139 ; free virtual = 4100
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:04 . Memory (MB): peak = 1701.297 ; gain = 540.094 ; free physical = 140 ; free virtual = 4100
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:04 . Memory (MB): peak = 1701.297 ; gain = 540.094 ; free physical = 140 ; free virtual = 4100
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:04 . Memory (MB): peak = 1701.297 ; gain = 540.094 ; free physical = 140 ; free virtual = 4100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:04 . Memory (MB): peak = 1701.297 ; gain = 540.094 ; free physical = 140 ; free virtual = 4100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:04 . Memory (MB): peak = 1701.297 ; gain = 540.094 ; free physical = 140 ; free virtual = 4100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:04 . Memory (MB): peak = 1701.297 ; gain = 540.094 ; free physical = 140 ; free virtual = 4100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |     6|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     1|
|5     |LUT1      |    32|
|6     |LUT2      |    20|
|7     |LUT3      |   102|
|8     |LUT4      |    19|
|9     |LUT5      |    67|
|10    |LUT6      |    96|
|11    |MUXCY     |    16|
|12    |SRL16E    |     1|
|13    |XORCY     |     8|
|14    |FDRE      |   275|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:04 . Memory (MB): peak = 1701.297 ; gain = 540.094 ; free physical = 140 ; free virtual = 4100
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1701.297 ; gain = 248.543 ; free physical = 207 ; free virtual = 4167
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:05 . Memory (MB): peak = 1701.305 ; gain = 540.094 ; free physical = 210 ; free virtual = 4170
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 4 instances

90 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:07 . Memory (MB): peak = 1701.305 ; gain = 594.496 ; free physical = 177 ; free virtual = 4137
INFO: [Common 17-1381] The checkpoint '/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/project.runs/synth_1/converter.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1725.309 ; gain = 0.000 ; free physical = 176 ; free virtual = 4137
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 02:34:20 2019...
[Thu Apr 25 02:34:23 2019] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.20 ; elapsed = 00:01:27 . Memory (MB): peak = 1217.625 ; gain = 7.922 ; free physical = 830 ; free virtual = 4791
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z100ffg900-1
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z100ffg900-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.xdc:2]
Finished Parsing XDC File [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 1561.203 ; gain = 343.578 ; free physical = 490 ; free virtual = 4451
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1561.203 ; gain = 0.000 ; free physical = 490 ; free virtual = 4451
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2021.762 ; gain = 460.559 ; free physical = 125 ; free virtual = 4035


Implementation tool: Xilinx Vivado v.2017.2
Project:             converter
Solution:            solution1
Device target:       xc7z100ffg900-1
Report date:         Thu Apr 25 02:35:13 UTC 2019

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:            280
FF:             275
DSP:              3
BRAM:             0
SRL:              1
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    4.651
Timing met
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 02:35:13 2019...
