{"vcs1":{"timestamp_begin":1683059165.916328522, "rt":0.51, "ut":0.25, "st":0.11}}
{"vcselab":{"timestamp_begin":1683059166.496085544, "rt":0.40, "ut":0.22, "st":0.10}}
{"link":{"timestamp_begin":1683059166.953762971, "rt":0.23, "ut":0.08, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683059165.574503726}
{"VCS_COMP_START_TIME": 1683059165.574503726}
{"VCS_COMP_END_TIME": 1683059167.260582258}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341132}}
{"stitch_vcselab": {"peak_mem": 238988}}
