# Read all design files
read_verilog ../../../src/main/verilog/arch/IcoBoard/PLL.v J1Ico.v  ../../../src/main/verilog/arch/IcoBoard/Board_IcoBoard.v 

synth_ice40 -top IcoBoard -blif ../../../lprj/IcoBoard/build/J1Ico.blif

