Verilog files written for row 1
Preparing data for  7420.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 18 , 16 , 0.939385175704956
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 18 , 16 , 0.863656759262085
Similarity 7420.v: 0.7857171893119812

Pirated
Verilog files written for row 2
Preparing data for  7420.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 18 , 16 , 0.9355006217956543
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 18 , 16 , 0.8863983154296875
Similarity 7420.v: -0.4253292381763458

Not pirated
Verilog files written for row 3
Preparing data for  7420.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 18 , 16 , 0.8987796306610107
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 18 , 16 , 0.9359743595123291
Similarity 7420.v: -0.4253292381763458

Not pirated
Verilog files written for row 4
Preparing data for  7420.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 18 , 16 , 0.8835029602050781
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 18 , 16 , 0.9402894973754883
Similarity 7420.v: 0.7857171893119812

Pirated
Verilog files written for row 5
Preparing data for  7420.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 18 , 16 , 0.8935213088989258
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 18 , 16 , 0.8889410495758057
Similarity 7420.v: 0.7857171893119812

Pirated
Verilog files written for row 6
Preparing data for  7420.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 18 , 16 , 0.96431565284729
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 18 , 16 , 0.8814494609832764
Similarity 7420.v: -0.4253292381763458

Not pirated
Verilog files written for row 7
Preparing data for  7420.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 18 , 16 , 0.9425289630889893
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 18 , 16 , 0.8818702697753906
Similarity 7420.v: -0.4253292381763458

Not pirated
Verilog files written for row 8
Preparing data for  7420.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 18 , 16 , 0.8711113929748535
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 18 , 16 , 0.9421999454498291
Similarity 7420.v: 0.7857171893119812

Pirated
Verilog files written for row 9
Preparing data for  7420.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 18 , 16 , 0.885256290435791
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 18 , 16 , 0.8789596557617188
Similarity 7420.v: -0.4253292381763458

Not pirated
Verilog files written for row 10
Preparing data for  7420.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 18 , 16 , 0.9426131248474121
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 18 , 16 , 0.898482084274292
Similarity 7420.v: 0.7857171893119812

Pirated
Verilog files written for row 11
Preparing data for  7458.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 28 , 22 , 0.951019287109375
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 28 , 22 , 0.8897919654846191
Similarity 7458.v: 0.8831554055213928

Pirated
Verilog files written for row 15
Preparing data for  7458.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 28 , 22 , 0.8874027729034424
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 28 , 22 , 0.9466044902801514
Similarity 7458.v: 0.8831554055213928

Pirated
Verilog files written for row 51
Preparing data for  Alwaysblock1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 8 , 7 , 0.8889856338500977
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 8 , 7 , 0.9638071060180664
Similarity Alwaysblock1.v: 0.7875569462776184

Pirated
Verilog files written for row 52
Preparing data for  Alwaysblock1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 8 , 7 , 0.9007642269134521
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 8 , 7 , 0.8922083377838135
Similarity Alwaysblock1.v: 0.7875569462776184

Pirated
Verilog files written for row 53
Preparing data for  Alwaysblock1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 8 , 7 , 0.9503607749938965
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 8 , 7 , 0.8923704624176025
Similarity Alwaysblock1.v: 0.7875569462776184

Pirated
Verilog files written for row 54
Preparing data for  Alwaysblock1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 8 , 7 , 0.887415885925293
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 8 , 7 , 0.9460737705230713
Similarity Alwaysblock1.v: 0.7875569462776184

Pirated
Verilog files written for row 55
Preparing data for  Alwaysblock1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 8 , 7 , 0.8925034999847412
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 8 , 7 , 0.9548988342285156
Similarity Alwaysblock1.v: 0.7875569462776184

Pirated
Verilog files written for row 56
Preparing data for  Alwaysblock1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 8 , 7 , 0.890397310256958
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 8 , 7 , 0.9391541481018066
Similarity Alwaysblock1.v: 0.7875569462776184

Pirated
Verilog files written for row 57
Preparing data for  Alwaysblock1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 8 , 7 , 0.8838779926300049
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 8 , 7 , 0.8825726509094238
Similarity Alwaysblock1.v: 0.7875569462776184

Pirated
Verilog files written for row 58
Preparing data for  Alwaysblock1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 8 , 7 , 0.9398274421691895
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 8 , 7 , 0.8847446441650391
Similarity Alwaysblock1.v: 0.7875569462776184

Pirated
Verilog files written for row 59
Preparing data for  Alwaysblock1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 8 , 7 , 0.9440882205963135
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 8 , 7 , 0.8907759189605713
Similarity Alwaysblock1.v: 0.7875569462776184

Pirated
Verilog files written for row 60
Preparing data for  Alwaysblock1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 8 , 7 , 0.900303840637207
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 8 , 7 , 0.9428348541259766
Similarity Alwaysblock1.v: 0.7875569462776184

Pirated
Verilog files written for row 71
Preparing data for  Always_case.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 41 , 38 , 0.9359579086303711
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 41 , 38 , 0.9097471237182617
Similarity Always_case.v: 0.8503773808479309

Pirated
Verilog files written for row 72
Preparing data for  Always_case.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 41 , 38 , 0.9629976749420166
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 41 , 38 , 0.9106040000915527
Similarity Always_case.v: 0.8503773808479309

Pirated
Verilog files written for row 73
Preparing data for  Always_case.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 41 , 38 , 0.9632267951965332
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 41 , 38 , 0.916135311126709
Similarity Always_case.v: 0.8503773808479309

Pirated
Verilog files written for row 74
Preparing data for  Always_case.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 41 , 38 , 0.9617252349853516
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 41 , 38 , 0.9202806949615479
Similarity Always_case.v: 0.8503773808479309

Pirated
Verilog files written for row 76
Preparing data for  Always_case.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 41 , 38 , 0.9148356914520264
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 41 , 38 , 0.9686357975006104
Similarity Always_case.v: 0.8503773808479309

Pirated
Verilog files written for row 77
Preparing data for  Always_case.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 41 , 38 , 0.9169514179229736
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 41 , 38 , 0.968482494354248
Similarity Always_case.v: 0.8503773808479309

Pirated
Verilog files written for row 78
Preparing data for  Always_case.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 41 , 38 , 0.9183902740478516
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 41 , 38 , 0.9117181301116943
Similarity Always_case.v: 0.8503773808479309

Pirated
Verilog files written for row 79
Preparing data for  Always_case.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 41 , 38 , 0.9861843585968018
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 41 , 38 , 0.91158127784729
Similarity Always_case.v: 0.8503773808479309

Pirated
Verilog files written for row 80
Preparing data for  Always_case.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 41 , 38 , 0.9634814262390137
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 41 , 38 , 0.9103002548217773
Similarity Always_case.v: 0.8503773808479309

Pirated
Verilog files written for row 81
Preparing data for  Always_case2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 32 , 29 , 0.9476094245910645
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 99 , 97 , 1.0057008266448975
Similarity Always_case2.v: 0.9305683374404907

Pirated
Verilog files written for row 83
Preparing data for  Always_case2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 37 , 35 , 0.9461936950683594
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 99 , 97 , 1.019754409790039
Similarity Always_case2.v: 0.802078902721405

Pirated
Verilog files written for row 84
Preparing data for  Always_case2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 39 , 36 , 0.896489143371582
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 99 , 97 , 1.0613160133361816
Similarity Always_case2.v: 0.9721672534942627

Pirated
Verilog files written for row 86
Preparing data for  Always_case2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 39 , 36 , 0.896406888961792
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 99 , 97 , 1.070864200592041
Similarity Always_case2.v: 0.9721672534942627

Pirated
Verilog files written for row 87
Preparing data for  Always_case2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 39 , 36 , 0.9045102596282959
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 99 , 97 , 1.07130765914917
Similarity Always_case2.v: 0.9721672534942627

Pirated
Verilog files written for row 89
Preparing data for  Always_case2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 31 , 32 , 0.8915553092956543
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 99 , 97 , 1.0825679302215576
Similarity Always_case2.v: 0.4761166572570801

Not pirated
Verilog files written for row 91
Preparing data for  Always_casez.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 61 , 58 , 0.9090018272399902
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 20 , 10 , 0.8920502662658691
Similarity Always_casez.v: 0.9112673997879028

Pirated
Verilog files written for row 94
Preparing data for  Always_casez.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 61 , 58 , 0.9742245674133301
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 20 , 10 , 0.8956303596496582
Similarity Always_casez.v: 0.9112673997879028

Pirated
Verilog files written for row 96
Preparing data for  Always_casez.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 61 , 58 , 0.9773738384246826
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 20 , 10 , 0.8987929821014404
Similarity Always_casez.v: 0.9112673997879028

Pirated
Verilog files written for row 99
Preparing data for  Always_casez.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 66 , 64 , 0.993046760559082
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 20 , 10 , 0.8982889652252197
Similarity Always_casez.v: 0.5923972129821777

Not pirated
Verilog files written for row 100
Preparing data for  Always_casez.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 61 , 58 , 0.921053409576416
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 20 , 10 , 0.9399254322052002
Similarity Always_casez.v: 0.9112673997879028

Pirated
Verilog files written for row 101
Preparing data for  Always_if.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 14 , 0.888993501663208
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 12 , 13 , 0.9402544498443604
Similarity Always_if.v: 0.9340628385543823

Pirated
Verilog files written for row 102
Preparing data for  Always_if.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 14 , 0.8842678070068359
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 12 , 13 , 0.9461328983306885
Similarity Always_if.v: 0.9340628385543823

Pirated
Verilog files written for row 103
Preparing data for  Always_if.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 14 , 0.8953979015350342
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 12 , 13 , 0.8883516788482666
Similarity Always_if.v: 0.9340628385543823

Pirated
Verilog files written for row 104
Preparing data for  Always_if.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 14 , 0.9640450477600098
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 12 , 13 , 0.9107358455657959
Similarity Always_if.v: 0.9340628385543823

Pirated
Verilog files written for row 105
Preparing data for  Always_if.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 14 , 0.90340256690979
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 12 , 13 , 0.9425821304321289
Similarity Always_if.v: 0.9340628385543823

Pirated
Verilog files written for row 106
Preparing data for  Always_if.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 14 , 0.8968119621276855
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 12 , 13 , 0.9508612155914307
Similarity Always_if.v: 0.9340628385543823

Pirated
Verilog files written for row 107
Preparing data for  Always_if.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 14 , 0.8957390785217285
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 12 , 13 , 0.8917837142944336
Similarity Always_if.v: 0.9340628385543823

Pirated
Verilog files written for row 108
Preparing data for  Always_if.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 14 , 0.9576151371002197
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 12 , 13 , 0.8994162082672119
Similarity Always_if.v: 0.9340628385543823

Pirated
Verilog files written for row 109
Preparing data for  Always_if.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 14 , 0.8941261768341064
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 12 , 13 , 0.9486899375915527
Similarity Always_if.v: 0.9340628385543823

Pirated
Verilog files written for row 110
Preparing data for  Always_if.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 14 , 0.8916411399841309
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 12 , 13 , 0.9558839797973633
Similarity Always_if.v: 0.9340628385543823

Pirated
Verilog files written for row 111
Preparing data for  Always_nolatches.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 62 , 62 , 0.9118356704711914
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 62 , 62 , 0.9074411392211914
Similarity Always_nolatches.v: 0.9138067364692688

Pirated
Verilog files written for row 112
Preparing data for  Always_nolatches.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 64 , 63 , 0.9698441028594971
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 62 , 62 , 0.9044661521911621
Similarity Always_nolatches.v: 0.9806079864501953

Pirated
Verilog files written for row 113
Preparing data for  Always_nolatches.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 64 , 63 , 0.955979585647583
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 62 , 62 , 0.9038846492767334
Similarity Always_nolatches.v: 0.9806079864501953

Pirated
Verilog files written for row 114
Preparing data for  Always_nolatches.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 62 , 62 , 0.890876054763794
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 62 , 62 , 0.9513070583343506
Similarity Always_nolatches.v: 0.9138067364692688

Pirated
Verilog files written for row 115
Preparing data for  Always_nolatches.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 64 , 63 , 0.9107828140258789
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 62 , 62 , 0.9588394165039062
Similarity Always_nolatches.v: 0.9806079864501953

Pirated
Verilog files written for row 116
Preparing data for  Always_nolatches.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 64 , 63 , 0.912959098815918
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 62 , 62 , 0.9589955806732178
Similarity Always_nolatches.v: 0.9806079864501953

Pirated
Verilog files written for row 117
Preparing data for  Always_nolatches.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 64 , 63 , 0.9086771011352539
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 62 , 62 , 0.9051814079284668
Similarity Always_nolatches.v: 0.9806079864501953

Pirated
Verilog files written for row 118
Preparing data for  Always_nolatches.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 64 , 63 , 0.9687290191650391
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 62 , 62 , 0.9072680473327637
Similarity Always_nolatches.v: 0.9806079864501953

Pirated
Verilog files written for row 119
Preparing data for  Always_nolatches.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 64 , 63 , 0.9605879783630371
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 62 , 62 , 0.9068453311920166
Similarity Always_nolatches.v: 0.9806079864501953

Pirated
Verilog files written for row 120
Preparing data for  Always_nolatches.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 64 , 63 , 0.8987584114074707
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 62 , 62 , 0.9678988456726074
Similarity Always_nolatches.v: 0.9806079864501953

Pirated
Verilog files written for row 121
Preparing data for  Andgate.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.897430419921875
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 4 , 3 , 0.8877060413360596
Similarity Andgate.v: 0.12893152236938477

Not pirated
Verilog files written for row 122
Preparing data for  Andgate.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.9493606090545654
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 4 , 3 , 0.8910424709320068
Similarity Andgate.v: 0.12893152236938477

Not pirated
Verilog files written for row 123
Preparing data for  Andgate.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.9564881324768066
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 4 , 3 , 0.8933577537536621
Similarity Andgate.v: 0.12893152236938477

Not pirated
Verilog files written for row 124
Preparing data for  Andgate.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.8918101787567139
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 4 , 3 , 0.951641321182251
Similarity Andgate.v: 0.12893152236938477

Not pirated
Verilog files written for row 125
Preparing data for  Andgate.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.8875284194946289
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 4 , 3 , 0.8850409984588623
Similarity Andgate.v: 0.12893152236938477

Not pirated
Verilog files written for row 126
Preparing data for  Andgate.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.9370017051696777
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 4 , 3 , 0.8778774738311768
Similarity Andgate.v: 0.12893152236938477

Not pirated
Verilog files written for row 127
Preparing data for  Andgate.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.9464373588562012
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 4 , 3 , 0.8864822387695312
Similarity Andgate.v: 0.12893152236938477

Not pirated
Verilog files written for row 128
Preparing data for  Andgate.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.888275146484375
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 4 , 3 , 0.9646453857421875
Similarity Andgate.v: 0.12893152236938477

Not pirated
Verilog files written for row 129
Preparing data for  Andgate.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.900963544845581
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 4 , 3 , 0.8893942832946777
Similarity Andgate.v: 0.12893152236938477

Not pirated
Verilog files written for row 130
Preparing data for  Andgate.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.9440832138061523
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 4 , 3 , 0.8891265392303467
Similarity Andgate.v: 0.12893152236938477

Not pirated
Verilog files written for row 330
Preparing data for  Exams_2012_q1g.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 28 , 32 , 0.9647042751312256
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 55 , 65 , 0.8999512195587158
Similarity Exams_2012_q1g.v: 0.7769338488578796

Pirated
Verilog files written for row 391
Preparing data for  Exams_ece241_2013_q2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 13 , 12 , 0.8923816680908203
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 17 , 20 , 0.9434294700622559
Similarity Exams_ece241_2013_q2.v: 0.8796023726463318

Pirated
Verilog files written for row 392
Preparing data for  Exams_ece241_2013_q2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 13 , 12 , 0.897388219833374
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 17 , 20 , 0.9603710174560547
Similarity Exams_ece241_2013_q2.v: 0.8796023726463318

Pirated
Verilog files written for row 393
Preparing data for  Exams_ece241_2013_q2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 13 , 12 , 0.8932371139526367
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 17 , 20 , 0.8958475589752197
Similarity Exams_ece241_2013_q2.v: 0.8796023726463318

Pirated
Verilog files written for row 394
Preparing data for  Exams_ece241_2013_q2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 13 , 12 , 0.9527428150177002
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 17 , 20 , 0.8928980827331543
Similarity Exams_ece241_2013_q2.v: 0.8796023726463318

Pirated
Verilog files written for row 395
Preparing data for  Exams_ece241_2013_q2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 13 , 12 , 0.9521701335906982
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 17 , 20 , 0.8983616828918457
Similarity Exams_ece241_2013_q2.v: 0.8796023726463318

Pirated
Verilog files written for row 396
Preparing data for  Exams_ece241_2013_q2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 13 , 12 , 0.8955986499786377
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 17 , 20 , 0.9602251052856445
Similarity Exams_ece241_2013_q2.v: 0.8796023726463318

Pirated
Verilog files written for row 397
Preparing data for  Exams_ece241_2013_q2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 13 , 12 , 0.889824628829956
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 17 , 20 , 0.9533309936523438
Similarity Exams_ece241_2013_q2.v: 0.8796023726463318

Pirated
Verilog files written for row 398
Preparing data for  Exams_ece241_2013_q2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 13 , 12 , 0.8901979923248291
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 17 , 20 , 0.8936958312988281
Similarity Exams_ece241_2013_q2.v: 0.8796023726463318

Pirated
Verilog files written for row 399
Preparing data for  Exams_ece241_2013_q2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 13 , 12 , 0.9578285217285156
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 17 , 20 , 0.9099054336547852
Similarity Exams_ece241_2013_q2.v: 0.8796023726463318

Pirated
Verilog files written for row 400
Preparing data for  Exams_ece241_2013_q2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 13 , 12 , 0.8860840797424316
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 17 , 20 , 0.9454402923583984
Similarity Exams_ece241_2013_q2.v: 0.8796023726463318

Pirated
Verilog files written for row 421
Preparing data for  Exams_ece241_2014_q1c.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 24 , 25 , 0.8980681896209717
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 24 , 25 , 0.9464321136474609
Similarity Exams_ece241_2014_q1c.v: 0.8540023565292358

Pirated
Verilog files written for row 423
Preparing data for  Exams_ece241_2014_q1c.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 24 , 25 , 0.8967652320861816
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 24 , 25 , 0.8897464275360107
Similarity Exams_ece241_2014_q1c.v: 0.8540023565292358

Pirated
Verilog files written for row 427
Preparing data for  Exams_ece241_2014_q1c.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 24 , 25 , 0.9582405090332031
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 24 , 25 , 0.8881385326385498
Similarity Exams_ece241_2014_q1c.v: 0.8540023565292358

Pirated
Verilog files written for row 484
Preparing data for  Exams_m2014_q4a.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.8887495994567871
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.9500255584716797
Similarity Exams_m2014_q4a.v: 0.49557891488075256

Not pirated
Verilog files written for row 485
Preparing data for  Exams_m2014_q4a.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.8959658145904541
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.9562859535217285
Similarity Exams_m2014_q4a.v: 0.2576761543750763

Not pirated
Verilog files written for row 487
Preparing data for  Exams_m2014_q4a.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.8947336673736572
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.8941023349761963
Similarity Exams_m2014_q4a.v: 0.2576761543750763

Not pirated
Verilog files written for row 488
Preparing data for  Exams_m2014_q4a.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.9432604312896729
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.8929059505462646
Similarity Exams_m2014_q4a.v: 0.2576761543750763

Not pirated
Verilog files written for row 489
Preparing data for  Exams_m2014_q4a.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.9488821029663086
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.8823702335357666
Similarity Exams_m2014_q4a.v: 0.2576761543750763

Not pirated
Verilog files written for row 511
Preparing data for  Exams_m2014_q4h.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.8797948360443115
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.9335403442382812
Similarity Exams_m2014_q4h.v: 0.16967986524105072

Not pirated
Verilog files written for row 512
Preparing data for  Exams_m2014_q4h.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.8819754123687744
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.8814191818237305
Similarity Exams_m2014_q4h.v: 0.16967986524105072

Not pirated
Verilog files written for row 514
Preparing data for  Exams_m2014_q4h.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.9384474754333496
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.8868985176086426
Similarity Exams_m2014_q4h.v: 0.16967986524105072

Not pirated
Verilog files written for row 516
Preparing data for  Exams_m2014_q4h.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.9538896083831787
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.8946454524993896
Similarity Exams_m2014_q4h.v: 0.16967986524105072

Not pirated
Verilog files written for row 517
Preparing data for  Exams_m2014_q4h.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.8943414688110352
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.9464561939239502
Similarity Exams_m2014_q4h.v: 0.16967986524105072

Not pirated
Verilog files written for row 518
Preparing data for  Exams_m2014_q4h.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.8904352188110352
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.8962211608886719
Similarity Exams_m2014_q4h.v: 0.16967986524105072

Not pirated
Verilog files written for row 520
Preparing data for  Exams_m2014_q4h.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.9401774406433105
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.8920347690582275
Similarity Exams_m2014_q4h.v: 0.16967986524105072

Not pirated
Verilog files written for row 581
Preparing data for  Fadd.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 12 , 16 , 0.9459981918334961
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 12 , 16 , 0.8938319683074951
Similarity Fadd.v: 0.8697160482406616

Pirated
Verilog files written for row 582
Preparing data for  Fadd.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 12 , 16 , 0.8970980644226074
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 12 , 16 , 0.9465575218200684
Similarity Fadd.v: 0.8697160482406616

Pirated
Verilog files written for row 584
Preparing data for  Fadd.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 12 , 16 , 0.8948972225189209
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 12 , 16 , 0.9552609920501709
Similarity Fadd.v: 0.8697160482406616

Pirated
Verilog files written for row 585
Preparing data for  Fadd.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 12 , 16 , 0.9012000560760498
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 12 , 16 , 0.9567322731018066
Similarity Fadd.v: 0.8697160482406616

Pirated
Verilog files written for row 586
Preparing data for  Fadd.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 12 , 16 , 0.8941445350646973
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 12 , 16 , 0.8916287422180176
Similarity Fadd.v: 0.8697160482406616

Pirated
Verilog files written for row 587
Preparing data for  Fadd.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 12 , 16 , 0.9455595016479492
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 12 , 16 , 0.8895494937896729
Similarity Fadd.v: 0.8828097581863403

Pirated
Verilog files written for row 588
Preparing data for  Fadd.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 12 , 16 , 0.8895552158355713
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 12 , 16 , 0.9231929779052734
Similarity Fadd.v: 0.8697160482406616

Pirated
Verilog files written for row 589
Preparing data for  Fadd.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 12 , 16 , 0.8943047523498535
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 12 , 16 , 0.9449596405029297
Similarity Fadd.v: 0.8828097581863403

Pirated
Verilog files written for row 590
Preparing data for  Fadd.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 12 , 16 , 0.8905007839202881
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 12 , 16 , 0.8808095455169678
Similarity Fadd.v: 0.8697160482406616

Pirated
Verilog files written for row 661
Preparing data for  Gates.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 20 , 25 , 0.9521455764770508
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 20 , 25 , 0.8923277854919434
Similarity Gates.v: 0.9410079717636108

Pirated
Verilog files written for row 662
Preparing data for  Gates.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 20 , 25 , 0.9576890468597412
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 20 , 25 , 0.895970344543457
Similarity Gates.v: 0.8445364832878113

Pirated
Verilog files written for row 663
Preparing data for  Gates.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 20 , 25 , 0.8930904865264893
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 20 , 25 , 0.945887565612793
Similarity Gates.v: 0.8445364832878113

Pirated
Verilog files written for row 664
Preparing data for  Gates.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 20 , 25 , 0.9014647006988525
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 20 , 25 , 0.9584040641784668
Similarity Gates.v: 0.8445364832878113

Pirated
Verilog files written for row 665
Preparing data for  Gates.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 20 , 25 , 0.9078934192657471
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 20 , 25 , 0.9647228717803955
Similarity Gates.v: 0.9410079717636108

Pirated
Verilog files written for row 666
Preparing data for  Gates.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 20 , 25 , 0.9199662208557129
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 20 , 25 , 0.8964583873748779
Similarity Gates.v: 0.8445364832878113

Pirated
Verilog files written for row 667
Preparing data for  Gates.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 20 , 25 , 0.9584004878997803
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 20 , 25 , 0.8982727527618408
Similarity Gates.v: 0.9410079717636108

Pirated
Verilog files written for row 668
Preparing data for  Gates.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 20 , 25 , 0.9554266929626465
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 20 , 25 , 0.9032723903656006
Similarity Gates.v: 0.9410079717636108

Pirated
Verilog files written for row 669
Preparing data for  Gates.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 20 , 25 , 0.8911683559417725
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 20 , 25 , 0.9382736682891846
Similarity Gates.v: 0.8445364832878113

Pirated
Verilog files written for row 670
Preparing data for  Gates.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 20 , 25 , 0.8963286876678467
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 20 , 25 , 0.8928380012512207
Similarity Gates.v: 0.9410079717636108

Pirated
Verilog files written for row 671
Preparing data for  Gates100.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 6 , 0.9459841251373291
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 6 , 0.8894877433776855
Similarity Gates100.v: 0.6973022222518921

Pirated
Verilog files written for row 672
Preparing data for  Gates100.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 6 , 0.9490792751312256
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 6 , 0.8832294940948486
Similarity Gates100.v: 0.6973022222518921

Pirated
Verilog files written for row 673
Preparing data for  Gates100.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 6 , 0.8864867687225342
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 6 , 0.9444079399108887
Similarity Gates100.v: 0.6973022222518921

Pirated
Verilog files written for row 674
Preparing data for  Gates100.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 6 , 0.8979232311248779
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 6 , 0.9489009380340576
Similarity Gates100.v: 0.6973022222518921

Pirated
Verilog files written for row 675
Preparing data for  Gates100.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 6 , 0.8952803611755371
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 6 , 0.9552464485168457
Similarity Gates100.v: 0.6973022222518921

Pirated
Verilog files written for row 676
Preparing data for  Gates100.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 6 , 0.8911128044128418
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 6 , 0.8877971172332764
Similarity Gates100.v: 0.6973022222518921

Pirated
Verilog files written for row 677
Preparing data for  Gates100.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 6 , 0.9497768878936768
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 6 , 0.894881010055542
Similarity Gates100.v: 0.6973022222518921

Pirated
Verilog files written for row 678
Preparing data for  Gates100.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 6 , 0.961707353591919
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 6 , 0.8952062129974365
Similarity Gates100.v: 0.6973022222518921

Pirated
Verilog files written for row 679
Preparing data for  Gates100.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 6 , 0.8937277793884277
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 6 , 0.9485800266265869
Similarity Gates100.v: 0.6973022222518921

Pirated
Verilog files written for row 680
Preparing data for  Gates100.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 6 , 0.8969516754150391
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 6 , 0.8919553756713867
Similarity Gates100.v: 0.6973022222518921

Pirated
Verilog files written for row 681
Preparing data for  Gates4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 6 , 0.9392373561859131
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 49 , 57 , 0.8892190456390381
Similarity Gates4.v: 0.879477858543396

Pirated
Verilog files written for row 682
Preparing data for  Gates4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 6 , 0.9375944137573242
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 49 , 57 , 0.896862268447876
Similarity Gates4.v: 0.879477858543396

Pirated
Verilog files written for row 683
Preparing data for  Gates4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 6 , 0.9262833595275879
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 49 , 57 , 0.8969542980194092
Similarity Gates4.v: 0.879477858543396

Pirated
Verilog files written for row 684
Preparing data for  Gates4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 6 , 0.8871669769287109
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 49 , 57 , 0.9479315280914307
Similarity Gates4.v: 0.879477858543396

Pirated
Verilog files written for row 685
Preparing data for  Gates4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 6 , 0.8827991485595703
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 49 , 57 , 0.8958621025085449
Similarity Gates4.v: 0.879477858543396

Pirated
Verilog files written for row 686
Preparing data for  Gates4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 6 , 0.9429895877838135
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 49 , 57 , 0.8944041728973389
Similarity Gates4.v: 0.879477858543396

Pirated
Verilog files written for row 687
Preparing data for  Gates4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 6 , 0.8836982250213623
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 49 , 57 , 0.9508991241455078
Similarity Gates4.v: 0.879477858543396

Pirated
Verilog files written for row 688
Preparing data for  Gates4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 6 , 0.8840053081512451
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 49 , 57 , 0.9512467384338379
Similarity Gates4.v: 0.879477858543396

Pirated
Verilog files written for row 689
Preparing data for  Gates4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 6 , 0.8931925296783447
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 49 , 57 , 0.9031751155853271
Similarity Gates4.v: 0.879477858543396

Pirated
Verilog files written for row 690
Preparing data for  Gates4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 6 , 0.9449436664581299
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 49 , 57 , 0.8976657390594482
Similarity Gates4.v: 0.879477858543396

Pirated
Verilog files written for row 691
Preparing data for  Gatesv100.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 26 , 29 , 0.9516096115112305
An error occurred:  line:10: before: "+"
Verilog files written for row 692
Preparing data for  Gatesv100.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 28 , 31 , 0.9556999206542969
An error occurred:  line:10: before: "+"
Verilog files written for row 693
Preparing data for  Gatesv100.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 26 , 29 , 0.8936829566955566
An error occurred:  line:10: before: "+"
Verilog files written for row 694
Preparing data for  Gatesv100.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 26 , 29 , 0.8909006118774414
An error occurred:  line:10: before: "+"
Verilog files written for row 695
Preparing data for  Gatesv100.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 26 , 29 , 0.9493498802185059
An error occurred:  line:10: before: "+"
Verilog files written for row 697
Preparing data for  Gatesv100.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 26 , 29 , 0.9460394382476807
An error occurred:  line:10: before: "+"
Verilog files written for row 698
Preparing data for  Gatesv100.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 26 , 29 , 0.8859596252441406
An error occurred:  line:10: before: "+"
Verilog files written for row 699
Preparing data for  Gatesv100.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 26 , 29 , 0.8971641063690186
An error occurred:  line:10: before: "+"
Verilog files written for row 700
Preparing data for  Gatesv100.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 26 , 29 , 0.9424026012420654
An error occurred:  line:10: before: "+"
Verilog files written for row 701
Preparing data for  Hadd.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 6 , 6 , 0.8947503566741943
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 9 , 9 , 0.9395484924316406
Similarity Hadd.v: 0.2568970024585724

Not pirated
Verilog files written for row 702
Preparing data for  Hadd.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 6 , 6 , 0.8841381072998047
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 9 , 9 , 0.9535057544708252
Similarity Hadd.v: 0.2568970024585724

Not pirated
Verilog files written for row 703
Preparing data for  Hadd.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 6 , 6 , 0.8932034969329834
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 9 , 9 , 0.8908102512359619
Similarity Hadd.v: 0.2568970024585724

Not pirated
Verilog files written for row 704
Preparing data for  Hadd.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 6 , 6 , 0.9572117328643799
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 9 , 9 , 0.8918545246124268
Similarity Hadd.v: 0.2568970024585724

Not pirated
Verilog files written for row 705
Preparing data for  Hadd.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 6 , 6 , 0.8959870338439941
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 9 , 9 , 0.9510810375213623
Similarity Hadd.v: 0.2568970024585724

Not pirated
Verilog files written for row 706
Preparing data for  Hadd.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 6 , 6 , 0.8968555927276611
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 9 , 9 , 0.8926393985748291
Similarity Hadd.v: 0.2568970024585724

Not pirated
Verilog files written for row 707
Preparing data for  Hadd.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 6 , 6 , 0.9411709308624268
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 9 , 9 , 0.8892793655395508
Similarity Hadd.v: 0.2568970024585724

Not pirated
Verilog files written for row 708
Preparing data for  Hadd.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 6 , 6 , 0.9382188320159912
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 9 , 9 , 0.8847732543945312
Similarity Hadd.v: 0.2568970024585724

Not pirated
Verilog files written for row 709
Preparing data for  Hadd.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 6 , 6 , 0.8995265960693359
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 9 , 9 , 0.9502384662628174
Similarity Hadd.v: 0.2568970024585724

Not pirated
Verilog files written for row 710
Preparing data for  Hadd.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 6 , 6 , 0.8926715850830078
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 9 , 9 , 0.9623310565948486
Similarity Hadd.v: 0.2568970024585724

Not pirated
Verilog files written for row 711
Preparing data for  Kmap1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 6 , 5 , 0.8944580554962158
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 10 , 9 , 0.8945777416229248
Similarity Kmap1.v: 0.04012535139918327

Not pirated
Verilog files written for row 713
Preparing data for  Kmap1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 6 , 5 , 0.9558014869689941
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 10 , 9 , 0.8932101726531982
Similarity Kmap1.v: 0.04012535139918327

Not pirated
Verilog files written for row 714
Preparing data for  Kmap1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 6 , 5 , 0.8861584663391113
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 10 , 9 , 0.9489398002624512
Similarity Kmap1.v: 0.04012535139918327

Not pirated
Verilog files written for row 715
Preparing data for  Kmap1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 6 , 5 , 0.8999059200286865
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 10 , 9 , 0.8896274566650391
Similarity Kmap1.v: 0.04012535139918327

Not pirated
Verilog files written for row 734
Preparing data for  Kmap3.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 9 , 9 , 0.9588606357574463
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 11 , 13 , 0.8986959457397461
Similarity Kmap3.v: 0.886630117893219

Pirated
Verilog files written for row 851
Preparing data for  Mt2015_eq2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.8911993503570557
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 11 , 8 , 0.9546794891357422
Similarity Mt2015_eq2.v: -0.3383949100971222

Not pirated
Verilog files written for row 852
Preparing data for  Mt2015_eq2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.8931653499603271
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 11 , 8 , 0.9586918354034424
Similarity Mt2015_eq2.v: -0.3383949100971222

Not pirated
Verilog files written for row 853
Preparing data for  Mt2015_eq2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.9004940986633301
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 11 , 8 , 0.8979682922363281
Similarity Mt2015_eq2.v: -0.3383949100971222

Not pirated
Verilog files written for row 854
Preparing data for  Mt2015_eq2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.9488730430603027
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 11 , 8 , 0.8932256698608398
Similarity Mt2015_eq2.v: -0.3383949100971222

Not pirated
Verilog files written for row 855
Preparing data for  Mt2015_eq2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.9530580043792725
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 11 , 8 , 0.8868205547332764
Similarity Mt2015_eq2.v: -0.3383949100971222

Not pirated
Verilog files written for row 856
Preparing data for  Mt2015_eq2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.8778643608093262
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 11 , 8 , 0.951040506362915
Similarity Mt2015_eq2.v: -0.3383949100971222

Not pirated
Verilog files written for row 857
Preparing data for  Mt2015_eq2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.8948731422424316
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 11 , 8 , 0.8906989097595215
Similarity Mt2015_eq2.v: -0.3383949100971222

Not pirated
Verilog files written for row 858
Preparing data for  Mt2015_eq2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.9561207294464111
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 11 , 8 , 0.896019458770752
Similarity Mt2015_eq2.v: -0.3383949100971222

Not pirated
Verilog files written for row 859
Preparing data for  Mt2015_eq2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.9537830352783203
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 11 , 8 , 0.9014875888824463
Similarity Mt2015_eq2.v: -0.3383949100971222

Not pirated
Verilog files written for row 860
Preparing data for  Mt2015_eq2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.8937506675720215
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 11 , 8 , 0.9537420272827148
Similarity Mt2015_eq2.v: -0.3383949100971222

Not pirated
Verilog files written for row 861
Preparing data for  Mt2015_q4a.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 5 , 0.8908450603485107
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 5 , 0.8934822082519531
Similarity Mt2015_q4a.v: 0.40851616859436035

Not pirated
Verilog files written for row 862
Preparing data for  Mt2015_q4a.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 5 , 0.9501662254333496
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 5 , 0.8948650360107422
Similarity Mt2015_q4a.v: 0.40851616859436035

Not pirated
Verilog files written for row 863
Preparing data for  Mt2015_q4a.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 5 , 0.9619228839874268
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 5 , 0.902026891708374
Similarity Mt2015_q4a.v: 0.40851616859436035

Not pirated
Verilog files written for row 864
Preparing data for  Mt2015_q4a.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 5 , 0.892798900604248
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 5 , 0.9589109420776367
Similarity Mt2015_q4a.v: 0.40851616859436035

Not pirated
Verilog files written for row 865
Preparing data for  Mt2015_q4a.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 5 , 0.8964645862579346
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 5 , 0.8929812908172607
Similarity Mt2015_q4a.v: 0.40851616859436035

Not pirated
Verilog files written for row 866
Preparing data for  Mt2015_q4a.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 5 , 0.9565656185150146
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 5 , 0.9034464359283447
Similarity Mt2015_q4a.v: 0.40851616859436035

Not pirated
Verilog files written for row 867
Preparing data for  Mt2015_q4a.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 5 , 0.8859295845031738
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 5 , 0.9400553703308105
Similarity Mt2015_q4a.v: 0.40851616859436035

Not pirated
Verilog files written for row 868
Preparing data for  Mt2015_q4a.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 5 , 0.9040482044219971
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 5 , 0.9036483764648438
Similarity Mt2015_q4a.v: 0.40851616859436035

Not pirated
Verilog files written for row 869
Preparing data for  Mt2015_q4a.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 5 , 0.9568886756896973
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 5 , 0.8963155746459961
Similarity Mt2015_q4a.v: 0.40851616859436035

Not pirated
Verilog files written for row 870
Preparing data for  Mt2015_q4a.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 5 , 0.8769199848175049
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 5 , 0.9471335411071777
Similarity Mt2015_q4a.v: 0.40851616859436035

Not pirated
Verilog files written for row 871
Preparing data for  Mux256to1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.8966760635375977
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 4 , 3 , 0.951817512512207
Similarity Mux256to1.v: 0.6743826270103455

Pirated
Verilog files written for row 872
Preparing data for  Mux256to1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.8913469314575195
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 4 , 3 , 0.8905482292175293
Similarity Mux256to1.v: 0.6743826270103455

Pirated
Verilog files written for row 873
Preparing data for  Mux256to1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.9476230144500732
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 4 , 3 , 0.8908369541168213
Similarity Mux256to1.v: 0.6743826270103455

Pirated
Verilog files written for row 874
Preparing data for  Mux256to1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.8959529399871826
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 4 , 3 , 0.9592380523681641
Similarity Mux256to1.v: 0.6743826270103455

Pirated
Verilog files written for row 875
Preparing data for  Mux256to1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.9091503620147705
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 4 , 3 , 0.8951759338378906
Similarity Mux256to1.v: 0.6743826270103455

Pirated
Verilog files written for row 876
Preparing data for  Mux256to1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.955542802810669
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 4 , 3 , 0.8960573673248291
Similarity Mux256to1.v: 0.6743826270103455

Pirated
Verilog files written for row 877
Preparing data for  Mux256to1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.9537103176116943
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 4 , 3 , 0.898054838180542
Similarity Mux256to1.v: 0.6743826270103455

Pirated
Verilog files written for row 878
Preparing data for  Mux256to1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.8946349620819092
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 4 , 3 , 0.9617917537689209
Similarity Mux256to1.v: 0.6743826270103455

Pirated
Verilog files written for row 879
Preparing data for  Mux256to1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.8879802227020264
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 4 , 3 , 0.9498856067657471
Similarity Mux256to1.v: 0.6743826270103455

Pirated
Verilog files written for row 880
Preparing data for  Mux256to1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 4 , 3 , 0.8940739631652832
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 4 , 3 , 0.8823933601379395
Similarity Mux256to1.v: 0.6743826270103455

Pirated
Verilog files written for row 881
Preparing data for  Mux256to1v.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 14 , 0.9553945064544678
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 14 , 0.9015371799468994
Similarity Mux256to1v.v: 0.8134898543357849

Pirated
Verilog files written for row 882
Preparing data for  Mux256to1v.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 14 , 0.8923816680908203
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 14 , 0.9610662460327148
Similarity Mux256to1v.v: 0.8134898543357849

Pirated
Verilog files written for row 883
Preparing data for  Mux256to1v.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 14 , 0.8990495204925537
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 14 , 0.9545581340789795
Similarity Mux256to1v.v: 0.8134898543357849

Pirated
Verilog files written for row 884
Preparing data for  Mux256to1v.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 14 , 0.8914399147033691
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 14 , 0.8933815956115723
Similarity Mux256to1v.v: 0.8134898543357849

Pirated
Verilog files written for row 885
Preparing data for  Mux256to1v.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 14 , 0.9491117000579834
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 14 , 0.9004898071289062
Similarity Mux256to1v.v: 0.8134898543357849

Pirated
Verilog files written for row 886
Preparing data for  Mux256to1v.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 14 , 0.9566936492919922
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 14 , 0.9014387130737305
Similarity Mux256to1v.v: 0.8134898543357849

Pirated
Verilog files written for row 887
Preparing data for  Mux256to1v.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 14 , 0.8969442844390869
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 14 , 0.9651196002960205
Similarity Mux256to1v.v: 0.8134898543357849

Pirated
Verilog files written for row 888
Preparing data for  Mux256to1v.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 14 , 0.8985335826873779
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 14 , 0.9007189273834229
Similarity Mux256to1v.v: 0.8134898543357849

Pirated
Verilog files written for row 889
Preparing data for  Mux256to1v.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 14 , 0.9810903072357178
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 14 , 0.9011631011962891
Similarity Mux256to1v.v: 0.8134898543357849

Pirated
Verilog files written for row 890
Preparing data for  Mux256to1v.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 14 , 0.9012689590454102
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 14 , 0.9550421237945557
Similarity Mux256to1v.v: 0.8134898543357849

Pirated
Verilog files written for row 891
Preparing data for  Mux2to1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.88775634765625
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.886864423751831
Similarity Mux2to1.v: 0.49557891488075256

Not pirated
Verilog files written for row 892
Preparing data for  Mux2to1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.9430146217346191
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.901425838470459
Similarity Mux2to1.v: 0.49557891488075256

Not pirated
Verilog files written for row 893
Preparing data for  Mux2to1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.9538230895996094
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.8967983722686768
Similarity Mux2to1.v: 0.49557891488075256

Not pirated
Verilog files written for row 894
Preparing data for  Mux2to1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.8992676734924316
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.944399356842041
Similarity Mux2to1.v: 0.49557891488075256

Not pirated
Verilog files written for row 895
Preparing data for  Mux2to1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.8952600955963135
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.8989582061767578
Similarity Mux2to1.v: 0.49557891488075256

Not pirated
Verilog files written for row 896
Preparing data for  Mux2to1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.9627745151519775
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.8975372314453125
Similarity Mux2to1.v: 0.49557891488075256

Not pirated
Verilog files written for row 897
Preparing data for  Mux2to1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.8987123966217041
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.9519808292388916
Similarity Mux2to1.v: 0.49557891488075256

Not pirated
Verilog files written for row 898
Preparing data for  Mux2to1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.8949077129364014
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.9468393325805664
Similarity Mux2to1.v: 0.49557891488075256

Not pirated
Verilog files written for row 899
Preparing data for  Mux2to1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.9188299179077148
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.8941388130187988
Similarity Mux2to1.v: 0.49557891488075256

Not pirated
Verilog files written for row 900
Preparing data for  Mux2to1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.9568495750427246
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.8996214866638184
Similarity Mux2to1.v: 0.49557891488075256

Not pirated
Verilog files written for row 901
Preparing data for  Mux2to1v.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.9635343551635742
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.9022586345672607
Similarity Mux2to1v.v: 0.49557891488075256

Not pirated
Verilog files written for row 902
Preparing data for  Mux2to1v.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.8975872993469238
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.9605703353881836
Similarity Mux2to1v.v: 0.49557891488075256

Not pirated
Verilog files written for row 903
Preparing data for  Mux2to1v.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.8999283313751221
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.887152910232544
Similarity Mux2to1v.v: 0.49557891488075256

Not pirated
Verilog files written for row 904
Preparing data for  Mux2to1v.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.9453322887420654
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.8950567245483398
Similarity Mux2to1v.v: 0.49557891488075256

Not pirated
Verilog files written for row 905
Preparing data for  Mux2to1v.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.8776223659515381
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.9498941898345947
Similarity Mux2to1v.v: 0.49557891488075256

Not pirated
Verilog files written for row 906
Preparing data for  Mux2to1v.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.8964085578918457
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.8917856216430664
Similarity Mux2to1v.v: 0.49557891488075256

Not pirated
Verilog files written for row 907
Preparing data for  Mux2to1v.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.9364035129547119
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.8992278575897217
Similarity Mux2to1v.v: 0.49557891488075256

Not pirated
Verilog files written for row 908
Preparing data for  Mux2to1v.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.9648747444152832
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.8829624652862549
Similarity Mux2to1v.v: 0.49557891488075256

Not pirated
Verilog files written for row 909
Preparing data for  Mux2to1v.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.8959870338439941
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.9458374977111816
Similarity Mux2to1v.v: 0.49557891488075256

Not pirated
Verilog files written for row 910
Preparing data for  Mux2to1v.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.8974933624267578
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.8903214931488037
Similarity Mux2to1v.v: 0.49557891488075256

Not pirated
Verilog files written for row 932
Preparing data for  Popcount255.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
An error occurred: maximum recursion depth exceeded
Verilog files written for row 933
Preparing data for  Popcount255.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
An error occurred: maximum recursion depth exceeded
Verilog files written for row 934
Preparing data for  Popcount255.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
An error occurred: maximum recursion depth exceeded
Verilog files written for row 935
Preparing data for  Popcount255.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
An error occurred: maximum recursion depth exceeded
Verilog files written for row 936
Preparing data for  Popcount255.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
An error occurred: maximum recursion depth exceeded
Verilog files written for row 937
Preparing data for  Popcount255.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
An error occurred: maximum recursion depth exceeded
Verilog files written for row 938
Preparing data for  Popcount255.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
An error occurred: maximum recursion depth exceeded
Verilog files written for row 940
Preparing data for  Popcount255.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
An error occurred: maximum recursion depth exceeded
Verilog files written for row 948
Preparing data for  Popcount3.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
An error occurred:  line:12: before: "integer"
Verilog files written for row 951
Preparing data for  Reduction.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 3 , 2 , 0.8881638050079346
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 3 , 2 , 0.9461662769317627
Similarity Reduction.v: -0.14473722875118256

Not pirated
Verilog files written for row 952
Preparing data for  Reduction.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 3 , 2 , 0.8890042304992676
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 3 , 2 , 0.9475386142730713
Similarity Reduction.v: -0.14473722875118256

Not pirated
Verilog files written for row 953
Preparing data for  Reduction.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 3 , 2 , 0.8951911926269531
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 3 , 2 , 0.8893461227416992
Similarity Reduction.v: -0.14473722875118256

Not pirated
Verilog files written for row 954
Preparing data for  Reduction.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 3 , 2 , 0.9553797245025635
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 3 , 2 , 0.9005868434906006
Similarity Reduction.v: -0.14473722875118256

Not pirated
Verilog files written for row 955
Preparing data for  Reduction.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 3 , 2 , 0.96146559715271
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 3 , 2 , 0.9097747802734375
Similarity Reduction.v: -0.14473722875118256

Not pirated
Verilog files written for row 956
Preparing data for  Reduction.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 3 , 2 , 0.8930373191833496
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 3 , 2 , 0.9507591724395752
Similarity Reduction.v: -0.14473722875118256

Not pirated
Verilog files written for row 957
Preparing data for  Reduction.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 3 , 2 , 0.8931307792663574
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 3 , 2 , 0.9433043003082275
Similarity Reduction.v: -0.14473722875118256

Not pirated
Verilog files written for row 958
Preparing data for  Reduction.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 3 , 2 , 0.9020352363586426
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 3 , 2 , 0.89028000831604
Similarity Reduction.v: -0.14473722875118256

Not pirated
Verilog files written for row 959
Preparing data for  Reduction.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 3 , 2 , 0.9549944400787354
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 3 , 2 , 0.8962161540985107
Similarity Reduction.v: -0.14473722875118256

Not pirated
Verilog files written for row 960
Preparing data for  Reduction.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 3 , 2 , 0.8901956081390381
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 3 , 2 , 0.957080602645874
Similarity Reduction.v: -0.14473722875118256

Not pirated
Verilog files written for row 961
Preparing data for  Ringer.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 7 , 0.8970658779144287
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 7 , 0.8953855037689209
Similarity Ringer.v: 0.7115850448608398

Pirated
Verilog files written for row 962
Preparing data for  Ringer.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 7 , 0.9455502033233643
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 7 , 0.8973920345306396
Similarity Ringer.v: 0.7115850448608398

Pirated
Verilog files written for row 963
Preparing data for  Ringer.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 7 , 0.8898086547851562
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 7 , 0.9502277374267578
Similarity Ringer.v: 0.7115850448608398

Pirated
Verilog files written for row 964
Preparing data for  Ringer.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 7 , 0.8835158348083496
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 7 , 0.9622652530670166
Similarity Ringer.v: 0.7115850448608398

Pirated
Verilog files written for row 965
Preparing data for  Ringer.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 7 , 0.9063267707824707
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 7 , 0.894092321395874
Similarity Ringer.v: 0.7115850448608398

Pirated
Verilog files written for row 966
Preparing data for  Ringer.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 7 , 0.9568643569946289
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 7 , 0.8986976146697998
Similarity Ringer.v: 0.7115850448608398

Pirated
Verilog files written for row 967
Preparing data for  Ringer.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 7 , 0.9011645317077637
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 7 , 0.9500706195831299
Similarity Ringer.v: 0.7115850448608398

Pirated
Verilog files written for row 968
Preparing data for  Ringer.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 7 , 0.8991773128509521
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 7 , 0.961505651473999
Similarity Ringer.v: 0.7115850448608398

Pirated
Verilog files written for row 969
Preparing data for  Ringer.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 7 , 0.8909106254577637
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 7 , 0.8946671485900879
Similarity Ringer.v: 0.7115850448608398

Pirated
Verilog files written for row 970
Preparing data for  Ringer.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 7 , 0.9565556049346924
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 7 , 0.8883893489837646
Similarity Ringer.v: 0.7115850448608398

Pirated
Verilog files written for row 1011
Preparing data for  Step_one.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.8853018283843994
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.9542028903961182
Similarity Step_one.v: 0.040829915553331375

Not pirated
Verilog files written for row 1012
Preparing data for  Step_one.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.8991889953613281
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.8842136859893799
Similarity Step_one.v: 0.040829915553331375

Not pirated
Verilog files written for row 1013
Preparing data for  Step_one.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.9493045806884766
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.894930362701416
Similarity Step_one.v: 0.040829915553331375

Not pirated
Verilog files written for row 1014
Preparing data for  Step_one.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.9517624378204346
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.9042525291442871
Similarity Step_one.v: 0.040829915553331375

Not pirated
Verilog files written for row 1015
Preparing data for  Step_one.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.888847827911377
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.9549190998077393
Similarity Step_one.v: 0.040829915553331375

Not pirated
Verilog files written for row 1016
Preparing data for  Step_one.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.8925409317016602
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.9585843086242676
Similarity Step_one.v: 0.040829915553331375

Not pirated
Verilog files written for row 1017
Preparing data for  Step_one.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.9052343368530273
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.8935370445251465
Similarity Step_one.v: 0.040829915553331375

Not pirated
Verilog files written for row 1018
Preparing data for  Step_one.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.9681017398834229
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.9012451171875
Similarity Step_one.v: 0.040829915553331375

Not pirated
Verilog files written for row 1019
Preparing data for  Step_one.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.9018089771270752
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.9600188732147217
Similarity Step_one.v: 0.040829915553331375

Not pirated
Verilog files written for row 1020
Preparing data for  Step_one.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.8948860168457031
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.8967103958129883
Similarity Step_one.v: 0.040829915553331375

Not pirated
Verilog files written for row 1041
Preparing data for  Thermostat.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 12 , 0.9616837501525879
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 12 , 0.8894262313842773
Similarity Thermostat.v: 0.9269443154335022

Pirated
Verilog files written for row 1042
Preparing data for  Thermostat.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 12 , 0.8877153396606445
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 12 , 0.9450886249542236
Similarity Thermostat.v: 0.9269443154335022

Pirated
Verilog files written for row 1043
Preparing data for  Thermostat.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 12 , 0.8887429237365723
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 12 , 0.9507079124450684
Similarity Thermostat.v: 0.9273630380630493

Pirated
Verilog files written for row 1044
Preparing data for  Thermostat.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 12 , 0.8967626094818115
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 12 , 0.9493141174316406
Similarity Thermostat.v: 0.9269443154335022

Pirated
Verilog files written for row 1045
Preparing data for  Thermostat.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 12 , 0.8989410400390625
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 12 , 0.8931241035461426
Similarity Thermostat.v: 0.9269443154335022

Pirated
Verilog files written for row 1046
Preparing data for  Thermostat.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 12 , 0.9637064933776855
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 12 , 0.9021573066711426
Similarity Thermostat.v: 0.9269443154335022

Pirated
Verilog files written for row 1047
Preparing data for  Thermostat.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 12 , 0.8979475498199463
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 12 , 0.9421787261962891
Similarity Thermostat.v: 0.9269443154335022

Pirated
Verilog files written for row 1048
Preparing data for  Thermostat.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 12 , 0.901395320892334
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 12 , 0.9070632457733154
Similarity Thermostat.v: 0.9269443154335022

Pirated
Verilog files written for row 1049
Preparing data for  Thermostat.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 12 , 0.9523043632507324
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 12 , 0.9021940231323242
Similarity Thermostat.v: 0.9269443154335022

Pirated
Verilog files written for row 1050
Preparing data for  Thermostat.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 12 , 0.9543607234954834
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 12 , 0.9022736549377441
Similarity Thermostat.v: 0.9269443154335022

Pirated
Verilog files written for row 1061
Preparing data for  Vector0.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 13 , 0.9035940170288086
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 15 , 13 , 0.9632155895233154
Similarity Vector0.v: 0.6427968740463257

Pirated
Verilog files written for row 1062
Preparing data for  Vector0.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 13 , 0.903975248336792
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 15 , 13 , 0.9603440761566162
Similarity Vector0.v: 0.6427968740463257

Pirated
Verilog files written for row 1063
Preparing data for  Vector0.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 13 , 0.9084839820861816
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 15 , 13 , 0.8897886276245117
Similarity Vector0.v: 0.6427968740463257

Pirated
Verilog files written for row 1064
Preparing data for  Vector0.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 13 , 0.9577183723449707
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 15 , 13 , 0.9001076221466064
Similarity Vector0.v: 0.6427968740463257

Pirated
Verilog files written for row 1065
Preparing data for  Vector0.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 13 , 0.8884203433990479
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 15 , 13 , 0.9530613422393799
Similarity Vector0.v: 0.6427968740463257

Pirated
Verilog files written for row 1066
Preparing data for  Vector0.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 13 , 0.897416353225708
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 15 , 13 , 0.8919165134429932
Similarity Vector0.v: 0.6427968740463257

Pirated
Verilog files written for row 1067
Preparing data for  Vector0.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 13 , 0.9452247619628906
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 15 , 13 , 0.8933050632476807
Similarity Vector0.v: 0.6427968740463257

Pirated
Verilog files written for row 1068
Preparing data for  Vector0.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 13 , 0.9605467319488525
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 15 , 13 , 0.8998329639434814
Similarity Vector0.v: 0.6427968740463257

Pirated
Verilog files written for row 1069
Preparing data for  Vector0.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 13 , 0.9005134105682373
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 15 , 13 , 0.9542107582092285
Similarity Vector0.v: 0.6427968740463257

Pirated
Verilog files written for row 1070
Preparing data for  Vector0.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 13 , 0.9090151786804199
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 15 , 13 , 0.9560012817382812
Similarity Vector0.v: 0.6427968740463257

Pirated
Verilog files written for row 1071
Preparing data for  Vector1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 9 , 8 , 0.8958194255828857
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 9 , 8 , 0.90195631980896
Similarity Vector1.v: 0.7024053931236267

Pirated
Verilog files written for row 1072
Preparing data for  Vector1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 9 , 8 , 0.9629950523376465
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 9 , 8 , 0.901646614074707
Similarity Vector1.v: 0.7024053931236267

Pirated
Verilog files written for row 1073
Preparing data for  Vector1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 9 , 8 , 0.9769163131713867
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 9 , 8 , 0.9019861221313477
Similarity Vector1.v: 0.7024053931236267

Pirated
Verilog files written for row 1074
Preparing data for  Vector1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 9 , 8 , 0.896094560623169
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 9 , 8 , 0.9655935764312744
Similarity Vector1.v: 0.7024053931236267

Pirated
Verilog files written for row 1075
Preparing data for  Vector1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 9 , 8 , 0.9069457054138184
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 9 , 8 , 0.8932528495788574
Similarity Vector1.v: 0.7024053931236267

Pirated
Verilog files written for row 1076
Preparing data for  Vector1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 9 , 8 , 0.95076584815979
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 9 , 8 , 0.8912098407745361
Similarity Vector1.v: 0.7024053931236267

Pirated
Verilog files written for row 1077
Preparing data for  Vector1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 9 , 8 , 0.904059648513794
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 9 , 8 , 0.9510354995727539
Similarity Vector1.v: 0.7024053931236267

Pirated
Verilog files written for row 1078
Preparing data for  Vector1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 9 , 8 , 0.900409460067749
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 9 , 8 , 0.8940982818603516
Similarity Vector1.v: 0.7024053931236267

Pirated
Verilog files written for row 1079
Preparing data for  Vector1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 9 , 8 , 0.947507381439209
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 9 , 8 , 0.8964543342590332
Similarity Vector1.v: 0.7024053931236267

Pirated
Verilog files written for row 1080
Preparing data for  Vector1.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 9 , 8 , 0.8981974124908447
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 9 , 8 , 0.9574146270751953
Similarity Vector1.v: 0.7024053931236267

Pirated
Verilog files written for row 1085
Preparing data for  Vector100r.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 303 , 401 , 0.9508578777313232
An error occurred:  line:7: before: "integer"
Verilog files written for row 1091
Preparing data for  Vector2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 15 , 17 , 0.9033176898956299
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 15 , 17 , 0.8924953937530518
Similarity Vector2.v: 0.6875048875808716

Pirated
Verilog files written for row 1092
Preparing data for  Vector2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 15 , 17 , 0.9480085372924805
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 15 , 17 , 0.9056658744812012
Similarity Vector2.v: 0.6875048875808716

Pirated
Verilog files written for row 1093
Preparing data for  Vector2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 15 , 17 , 0.978395938873291
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 15 , 17 , 0.9012038707733154
Similarity Vector2.v: 0.6875048875808716

Pirated
Verilog files written for row 1094
Preparing data for  Vector2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 15 , 17 , 0.9057979583740234
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 15 , 17 , 0.9494097232818604
Similarity Vector2.v: 0.6875048875808716

Pirated
Verilog files written for row 1095
Preparing data for  Vector2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 15 , 17 , 0.9007291793823242
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 15 , 17 , 0.9677388668060303
Similarity Vector2.v: 0.6875048875808716

Pirated
Verilog files written for row 1096
Preparing data for  Vector2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 15 , 17 , 0.9020202159881592
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 15 , 17 , 0.8933720588684082
Similarity Vector2.v: 0.6875048875808716

Pirated
Verilog files written for row 1097
Preparing data for  Vector2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 15 , 17 , 0.9499237537384033
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 15 , 17 , 0.8946731090545654
Similarity Vector2.v: 0.6875048875808716

Pirated
Verilog files written for row 1098
Preparing data for  Vector2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 15 , 17 , 0.8967690467834473
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 15 , 17 , 0.963404655456543
Similarity Vector2.v: 0.6875048875808716

Pirated
Verilog files written for row 1099
Preparing data for  Vector2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 15 , 17 , 0.9026682376861572
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 15 , 17 , 0.949230432510376
Similarity Vector2.v: 0.6875048875808716

Pirated
Verilog files written for row 1100
Preparing data for  Vector2.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 15 , 17 , 0.9042825698852539
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 15 , 17 , 0.8922438621520996
Similarity Vector2.v: 0.6875048875808716

Pirated
Verilog files written for row 1101
Preparing data for  Vector3.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 10 , 1.046358346939087
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 10 , 0.9064750671386719
Similarity Vector3.v: 0.6372836828231812

Pirated
Verilog files written for row 1102
Preparing data for  Vector3.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 10 , 0.9528241157531738
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 10 , 0.9099318981170654
Similarity Vector3.v: 0.6372836828231812

Pirated
Verilog files written for row 1103
Preparing data for  Vector3.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 10 , 0.9054484367370605
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 10 , 0.96632981300354
Similarity Vector3.v: 0.6372836828231812

Pirated
Verilog files written for row 1104
Preparing data for  Vector3.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 10 , 0.9061505794525146
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 10 , 0.9035158157348633
Similarity Vector3.v: 0.6372836828231812

Pirated
Verilog files written for row 1105
Preparing data for  Vector3.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 10 , 0.9734940528869629
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 10 , 0.8999474048614502
Similarity Vector3.v: 0.6372836828231812

Pirated
Verilog files written for row 1106
Preparing data for  Vector3.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 10 , 0.9728422164916992
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 10 , 0.9024531841278076
Similarity Vector3.v: 0.6372836828231812

Pirated
Verilog files written for row 1107
Preparing data for  Vector3.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 10 , 0.9054660797119141
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 10 , 0.9642040729522705
Similarity Vector3.v: 0.6372836828231812

Pirated
Verilog files written for row 1108
Preparing data for  Vector3.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 10 , 0.908715009689331
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 10 , 0.974083423614502
Similarity Vector3.v: 0.6372836828231812

Pirated
Verilog files written for row 1109
Preparing data for  Vector3.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 10 , 0.9034528732299805
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 10 , 0.8986210823059082
Similarity Vector3.v: 0.6372836828231812

Pirated
Verilog files written for row 1110
Preparing data for  Vector3.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 14 , 10 , 0.9751694202423096
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 14 , 10 , 0.9055459499359131
Similarity Vector3.v: 0.6372836828231812

Pirated
Verilog files written for row 1111
Preparing data for  Vector4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 75 , 98 , 0.9606342315673828
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 75 , 98 , 0.908921480178833
Similarity Vector4.v: -0.6280879974365234

Pirated
Verilog files written for row 1112
Preparing data for  Vector4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 75 , 98 , 0.95168137550354
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 75 , 98 , 0.9567770957946777
Similarity Vector4.v: -0.6280879974365234

Pirated
Verilog files written for row 1113
Preparing data for  Vector4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 75 , 98 , 0.9185891151428223
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 75 , 98 , 0.9676716327667236
Similarity Vector4.v: -0.6280879974365234

Pirated
Verilog files written for row 1114
Preparing data for  Vector4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 75 , 98 , 0.9639148712158203
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 75 , 98 , 0.9046177864074707
Similarity Vector4.v: -0.6280879974365234

Pirated
Verilog files written for row 1115
Preparing data for  Vector4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 75 , 98 , 0.9854552745819092
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 75 , 98 , 0.9101204872131348
Similarity Vector4.v: -0.6280879974365234

Pirated
Verilog files written for row 1116
Preparing data for  Vector4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 75 , 98 , 0.9741508960723877
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 75 , 98 , 0.9098818302154541
Similarity Vector4.v: -0.6280879974365234

Pirated
Verilog files written for row 1117
Preparing data for  Vector4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 75 , 98 , 0.9652981758117676
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 75 , 98 , 0.9710569381713867
Similarity Vector4.v: -0.6280879974365234

Pirated
Verilog files written for row 1118
Preparing data for  Vector4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 75 , 98 , 0.964716911315918
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 75 , 98 , 0.969520092010498
Similarity Vector4.v: -0.6280879974365234

Pirated
Verilog files written for row 1119
Preparing data for  Vector4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 75 , 98 , 0.9317967891693115
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 75 , 98 , 0.977057695388794
Similarity Vector4.v: -0.6280879974365234

Pirated
Verilog files written for row 1120
Preparing data for  Vector4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 75 , 98 , 0.917090654373169
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 75 , 98 , 0.9137041568756104
Similarity Vector4.v: -0.6280879974365234

Pirated
Verilog files written for row 1141
Preparing data for  Vectorr.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 27 , 33 , 1.0030624866485596
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 27 , 33 , 0.9027678966522217
Similarity Vectorr.v: 0.6044714450836182

Pirated
Verilog files written for row 1142
Preparing data for  Vectorr.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 27 , 33 , 0.9522747993469238
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 27 , 33 , 0.9498696327209473
Similarity Vectorr.v: 0.6044714450836182

Pirated
Verilog files written for row 1143
Preparing data for  Vectorr.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 27 , 33 , 0.9052712917327881
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 27 , 33 , 0.8965907096862793
Similarity Vectorr.v: 0.6044714450836182

Pirated
Verilog files written for row 1144
Preparing data for  Vectorr.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 27 , 33 , 0.9625458717346191
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 27 , 33 , 0.8868002891540527
Similarity Vectorr.v: 0.6044714450836182

Pirated
Verilog files written for row 1145
Preparing data for  Vectorr.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 27 , 33 , 1.0132923126220703
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 27 , 33 , 0.9256753921508789
Similarity Vectorr.v: 0.6044714450836182

Pirated
Verilog files written for row 1146
Preparing data for  Vectorr.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 27 , 33 , 0.9516072273254395
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 27 , 33 , 0.9578497409820557
Similarity Vectorr.v: 0.6044714450836182

Pirated
Verilog files written for row 1147
Preparing data for  Vectorr.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 27 , 33 , 0.9515514373779297
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 27 , 33 , 0.9670512676239014
Similarity Vectorr.v: 0.6044714450836182

Pirated
Verilog files written for row 1148
Preparing data for  Vectorr.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 27 , 33 , 0.9173803329467773
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 27 , 33 , 0.9031274318695068
Similarity Vectorr.v: 0.6044714450836182

Pirated
Verilog files written for row 1149
Preparing data for  Vectorr.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 27 , 33 , 1.0263566970825195
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 27 , 33 , 0.9080667495727539
Similarity Vectorr.v: 0.6044714450836182

Pirated
Verilog files written for row 1150
Preparing data for  Vectorr.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 27 , 33 , 0.9603602886199951
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 27 , 33 , 0.9640605449676514
Similarity Vectorr.v: 0.6044714450836182

Pirated
Verilog files written for row 1151
Preparing data for  Wire.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.9488332271575928
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.9574077129364014
Similarity Wire.v: 0.16967986524105072

Not pirated
Verilog files written for row 1152
Preparing data for  Wire.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.9613890647888184
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.8965389728546143
Similarity Wire.v: 0.16967986524105072

Not pirated
Verilog files written for row 1153
Preparing data for  Wire.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.9528229236602783
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.9103453159332275
Similarity Wire.v: 0.16967986524105072

Not pirated
Verilog files written for row 1154
Preparing data for  Wire.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.9025454521179199
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.9345285892486572
Similarity Wire.v: 0.16967986524105072

Not pirated
Verilog files written for row 1155
Preparing data for  Wire.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.9455032348632812
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.955524206161499
Similarity Wire.v: 0.16967986524105072

Not pirated
Verilog files written for row 1158
Preparing data for  Wire.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.9385287761688232
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.8942797183990479
Similarity Wire.v: 0.16967986524105072

Not pirated
Verilog files written for row 1159
Preparing data for  Wire.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 1.0138237476348877
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.9014739990234375
Similarity Wire.v: 0.16967986524105072

Not pirated
Verilog files written for row 1160
Preparing data for  Wire.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.9646146297454834
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.8990979194641113
Similarity Wire.v: 0.16967986524105072

Not pirated
Verilog files written for row 1161
Preparing data for  Wire4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 4 , 0.8935198783874512
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 4 , 0.9572632312774658
Similarity Wire4.v: 0.6377560496330261

Pirated
Verilog files written for row 1162
Preparing data for  Wire4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 4 , 0.9039416313171387
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 4 , 0.8956856727600098
Similarity Wire4.v: 0.6377560496330261

Pirated
Verilog files written for row 1163
Preparing data for  Wire4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 4 , 0.9637782573699951
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 4 , 0.903702974319458
Similarity Wire4.v: 0.6377560496330261

Pirated
Verilog files written for row 1164
Preparing data for  Wire4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 4 , 1.018860101699829
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 4 , 0.9012722969055176
Similarity Wire4.v: 0.6377560496330261

Pirated
Verilog files written for row 1165
Preparing data for  Wire4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 4 , 0.9156808853149414
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 4 , 0.9532046318054199
Similarity Wire4.v: 0.6377560496330261

Pirated
Verilog files written for row 1166
Preparing data for  Wire4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 4 , 0.9060041904449463
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 4 , 0.8971667289733887
Similarity Wire4.v: 0.6377560496330261

Pirated
Verilog files written for row 1167
Preparing data for  Wire4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 4 , 0.9435834884643555
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 4 , 0.8996894359588623
Similarity Wire4.v: 0.6377560496330261

Pirated
Verilog files written for row 1168
Preparing data for  Wire4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 4 , 0.8983311653137207
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 4 , 0.9420876502990723
Similarity Wire4.v: 0.6377560496330261

Pirated
Verilog files written for row 1169
Preparing data for  Wire4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 4 , 0.9041938781738281
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 4 , 0.9556653499603271
Similarity Wire4.v: 0.6377560496330261

Pirated
Verilog files written for row 1170
Preparing data for  Wire4.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 7 , 4 , 0.8992154598236084
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 7 , 4 , 0.9034333229064941
Similarity Wire4.v: 0.6377560496330261

Pirated
Verilog files written for row 1171
Preparing data for  Xnorgate.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.9656643867492676
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.8972530364990234
Similarity Xnorgate.v: 0.14601658284664154

Not pirated
Verilog files written for row 1172
Preparing data for  Xnorgate.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.9914140701293945
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.9041078090667725
Similarity Xnorgate.v: 0.14601658284664154

Not pirated
Verilog files written for row 1173
Preparing data for  Xnorgate.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.9438307285308838
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.959761381149292
Similarity Xnorgate.v: 0.14601658284664154

Not pirated
Verilog files written for row 1174
Preparing data for  Xnorgate.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.954439640045166
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.9020745754241943
Similarity Xnorgate.v: 0.14601658284664154

Not pirated
Verilog files written for row 1175
Preparing data for  Xnorgate.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.958294153213501
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.9075298309326172
Similarity Xnorgate.v: 0.14601658284664154

Not pirated
Verilog files written for row 1176
Preparing data for  Xnorgate.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.9549903869628906
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.9602644443511963
Similarity Xnorgate.v: 0.14601658284664154

Not pirated
Verilog files written for row 1177
Preparing data for  Xnorgate.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.8986804485321045
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.9650857448577881
Similarity Xnorgate.v: 0.14601658284664154

Not pirated
Verilog files written for row 1178
Preparing data for  Xnorgate.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.985889196395874
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.8987030982971191
Similarity Xnorgate.v: 0.14601658284664154

Not pirated
Verilog files written for row 1179
Preparing data for  Xnorgate.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.9713950157165527
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.8923623561859131
Similarity Xnorgate.v: 0.14601658284664154

Not pirated
Verilog files written for row 1180
Preparing data for  Xnorgate.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 5 , 4 , 0.8989713191986084
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 5 , 4 , 0.9424359798431396
Similarity Xnorgate.v: 0.14601658284664154

Not pirated
Verilog files written for row 1181
Preparing data for  Zero.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.8921387195587158
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.959176778793335
Similarity Zero.v: 0.040829915553331375

Not pirated
Verilog files written for row 1182
Preparing data for  Zero.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.9009041786193848
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.8938586711883545
Similarity Zero.v: 0.040829915553331375

Not pirated
Verilog files written for row 1183
Preparing data for  Zero.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.9745378494262695
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.9038434028625488
Similarity Zero.v: 0.040829915553331375

Not pirated
Verilog files written for row 1184
Preparing data for  Zero.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.9048633575439453
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.9545955657958984
Similarity Zero.v: 0.040829915553331375

Not pirated
Verilog files written for row 1185
Preparing data for  Zero.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.9549734592437744
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.8934848308563232
Similarity Zero.v: 0.040829915553331375

Not pirated
Verilog files written for row 1186
Preparing data for  Zero.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.9685971736907959
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.8974111080169678
Similarity Zero.v: 0.040829915553331375

Not pirated
Verilog files written for row 1187
Preparing data for  Zero.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.968306303024292
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.9032196998596191
Similarity Zero.v: 0.040829915553331375

Not pirated
Verilog files written for row 1188
Preparing data for  Zero.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.8968520164489746
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.9797101020812988
Similarity Zero.v: 0.040829915553331375

Not pirated
Verilog files written for row 1189
Preparing data for  Zero.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.9570255279541016
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.9630563259124756
Similarity Zero.v: 0.040829915553331375

Not pirated
Verilog files written for row 1190
Preparing data for  Zero.v
filepath:  /mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile1/topModule.v , 2 , 1 , 0.9105563163757324
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/codellama/h2vFiles/examples/newfile2/topModule.v , 2 , 1 , 0.897101879119873
Similarity Zero.v: 0.040829915553331375

Not pirated
Verilog files saved successfully!
