;redcode
;assert 1
	SPL -0, #45
	CMP -207, <-120
	MOV -1, <-60
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	ADD #270, <1
	SLT 0, -0
	JMZ 122, #90
	SUB -7, <-20
	DJN -1, @-20
	SUB -3, -10
	SPL 0, #6
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	SUB 100, 641
	SUB #52, <-4
	ADD 270, 60
	SUB 100, 641
	SUB 100, 641
	SPL 100, 641
	MOV <-1, <-21
	JMZ 90, @6
	DJN -1, @-20
	ADD 270, 60
	CMP -207, <-120
	SPL @103, 100
	SUB @90, 6
	SUB @90, 6
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <2
	MOV 260, 60
	MOV 260, 60
	MOV -1, <-60
	DJN -1, @-20
	MOV -1, <-60
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SPL 0, #42
	SPL 0, #42
	SPL <127, 100
	MOV 210, 60
	JMZ 210, 60
	CMP -207, <-120
	SUB 270, 60
	SUB @127, 106
	JMZ -1, @-60
	CMP -207, <-120
	MOV -1, <-60
