* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:09:50

* File Generated:     Aug 25 2019 18:30:29

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : blink_counter_cry_24
T_1_12_wire_logic_cluster/lc_0/cout
T_1_12_wire_logic_cluster/lc_1/in_3

End 

Net : blink_counterZ0Z_0
T_1_9_wire_logic_cluster/lc_0/out
T_1_9_lc_trk_g0_0
T_1_9_input_2_0
T_1_9_wire_logic_cluster/lc_0/in_2

End 

Net : bfn_1_12_0_
T_1_12_wire_logic_cluster/carry_in_mux/cout
T_1_12_wire_logic_cluster/lc_0/in_3

Net : blink_counterZ0Z_1
T_1_9_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g2_1
T_1_9_input_2_1
T_1_9_wire_logic_cluster/lc_1/in_2

End 

Net : blink_counterZ0Z_2
T_1_9_wire_logic_cluster/lc_2/out
T_1_9_lc_trk_g0_2
T_1_9_input_2_2
T_1_9_wire_logic_cluster/lc_2/in_2

End 

Net : blink_counterZ0Z_3
T_1_9_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g0_3
T_1_9_input_2_3
T_1_9_wire_logic_cluster/lc_3/in_2

End 

Net : blink_counter_cry_22
T_1_11_wire_logic_cluster/lc_6/cout
T_1_11_wire_logic_cluster/lc_7/in_3

Net : blink_counterZ0Z_4
T_1_9_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g2_4
T_1_9_input_2_4
T_1_9_wire_logic_cluster/lc_4/in_2

End 

Net : blink_counter_cry_21
T_1_11_wire_logic_cluster/lc_5/cout
T_1_11_wire_logic_cluster/lc_6/in_3

Net : blink_counterZ0Z_5
T_1_9_wire_logic_cluster/lc_5/out
T_1_9_lc_trk_g0_5
T_1_9_input_2_5
T_1_9_wire_logic_cluster/lc_5/in_2

End 

Net : blink_counter_cry_20
T_1_11_wire_logic_cluster/lc_4/cout
T_1_11_wire_logic_cluster/lc_5/in_3

Net : blink_counterZ0Z_6
T_1_9_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g0_6
T_1_9_input_2_6
T_1_9_wire_logic_cluster/lc_6/in_2

End 

Net : blink_counter_cry_19
T_1_11_wire_logic_cluster/lc_3/cout
T_1_11_wire_logic_cluster/lc_4/in_3

Net : blink_counterZ0Z_7
T_1_9_wire_logic_cluster/lc_7/out
T_1_9_lc_trk_g2_7
T_1_9_input_2_7
T_1_9_wire_logic_cluster/lc_7/in_2

End 

Net : blink_counter_cry_18
T_1_11_wire_logic_cluster/lc_2/cout
T_1_11_wire_logic_cluster/lc_3/in_3

Net : blink_counter_cry_17
T_1_11_wire_logic_cluster/lc_1/cout
T_1_11_wire_logic_cluster/lc_2/in_3

Net : blink_counter_cry_16
T_1_11_wire_logic_cluster/lc_0/cout
T_1_11_wire_logic_cluster/lc_1/in_3

Net : blink_counterZ0Z_8
T_1_10_wire_logic_cluster/lc_0/out
T_1_10_lc_trk_g0_0
T_1_10_input_2_0
T_1_10_wire_logic_cluster/lc_0/in_2

End 

Net : bfn_1_11_0_
T_1_11_wire_logic_cluster/carry_in_mux/cout
T_1_11_wire_logic_cluster/lc_0/in_3

Net : blink_counterZ0Z_9
T_1_10_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g2_1
T_1_10_input_2_1
T_1_10_wire_logic_cluster/lc_1/in_2

End 

Net : blink_counterZ0Z_10
T_1_10_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g0_2
T_1_10_input_2_2
T_1_10_wire_logic_cluster/lc_2/in_2

End 

Net : blink_counterZ0Z_11
T_1_10_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g0_3
T_1_10_input_2_3
T_1_10_wire_logic_cluster/lc_3/in_2

End 

Net : blink_counter_cry_14
T_1_10_wire_logic_cluster/lc_6/cout
T_1_10_wire_logic_cluster/lc_7/in_3

Net : blink_counterZ0Z_12
T_1_10_wire_logic_cluster/lc_4/out
T_1_10_lc_trk_g2_4
T_1_10_input_2_4
T_1_10_wire_logic_cluster/lc_4/in_2

End 

Net : blink_counter_cry_13
T_1_10_wire_logic_cluster/lc_5/cout
T_1_10_wire_logic_cluster/lc_6/in_3

Net : blink_counterZ0Z_13
T_1_10_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g0_5
T_1_10_input_2_5
T_1_10_wire_logic_cluster/lc_5/in_2

End 

Net : blink_counter_cry_12
T_1_10_wire_logic_cluster/lc_4/cout
T_1_10_wire_logic_cluster/lc_5/in_3

Net : blink_counterZ0Z_14
T_1_10_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g0_6
T_1_10_input_2_6
T_1_10_wire_logic_cluster/lc_6/in_2

End 

Net : blink_counter_cry_11
T_1_10_wire_logic_cluster/lc_3/cout
T_1_10_wire_logic_cluster/lc_4/in_3

Net : blink_counterZ0Z_15
T_1_10_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g2_7
T_1_10_input_2_7
T_1_10_wire_logic_cluster/lc_7/in_2

End 

Net : blink_counter_cry_10
T_1_10_wire_logic_cluster/lc_2/cout
T_1_10_wire_logic_cluster/lc_3/in_3

Net : blink_counter_cry_9
T_1_10_wire_logic_cluster/lc_1/cout
T_1_10_wire_logic_cluster/lc_2/in_3

Net : blink_counterZ0Z_16
T_1_11_wire_logic_cluster/lc_0/out
T_1_11_lc_trk_g0_0
T_1_11_input_2_0
T_1_11_wire_logic_cluster/lc_0/in_2

End 

Net : blink_counter_cry_8
T_1_10_wire_logic_cluster/lc_0/cout
T_1_10_wire_logic_cluster/lc_1/in_3

Net : blink_counterZ0Z_17
T_1_11_wire_logic_cluster/lc_1/out
T_1_11_lc_trk_g2_1
T_1_11_input_2_1
T_1_11_wire_logic_cluster/lc_1/in_2

End 

Net : bfn_1_10_0_
T_1_10_wire_logic_cluster/carry_in_mux/cout
T_1_10_wire_logic_cluster/lc_0/in_3

Net : blink_counterZ0Z_18
T_1_11_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g0_2
T_1_11_input_2_2
T_1_11_wire_logic_cluster/lc_2/in_2

End 

Net : blink_counterZ0Z_19
T_1_11_wire_logic_cluster/lc_3/out
T_1_11_lc_trk_g0_3
T_1_11_input_2_3
T_1_11_wire_logic_cluster/lc_3/in_2

End 

Net : blink_counter_cry_6
T_1_9_wire_logic_cluster/lc_6/cout
T_1_9_wire_logic_cluster/lc_7/in_3

Net : blink_counterZ0Z_20
T_1_11_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g2_4
T_1_11_input_2_4
T_1_11_wire_logic_cluster/lc_4/in_2

End 

Net : blink_counter_cry_5
T_1_9_wire_logic_cluster/lc_5/cout
T_1_9_wire_logic_cluster/lc_6/in_3

Net : blink_counterZ0Z_21
T_1_11_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g1_5
T_1_11_wire_logic_cluster/lc_5/in_1

T_1_11_wire_logic_cluster/lc_5/out
T_1_7_sp4_v_t_47
T_1_8_lc_trk_g2_7
T_1_8_input_2_1
T_1_8_wire_logic_cluster/lc_1/in_2

End 

Net : blink_counter_cry_4
T_1_9_wire_logic_cluster/lc_4/cout
T_1_9_wire_logic_cluster/lc_5/in_3

Net : blink_counterZ0Z_22
T_1_11_wire_logic_cluster/lc_6/out
T_1_11_lc_trk_g1_6
T_1_11_wire_logic_cluster/lc_6/in_1

T_1_11_wire_logic_cluster/lc_6/out
T_1_5_sp12_v_t_23
T_1_8_lc_trk_g3_3
T_1_8_wire_logic_cluster/lc_0/in_0

T_1_11_wire_logic_cluster/lc_6/out
T_1_5_sp12_v_t_23
T_1_8_lc_trk_g3_3
T_1_8_wire_logic_cluster/lc_1/in_3

End 

Net : blink_counter_cry_3
T_1_9_wire_logic_cluster/lc_3/cout
T_1_9_wire_logic_cluster/lc_4/in_3

Net : blink_counterZ0Z_23
T_1_11_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g2_7
T_1_11_input_2_7
T_1_11_wire_logic_cluster/lc_7/in_2

T_1_11_wire_logic_cluster/lc_7/out
T_1_6_sp12_v_t_22
T_1_8_lc_trk_g2_5
T_1_8_wire_logic_cluster/lc_2/in_3

End 

Net : blink_counter_cry_2
T_1_9_wire_logic_cluster/lc_2/cout
T_1_9_wire_logic_cluster/lc_3/in_3

Net : blink_counter_cry_1
T_1_9_wire_logic_cluster/lc_1/cout
T_1_9_wire_logic_cluster/lc_2/in_3

Net : blink_counter_cry_0
T_1_9_wire_logic_cluster/lc_0/cout
T_1_9_wire_logic_cluster/lc_1/in_3

Net : blink_counterZ0Z_24
T_1_12_wire_logic_cluster/lc_0/out
T_1_12_lc_trk_g0_0
T_1_12_input_2_0
T_1_12_wire_logic_cluster/lc_0/in_2

T_1_12_wire_logic_cluster/lc_0/out
T_1_0_span12_vert_23
T_1_8_lc_trk_g3_0
T_1_8_wire_logic_cluster/lc_0/in_3

T_1_12_wire_logic_cluster/lc_0/out
T_1_0_span12_vert_23
T_1_8_lc_trk_g3_0
T_1_8_wire_logic_cluster/lc_1/in_0

End 

Net : blink_counterZ0Z_25
T_1_12_wire_logic_cluster/lc_1/out
T_1_12_lc_trk_g3_1
T_1_12_wire_logic_cluster/lc_1/in_1

T_1_12_wire_logic_cluster/lc_1/out
T_1_1_sp12_v_t_22
T_1_8_lc_trk_g2_2
T_1_8_wire_logic_cluster/lc_1/in_1

T_1_12_wire_logic_cluster/lc_1/out
T_1_1_sp12_v_t_22
T_1_8_lc_trk_g2_2
T_1_8_wire_logic_cluster/lc_2/in_0

End 

Net : CLK_c_g
T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

End 

Net : LED_c
T_1_8_wire_logic_cluster/lc_2/out
T_1_7_sp4_v_t_36
T_1_3_sp4_v_t_41
T_0_3_span4_horz_41
T_0_3_lc_trk_g1_1
T_0_3_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_11_0
T_1_8_wire_logic_cluster/lc_0/out
T_1_8_lc_trk_g1_0
T_1_8_wire_logic_cluster/lc_2/in_1

End 

Net : N_15_cascade_
T_1_8_wire_logic_cluster/lc_1/ltout
T_1_8_wire_logic_cluster/lc_2/in_2

End 

Net : bfn_1_9_0_
