{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.939327",
   "Default View_TopLeft":"-161,-72",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S00_AXI -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace port ddr4_clk -pg 1 -lvl 6 -x 1840 -y 140 -defaultsOSRD -right
preplace port ddr4 -pg 1 -lvl 6 -x 1840 -y 160 -defaultsOSRD
preplace port qsfp_clk -pg 1 -lvl 6 -x 1840 -y 340 -defaultsOSRD -right
preplace port gt_serial_port -pg 1 -lvl 6 -x 1840 -y 360 -defaultsOSRD
preplace port axis_tx -pg 1 -lvl 6 -x 1840 -y 380 -defaultsOSRD -right
preplace port port-id_ram_clk -pg 1 -lvl 6 -x 1840 -y 200 -defaultsOSRD
preplace port port-id_init_calib_complete -pg 1 -lvl 6 -x 1840 -y 180 -defaultsOSRD
preplace port port-id_sys_reset -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace port port-id_sys_clk -pg 1 -lvl 6 -x 1840 -y 590 -defaultsOSRD -right
preplace port port-id_erase_ram -pg 1 -lvl 6 -x 1840 -y 610 -defaultsOSRD -right
preplace port port-id_erase_idle -pg 1 -lvl 6 -x 1840 -y 570 -defaultsOSRD
preplace port port-id_capture -pg 1 -lvl 0 -x 0 -y 590 -defaultsOSRD
preplace port port-id_init_clk -pg 1 -lvl 6 -x 1840 -y 400 -defaultsOSRD -right
preplace port port-id_cmac_clock -pg 1 -lvl 6 -x 1840 -y 420 -defaultsOSRD
preplace portBus ram_resetn_out -pg 1 -lvl 6 -x 1840 -y 470 -defaultsOSRD
preplace inst axi_crossbar -pg 1 -lvl 4 -x 1220 -y 180 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 140L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir S01_AXI right -pinY S01_AXI 160R -pinDir S02_AXI left -pinY S02_AXI 160L -pinDir aclk left -pinY aclk 180L -pinDir aresetn right -pinY aresetn 180R
preplace inst ddr4 -pg 1 -lvl 5 -x 1610 -y 140 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 58 59 57 60 61 62} -defaultsOSRD -pinDir C0_SYS_CLK right -pinY C0_SYS_CLK 0R -pinDir C0_DDR4 right -pinY C0_DDR4 20R -pinDir C0_DDR4_S_AXI left -pinY C0_DDR4_S_AXI 40L -pinDir c0_init_calib_complete right -pinY c0_init_calib_complete 40R -pinDir dbg_clk right -pinY dbg_clk 80R -pinBusDir dbg_bus right -pinBusY dbg_bus 100R -pinDir c0_ddr4_ui_clk right -pinY c0_ddr4_ui_clk 60R -pinDir c0_ddr4_ui_clk_sync_rst left -pinY c0_ddr4_ui_clk_sync_rst 60L -pinDir c0_ddr4_aresetn left -pinY c0_ddr4_aresetn 80L -pinDir sys_rst left -pinY sys_rst 100L
preplace inst ddr4_reset_inverter -pg 1 -lvl 4 -x 1220 -y 60 -defaultsOSRD -pinBusDir Op1 right -pinBusY Op1 0R -pinBusDir Res right -pinBusY Res 20R
preplace inst system_ila_2 -pg 1 -lvl 4 -x 1220 -y 610 -swap {10 1 2 3 4 5 6 7 8 9 0 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57} -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 80L -pinDir SLOT_1_AXI left -pinY SLOT_1_AXI 0L -pinDir clk left -pinY clk 100L -pinDir resetn left -pinY resetn 120L
preplace inst packet_gate -pg 1 -lvl 1 -x 170 -y 420 -defaultsOSRD -pinDir AXIS_IN right -pinY AXIS_IN 0R -pinDir AXIS_OUT right -pinY AXIS_OUT 150R -pinDir clk right -pinY clk 170R -pinDir sys_reset left -pinY sys_reset 0L -pinDir enable_async left -pinY enable_async 170L
preplace inst fill_ram -pg 1 -lvl 5 -x 1610 -y 570 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 36 35 40 37 38 39} -defaultsOSRD -pinDir M_AXI left -pinY M_AXI 0L -pinDir ram_clk left -pinY ram_clk 40L -pinDir ram_reset left -pinY ram_reset 20L -pinBusDir elapsed right -pinBusY elapsed 60R -pinDir idle right -pinY idle 0R -pinDir sys_clk right -pinY sys_clk 20R -pinDir sys_sync_start right -pinY sys_sync_start 40R
preplace inst add_header -pg 1 -lvl 2 -x 510 -y 570 -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir AXIS_OUT right -pinY AXIS_OUT 20R -pinDir sys_reset left -pinY sys_reset 20L -pinDir src_clk left -pinY src_clk 40L -pinDir dst_clk right -pinY dst_clk 40R -pinDir start_ts_timer_async left -pinY start_ts_timer_async 80L
preplace inst stream_to_ram -pg 1 -lvl 3 -x 890 -y 590 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 40 39 41 42} -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir M_AXI right -pinY M_AXI 0R -pinDir clk left -pinY clk 40L -pinDir sys_reset left -pinY sys_reset 20L -pinBusDir ram_blocks_written right -pinBusY ram_blocks_written 20R -pinDir out_of_ram right -pinY out_of_ram 40R
preplace inst ethernet -pg 1 -lvl 5 -x 1610 -y 340 -defaultsOSRD -pinDir gt_ref_clk right -pinY gt_ref_clk 0R -pinDir gt_serial_port right -pinY gt_serial_port 20R -pinDir axis_tx right -pinY axis_tx 40R -pinDir axis_rx left -pinY axis_rx 80L -pinDir init_clk right -pinY init_clk 60R -pinDir cmac_clock right -pinY cmac_clock 80R
preplace netloc S00_ACLK_1 1 5 1 NJ 590
preplace netloc clk_1 1 1 5 320 490 NJ 490 NJ 490 NJ 490 1800
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 2 4 720 510 1080 550 1420 510 1820
preplace netloc ddr4_0_c0_init_calib_complete 1 5 1 NJ 180
preplace netloc ddr4_c0_ddr4_ui_clk_sync_rst 1 4 1 1400 60n
preplace netloc enable_async_1 1 0 2 20 650 NJ
preplace netloc fill_ram_idle 1 5 1 NJ 570
preplace netloc reset_inverter_Res 1 4 2 1420 470 NJ
preplace netloc sys_sync_start_1 1 5 1 NJ 610
preplace netloc zero_dout 1 0 5 20 360 340 510 700 530 NJ 530 1380
preplace netloc init_clk_1 1 5 1 NJ 400
preplace netloc C0_SYS_CLK_0_1 1 5 1 NJ 140
preplace netloc add_header_AXIS_OUT 1 2 2 680 690 N
preplace netloc axi_crossbar_0_M00_AXI 1 4 1 N 180
preplace netloc axi_interconnect_0_M00_AXI 1 0 4 NJ 320 NJ 320 NJ 320 NJ
preplace netloc ddr4_0_C0_DDR4 1 5 1 NJ 160
preplace netloc fill_ram_0_M_AXI 1 4 1 1360 340n
preplace netloc packet_gate_output 1 1 1 N 570
preplace netloc stream_to_ram_M_AXI 1 3 1 1060 340n
preplace netloc ethernet_axis_rx0 1 1 4 N 420 NJ 420 NJ 420 NJ
preplace netloc Conn1 1 5 1 NJ 340
preplace netloc Conn2 1 5 1 NJ 360
preplace netloc Conn3 1 5 1 NJ 380
levelinfo -pg 1 0 170 510 890 1220 1610 1840
pagesize -pg 1 -db -bbox -sgen -120 0 2040 790
",
   "No Loops_ScaleFactor":"0.677359",
   "No Loops_TopLeft":"-117,-78",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S00_AXI -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port ddr4_bank0_clk -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port ddr4 -pg 1 -lvl 4 -x 980 -y 240 -defaultsOSRD
preplace port port-id_ram_clk -pg 1 -lvl 4 -x 980 -y 320 -defaultsOSRD
preplace port port-id_aresetn -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port port-id_init_calib_complete -pg 1 -lvl 4 -x 980 -y 260 -defaultsOSRD
preplace port port-id_ram_reset -pg 1 -lvl 4 -x 980 -y 340 -defaultsOSRD
preplace port port-id_ddr4_aresetn -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port port-id_sys_rst -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace port port-id_sys_clk -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace inst axi_crossbar -pg 1 -lvl 2 -x 480 -y 80 -defaultsOSRD
preplace inst ddr4 -pg 1 -lvl 3 -x 780 -y 290 -defaultsOSRD
preplace inst fill_ram -pg 1 -lvl 1 -x 180 -y 140 -defaultsOSRD
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 0 4 20 230 340 400 NJ 400 960
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 0 2 NJ 240 350J
preplace netloc ddr4_0_c0_init_calib_complete 1 3 1 NJ 260
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst1 1 0 4 30 410 NJ 410 NJ 410 950
preplace netloc one_dout 1 0 3 NJ 300 NJ 300 NJ
preplace netloc zero_dout 1 0 3 NJ 320 NJ 320 NJ
preplace netloc S00_ACLK_1 1 0 1 NJ 150
preplace netloc axi_crossbar_0_M00_AXI 1 2 1 610 80n
preplace netloc fill_ram_0_M_AXI 1 1 1 330 70n
preplace netloc axi_interconnect_0_M00_AXI 1 0 2 NJ 50 NJ
preplace netloc C0_SYS_CLK_0_1 1 0 3 NJ 260 NJ 260 NJ
preplace netloc ddr4_0_C0_DDR4 1 3 1 NJ 240
levelinfo -pg 1 0 180 480 780 980
pagesize -pg 1 -db -bbox -sgen -150 0 1170 420
"
}
0
