# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_4.gen/sources_1/bd/arm_processor/ipshared/3cbc" --include "../../../../project_4.gen/sources_1/bd/arm_processor/ipshared/f0b6/hdl/verilog" --include "../../../../project_4.gen/sources_1/bd/arm_processor/ipshared/0127/hdl/verilog" --include "../../../../project_4.gen/sources_1/bd/arm_processor/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_lmb_bram_0_1/sim/arm_processor_lmb_bram_0.v" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_clk_wiz_1_0_1/arm_processor_clk_wiz_1_0_clk_wiz.v" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_clk_wiz_1_0_1/arm_processor_clk_wiz_1_0.v" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_axi_smc_0_1/bd_0/ip/ip_0/sim/bd_1ae3_one_0.v" \

sv xil_defaultlib  --include "../../../../project_4.gen/sources_1/bd/arm_processor/ipshared/3cbc" --include "../../../../project_4.gen/sources_1/bd/arm_processor/ipshared/f0b6/hdl/verilog" --include "../../../../project_4.gen/sources_1/bd/arm_processor/ipshared/0127/hdl/verilog" --include "../../../../project_4.gen/sources_1/bd/arm_processor/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_axi_smc_0_1/bd_0/ip/ip_2/sim/bd_1ae3_s00mmu_0.sv" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_axi_smc_0_1/bd_0/ip/ip_3/sim/bd_1ae3_s00tr_0.sv" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_axi_smc_0_1/bd_0/ip/ip_4/sim/bd_1ae3_s00sic_0.sv" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_axi_smc_0_1/bd_0/ip/ip_5/sim/bd_1ae3_s00a2s_0.sv" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_axi_smc_0_1/bd_0/ip/ip_6/sim/bd_1ae3_sarn_0.sv" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_axi_smc_0_1/bd_0/ip/ip_7/sim/bd_1ae3_srn_0.sv" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_axi_smc_0_1/bd_0/ip/ip_8/sim/bd_1ae3_sawn_0.sv" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_axi_smc_0_1/bd_0/ip/ip_9/sim/bd_1ae3_swn_0.sv" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_axi_smc_0_1/bd_0/ip/ip_10/sim/bd_1ae3_sbn_0.sv" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_axi_smc_0_1/bd_0/ip/ip_11/sim/bd_1ae3_m00s2a_0.sv" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_axi_smc_0_1/bd_0/ip/ip_12/sim/bd_1ae3_m00e_0.sv" \

verilog xil_defaultlib  --include "../../../../project_4.gen/sources_1/bd/arm_processor/ipshared/3cbc" --include "../../../../project_4.gen/sources_1/bd/arm_processor/ipshared/f0b6/hdl/verilog" --include "../../../../project_4.gen/sources_1/bd/arm_processor/ipshared/0127/hdl/verilog" --include "../../../../project_4.gen/sources_1/bd/arm_processor/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_axi_smc_0_1/bd_0/sim/bd_1ae3.v" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_axi_smc_0_1/sim/arm_processor_axi_smc_0.v" \
"../../../../project_4.ip_user_files/bd/arm_processor/sim/arm_processor.v" \
"../../../../project_4.srcs/sources_1/new/Top_Level.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
