HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:HC85
Implementation;Synthesis||null||@N: Running in 64-bit mode||HC85.srr(11);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc85\synthesis\HC85.srr'/linenumber/11||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||HC85.srr(15);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc85\synthesis\HC85.srr'/linenumber/15||null;null
Implementation;Synthesis|| CG364 ||@N: Synthesizing module HC85 in library work.||HC85.srr(26);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc85\synthesis\HC85.srr'/linenumber/26||HC85.v(21);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc85\hdl\HC85.v'/linenumber/21
Implementation;Synthesis||null||@N: Running in 64-bit mode||HC85.srr(38);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc85\synthesis\HC85.srr'/linenumber/38||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||HC85.srr(59);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc85\synthesis\HC85.srr'/linenumber/59||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||HC85.srr(82);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc85\synthesis\HC85.srr'/linenumber/82||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||HC85.srr(83);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc85\synthesis\HC85.srr'/linenumber/83||null;null
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file C:\EDA\cpu74hc85\synthesis\HC85.sap.||HC85.srr(104);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc85\synthesis\HC85.srr'/linenumber/104||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||HC85.srr(131);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc85\synthesis\HC85.srr'/linenumber/131||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||HC85.srr(132);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc85\synthesis\HC85.srr'/linenumber/132||null;null
Implementation;Synthesis|| MF179 ||@N: Found 1 by 1 bit less-than operator ('<') _l0\.Q19 (in view: work.HC85(verilog))||HC85.srr(150);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc85\synthesis\HC85.srr'/linenumber/150||hc85.v(39);liberoaction://cross_probe/hdl/file/'c:\eda\cpu74hc85\hdl\hc85.v'/linenumber/39
Implementation;Synthesis|| MF179 ||@N: Found 1 by 1 bit less-than operator ('<') _l0\.Q20 (in view: work.HC85(verilog))||HC85.srr(151);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc85\synthesis\HC85.srr'/linenumber/151||hc85.v(39);liberoaction://cross_probe/hdl/file/'c:\eda\cpu74hc85\hdl\hc85.v'/linenumber/39
Implementation;Synthesis|| MF179 ||@N: Found 1 by 1 bit less-than operator ('<') _l1\.Q26 (in view: work.HC85(verilog))||HC85.srr(152);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc85\synthesis\HC85.srr'/linenumber/152||hc85.v(39);liberoaction://cross_probe/hdl/file/'c:\eda\cpu74hc85\hdl\hc85.v'/linenumber/39
Implementation;Synthesis|| MF179 ||@N: Found 1 by 1 bit less-than operator ('<') _l1\.Q27 (in view: work.HC85(verilog))||HC85.srr(153);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc85\synthesis\HC85.srr'/linenumber/153||hc85.v(39);liberoaction://cross_probe/hdl/file/'c:\eda\cpu74hc85\hdl\hc85.v'/linenumber/39
Implementation;Synthesis|| MF179 ||@N: Found 1 by 1 bit less-than operator ('<') _l2\.Q33 (in view: work.HC85(verilog))||HC85.srr(154);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc85\synthesis\HC85.srr'/linenumber/154||hc85.v(39);liberoaction://cross_probe/hdl/file/'c:\eda\cpu74hc85\hdl\hc85.v'/linenumber/39
Implementation;Synthesis|| MF179 ||@N: Found 1 by 1 bit less-than operator ('<') _l2\.Q34 (in view: work.HC85(verilog))||HC85.srr(155);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc85\synthesis\HC85.srr'/linenumber/155||hc85.v(39);liberoaction://cross_probe/hdl/file/'c:\eda\cpu74hc85\hdl\hc85.v'/linenumber/39
Implementation;Synthesis|| MF179 ||@N: Found 1 by 1 bit less-than operator ('<') _l3\.Q40 (in view: work.HC85(verilog))||HC85.srr(156);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc85\synthesis\HC85.srr'/linenumber/156||hc85.v(39);liberoaction://cross_probe/hdl/file/'c:\eda\cpu74hc85\hdl\hc85.v'/linenumber/39
Implementation;Synthesis|| MF179 ||@N: Found 1 by 1 bit less-than operator ('<') _l3\.Q41 (in view: work.HC85(verilog))||HC85.srr(157);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc85\synthesis\HC85.srr'/linenumber/157||hc85.v(39);liberoaction://cross_probe/hdl/file/'c:\eda\cpu74hc85\hdl\hc85.v'/linenumber/39
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||HC85.srr(245);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc85\synthesis\HC85.srr'/linenumber/245||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||HC85.srr(247);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc85\synthesis\HC85.srr'/linenumber/247||null;null
