// Seed: 594126066
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout uwire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = -1'b0;
endmodule
module module_1 #(
    parameter id_4 = 32'd60,
    parameter id_6 = 32'd76,
    parameter id_8 = 32'd68,
    parameter id_9 = 32'd39
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    _id_6,
    id_7,
    _id_8,
    _id_9,
    id_10
);
  output wire id_10;
  input wire _id_9;
  input wire _id_8;
  input wire id_7;
  input wire _id_6;
  inout wire id_5;
  inout wire _id_4;
  output wand id_3;
  output wire id_2;
  output logic [7:0] id_1;
  logic \id_11 ;
  ;
  integer id_12;
  ;
  tri  id_13;
  wire id_14;
  assign id_13 = id_4 && -1;
  logic id_15;
  assign id_3 = id_5 == 1'b0;
  module_0 modCall_1 (
      id_12,
      id_3,
      \id_11 ,
      id_12
  );
  wire  id_16;
  logic id_17;
  logic id_18;
endmodule
