LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY mux_5_2 IS
	PORT (
		a, b  : IN STD_LOGIC_VECTOR (4 downto 0);
		sel 		: IN STD_LOGIC;
		y 		: OUT STD_LOGIC_VECTOR (4 downto 0)
	);
END mux_5_2;

ARCHITECTURE struct OF mux_5_2 IS

COMPONENT mux_1_2 IS
	PORT (
		input : IN STD_LOGIC_VECTOR (1 downto 0);
		S : IN STD_LOGIC;
		R : OUT STD_LOGIC
	);
END COMPONENT;

BEGIN

	MUX_0: mux_1_2
	PORT MAP (
		  input(0) => a(0),
		  input(1) => b(0),
		  S => sel,
		  R => y(0) );

	MUX_1: mux_1_2
	PORT MAP (
		  input(0) => a(1),
		  input(1) => b(1),
		  S => sel,
		  R => y(1) );

	MUX_2: mux_1_2
	PORT MAP (
		  input(0) => a(2),
		  input(1) => b(2),
		  S => sel,
		  R => y(2) );

	MUX_3: mux_1_2
	PORT MAP (
		  input(0) => a(3),
		  input(1) => b(3),
		  S => sel,
		  R => y(3) );

	MUX_4: mux_1_2
	PORT MAP (
		  input(0) => a(4),
		  input(1) => b(4),
		  S => sel,
		  R => y(4) );

END struct;
