INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/klolefir/projects/vivadoooo/Interrupt/Interrupt.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/klolefir/projects/vivadoooo/Interrupt/Interrupt.srcs/sources_1/new/csr_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/klolefir/projects/vivadoooo/Interrupt/Interrupt.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/klolefir/projects/vivadoooo/Interrupt/Interrupt.srcs/sources_1/new/datapath.sv:162]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/klolefir/projects/vivadoooo/Interrupt/Interrupt.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/klolefir/projects/vivadoooo/Interrupt/Interrupt.srcs/sources_1/new/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/klolefir/projects/vivadoooo/Interrupt/Interrupt.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/klolefir/projects/vivadoooo/Interrupt/Interrupt.srcs/sources_1/new/interrupt_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt_controller
WARNING: [VRFC 10-3380] identifier 'mcause_in' is used before its declaration [/home/klolefir/projects/vivadoooo/Interrupt/Interrupt.srcs/sources_1/new/interrupt_controller.sv:20]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/klolefir/projects/vivadoooo/Interrupt/Interrupt.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/klolefir/projects/vivadoooo/Interrupt/Interrupt.srcs/sources_1/new/riscv_lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/klolefir/projects/vivadoooo/Interrupt/Interrupt.srcs/sources_1/new/riscv_proc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lsu_stall_req_o' is not allowed [/home/klolefir/projects/vivadoooo/Interrupt/Interrupt.srcs/sources_1/new/riscv_proc.sv:50]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/klolefir/projects/vivadoooo/Interrupt/Interrupt.srcs/sources_1/new/riscv_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/klolefir/projects/vivadoooo/Interrupt/Interrupt.srcs/sources_1/new/riscv_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/klolefir/projects/vivadoooo/Interrupt/Interrupt.srcs/sources_1/new/riscv_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_tb
WARNING: [VRFC 10-3824] variable 'i' must explicitly be declared as automatic or static [/home/klolefir/projects/vivadoooo/Interrupt/Interrupt.srcs/sources_1/new/riscv_tb.sv:42]
WARNING: [VRFC 10-3824] variable 'i' must explicitly be declared as automatic or static [/home/klolefir/projects/vivadoooo/Interrupt/Interrupt.srcs/sources_1/new/riscv_tb.sv:64]
