////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: O.87xd
//  \   \         Application: netgen
//  /   /         Filename: xgmac.v
// /___/   /\     Timestamp: Mon Sep  7 13:58:38 2015
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -intstyle ise -w -sim -ofmt verilog ./tmp/_cg/xgmac.ngc ./tmp/_cg/xgmac.v 
// Device	: 5vtx240tff1759-2
// Input file	: ./tmp/_cg/xgmac.ngc
// Output file	: ./tmp/_cg/xgmac.v
// # of Modules	: 1
// Design Name	: xgmac
// Xilinx        : /opt/Xilinx/13.4/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module xgmac (
  tx_dcm_lock, tx_ack, reset, rx_clk0, rx_bad_frame, tx_clk0, rx_statistics_valid, tx_statistics_valid, rx_good_frame, tx_underrun, rx_dcm_lock, 
tx_start, pause_req, rx_data, rx_data_valid, tx_statistics_vector, pause_val, tx_data, tx_data_valid, rx_statistics_vector, tx_ifg_delay, xgmii_txc, 
status_vector, xgmii_txd, configuration_vector, xgmii_rxc, xgmii_rxd
)/* synthesis syn_black_box syn_noprune=1 */;
  input tx_dcm_lock;
  output tx_ack;
  input reset;
  input rx_clk0;
  output rx_bad_frame;
  input tx_clk0;
  output rx_statistics_valid;
  output tx_statistics_valid;
  output rx_good_frame;
  input tx_underrun;
  input rx_dcm_lock;
  input tx_start;
  input pause_req;
  output [63 : 0] rx_data;
  output [7 : 0] rx_data_valid;
  output [24 : 0] tx_statistics_vector;
  input [15 : 0] pause_val;
  input [63 : 0] tx_data;
  input [7 : 0] tx_data_valid;
  output [28 : 0] rx_statistics_vector;
  input [7 : 0] tx_ifg_delay;
  output [7 : 0] xgmii_txc;
  output [1 : 0] status_vector;
  output [63 : 0] xgmii_txd;
  input [68 : 0] configuration_vector;
  input [7 : 0] xgmii_rxc;
  input [63 : 0] xgmii_rxd;
  
  // synthesis translate_off
  
  wire N0;
  wire \NlwRenamedSig_OI_tx_statistics_vector[19] ;
  wire \NlwRenamedSig_OI_tx_statistics_vector[3] ;
  wire NlwRenamedSig_OI_tx_statistics_valid;
  wire \NlwRenamedSig_OI_rx_statistics_vector[28] ;
  wire \NlwRenamedSig_OI_rx_statistics_vector[21] ;
  wire \NlwRenamedSig_OI_rx_statistics_vector[20] ;
  wire \NlwRenamedSig_OI_rx_statistics_vector[19] ;
  wire \NlwRenamedSig_OI_rx_statistics_vector[1] ;
  wire \NlwRenamedSig_OI_rx_statistics_vector[0] ;
  wire NlwRenamedSig_OI_rx_statistics_valid;
  wire \BU2/host_miim_rdy ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mshreg_last_data_delay_7_5824 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/Mshreg_crc_delay_srl16_4_5823 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<2>1_5822 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut<10>1_5820 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/reset_inv ;
  wire \BU2/U0/N586 ;
  wire \BU2/U0/N585 ;
  wire \BU2/U0/N584 ;
  wire \BU2/U0/N583 ;
  wire \BU2/U0/N582 ;
  wire \BU2/U0/N581 ;
  wire \BU2/U0/N580 ;
  wire \BU2/U0/N579 ;
  wire \BU2/U0/N578 ;
  wire \BU2/U0/N577 ;
  wire \BU2/U0/N576 ;
  wire \BU2/U0/N575 ;
  wire \BU2/U0/N574 ;
  wire \BU2/U0/N573 ;
  wire \BU2/U0/N572 ;
  wire \BU2/U0/N571 ;
  wire \BU2/U0/N570 ;
  wire \BU2/U0/N569 ;
  wire \BU2/U0/N568 ;
  wire \BU2/U0/N567 ;
  wire \BU2/U0/N566 ;
  wire \BU2/U0/N565 ;
  wire \BU2/U0/N564 ;
  wire \BU2/U0/N563 ;
  wire \BU2/U0/N561 ;
  wire \BU2/U0/N559 ;
  wire \BU2/U0/N557 ;
  wire \BU2/U0/N555 ;
  wire \BU2/U0/N553 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en[0] ;
  wire \BU2/U0/N256 ;
  wire \BU2/U0/N551 ;
  wire \BU2/U0/N549 ;
  wire \BU2/U0/N547 ;
  wire \BU2/U0/N545 ;
  wire \BU2/U0/N543 ;
  wire \BU2/U0/N541 ;
  wire \BU2/U0/N539 ;
  wire \BU2/U0/N537 ;
  wire \BU2/U0/N535 ;
  wire \BU2/U0/N533 ;
  wire \BU2/U0/N531 ;
  wire \BU2/U0/N527 ;
  wire \BU2/U0/N525 ;
  wire \BU2/U0/N523 ;
  wire \BU2/U0/N521 ;
  wire \BU2/U0/N519 ;
  wire \BU2/U0/N517 ;
  wire \BU2/U0/N515 ;
  wire \BU2/U0/N513 ;
  wire \BU2/U0/N511 ;
  wire \BU2/U0/N509 ;
  wire \BU2/U0/N507 ;
  wire \BU2/U0/N505 ;
  wire \BU2/U0/N503 ;
  wire \BU2/U0/N501 ;
  wire \BU2/U0/N499 ;
  wire \BU2/U0/N497 ;
  wire \BU2/U0/N495 ;
  wire \BU2/U0/N493 ;
  wire \BU2/U0/N491 ;
  wire \BU2/U0/N489 ;
  wire \BU2/U0/N487 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000226_5755 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_40_mux001054_5754 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_24_mux001058_5753 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_48_mux001059_5752 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_8_mux001058_5751 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_32_mux001054_5750 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_32_mux001016_5749 ;
  wire \BU2/U0/N485 ;
  wire \BU2/U0/N483 ;
  wire \BU2/U0/N481 ;
  wire \BU2/U0/N479 ;
  wire \BU2/U0/N477 ;
  wire \BU2/U0/N475 ;
  wire \BU2/U0/N473 ;
  wire \BU2/U0/N471 ;
  wire \BU2/U0/N469 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column63_5739 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000226_5738 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13_xor0000_bdd6 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_xor0000_bdd8 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_13_xor0000_bdd6 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_22_xor0000_bdd8 ;
  wire \BU2/U0/N467 ;
  wire \BU2/U0/N465 ;
  wire \BU2/U0/N463 ;
  wire \BU2/U0/N461 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_16_mux001011_5729 ;
  wire \BU2/U0/N459 ;
  wire \BU2/U0/N457 ;
  wire \BU2/U0/N455 ;
  wire \BU2/U0/N454 ;
  wire \BU2/U0/N453 ;
  wire \BU2/U0/N228 ;
  wire \BU2/U0/N223 ;
  wire \BU2/U0/N218 ;
  wire \BU2/U0/N213 ;
  wire \BU2/U0/N208 ;
  wire \BU2/U0/N203 ;
  wire \BU2/U0/N198 ;
  wire \BU2/U0/N193 ;
  wire \BU2/U0/N451 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en[2] ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en[1] ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en[4] ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en[5] ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en[6] ;
  wire \BU2/U0/N449 ;
  wire \BU2/U0/N447 ;
  wire \BU2/U0/N445 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In45_5706 ;
  wire \BU2/U0/N443 ;
  wire \BU2/U0/N442 ;
  wire \BU2/U0/N440 ;
  wire \BU2/U0/N436 ;
  wire \BU2/U0/N434 ;
  wire \BU2/U0/N432 ;
  wire \BU2/U0/N430 ;
  wire \BU2/U0/N428 ;
  wire \BU2/U0/N426 ;
  wire \BU2/U0/N424 ;
  wire \BU2/U0/N423 ;
  wire \BU2/U0/N421 ;
  wire \BU2/U0/N419 ;
  wire \BU2/U0/N417 ;
  wire \BU2/U0/N412 ;
  wire \BU2/U0/N410 ;
  wire \BU2/U0/N408 ;
  wire \BU2/U0/N301 ;
  wire \BU2/U0/N302 ;
  wire \BU2/U0/N406 ;
  wire \BU2/U0/N298 ;
  wire \BU2/U0/N299 ;
  wire \BU2/U0/N404 ;
  wire \BU2/U0/N293 ;
  wire \BU2/U0/N402 ;
  wire \BU2/U0/N290 ;
  wire \BU2/U0/N400 ;
  wire \BU2/U0/G_TX.txgen/txframer/N82 ;
  wire \BU2/U0/G_TX.txgen/txframer/N83 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_increment_on_sof_rstpot_5676 ;
  wire \BU2/U0/N398 ;
  wire \BU2/U0/N396 ;
  wire \BU2/U0/N394 ;
  wire \BU2/U0/N392 ;
  wire \BU2/U0/N390 ;
  wire \BU2/U0/N388 ;
  wire \BU2/U0/N386 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N11 ;
  wire \BU2/U0/N384 ;
  wire \BU2/U0/N382 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_in_frame_rstpot ;
  wire \BU2/U0/N379 ;
  wire \BU2/U0/N377 ;
  wire \BU2/U0/N375 ;
  wire \BU2/U0/N373 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones<2>37_5660 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<2>111 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<5>111 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_12_mux00091 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_11_mux00091 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<7>65 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_59_mux00061 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_62_mux00061 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_63_mux00061 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_60_mux00071 ;
  wire \BU2/U0/G_TX.txgen/txframer/N44 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_61_mux00061 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_55_mux00091 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_54_mux00091 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_53_mux00091 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_52_mux00091 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_47_mux00091 ;
  wire \BU2/U0/N83 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[63] ;
  wire \BU2/U0/N85 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[62] ;
  wire \BU2/U0/N87 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[60] ;
  wire \BU2/U0/N91 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[58] ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/N21 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[56] ;
  wire \BU2/U0/N93 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[54] ;
  wire \BU2/U0/N95 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[52] ;
  wire \BU2/U0/N97 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[50] ;
  wire \BU2/U0/N101 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[48] ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<46>1 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<44>1 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<43>1 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<42>1 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<40>1 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<39>1 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<38>1 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<36>1 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<35>1 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<34>1 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<32>1 ;
  wire \BU2/U0/N105 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[30] ;
  wire \BU2/U0/N107 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[28] ;
  wire \BU2/U0/N109 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[26] ;
  wire \BU2/U0/N111 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[24] ;
  wire \BU2/U0/N163 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[23] ;
  wire \BU2/U0/N113 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[20] ;
  wire \BU2/U0/N117 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[18] ;
  wire \BU2/U0/N165 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[17] ;
  wire \BU2/U0/N119 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[16] ;
  wire \BU2/U0/N127 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[14] ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[13] ;
  wire \BU2/U0/N129 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[12] ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[11] ;
  wire \BU2/U0/N131 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[10] ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[9] ;
  wire \BU2/U0/N125 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[8] ;
  wire \BU2/U0/N79 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[7] ;
  wire \BU2/U0/N81 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[6] ;
  wire \BU2/U0/N89 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[5] ;
  wire \BU2/U0/N99 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[4] ;
  wire \BU2/U0/N103 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[3] ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ;
  wire \BU2/U0/N115 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[1] ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/N28 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[0] ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_46_mux00091 ;
  wire \BU2/U0/G_TX.txgen/txframer/N89 ;
  wire \BU2/U0/G_TX.txgen/txframer/N41 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_51_mux00101 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_45_mux00091 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_39_mux00091 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_44_mux00091 ;
  wire \BU2/U0/G_TX.txgen/txframer/N88 ;
  wire \BU2/U0/G_TX.txgen/txframer/N40 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_43_mux00101 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_38_mux00091 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_37_mux00091 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_36_mux00091 ;
  wire \BU2/U0/G_TX.txgen/txframer/N39 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_35_mux00101 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_29_mux00091 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_28_mux00091 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_27_mux00091 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_31_mux00091 ;
  wire \BU2/U0/G_TX.txgen/txframer/N38 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_30_mux00101 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_19_mux00091 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_23_mux00091 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_data_int<3>1 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_22_mux00091 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_21_mux00091 ;
  wire \BU2/U0/G_TX.txgen/txframer/N37 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_20_mux00101 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_14_mux00091 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_15_mux00091 ;
  wire \BU2/U0/G_TX.txgen/txframer/N36 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_13_mux00101 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column128 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In23_5534 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In74 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/type_not_length_not00011_5532 ;
  wire \BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux0002111 ;
  wire \BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux000211 ;
  wire \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_7_or00001 ;
  wire \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_6_or00001 ;
  wire \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_5_or00001 ;
  wire \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_4_or00001 ;
  wire \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_3_or00001 ;
  wire \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_2_or00001 ;
  wire \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_1_or00001 ;
  wire \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_0_or00001 ;
  wire \BU2/U0/G_RX.rxgen/decode/terminate_control_mux0009<2>138_5519 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/receive_error_not00011_5518 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/start_errors_6_mux000354 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/start_errors_5_mux000354 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/frame_complete_ext1_5515 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/frame_complete_ext2_or00001 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/start_errors_4_mux000354 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/start_errors_3_mux000354 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/start_errors_2_mux000354 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/start_errors_1_mux000454 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/start_error_not00011 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_frame_out1 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In145 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1-In130 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_to_tx_or00001 ;
  wire \BU2/U0/int_tx_dic1 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<63>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<62>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<61>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<60>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<59>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<58>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<57>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<56>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<55>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<54>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<53>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<52>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<51>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<50>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<49>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<48>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<47>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<46>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<45>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<44>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<43>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<42>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<41>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<40>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<39>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<38>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<37>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<36>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<35>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<34>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<33>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<32>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<31>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<30>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<29>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<28>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<27>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<26>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<25>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<24>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<23>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<22>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<21>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<20>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<19>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<18>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<17>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<16>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<15>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<14>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<13>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<12>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<11>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<10>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<9>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<8>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<7>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<6>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<5>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<4>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<3>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<2>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<1>11 ;
  wire \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<0>11 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<0>11_5315 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<1>11 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<3>11 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<4>11 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<6>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<5>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<7>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<13>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<14>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<15>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<21>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<22>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<23>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<24>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<27>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<28>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<30>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<31>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<37>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<39>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<45>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<46>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<47>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<53>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<54>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<55>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<56>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<59>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<60>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<29>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<62>11 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<63>11 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones<2>28_5273 ;
  wire \BU2/U0/N364 ;
  wire \BU2/U0/N362 ;
  wire \BU2/U0/N360 ;
  wire \BU2/U0/N359 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N3 ;
  wire \BU2/U0/N355 ;
  wire \BU2/U0/N353 ;
  wire \BU2/U0/N352 ;
  wire \BU2/U0/N350 ;
  wire \BU2/U0/N346 ;
  wire \BU2/U0/N345 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/frame_waiting ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/deferring ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N20 ;
  wire \BU2/U0/N340 ;
  wire \BU2/U0/N341 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N3 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_or0000 ;
  wire \BU2/U0/N338 ;
  wire \BU2/U0/N337 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N17 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof ;
  wire \BU2/U0/N335 ;
  wire \BU2/U0/N334 ;
  wire \BU2/U0/N333 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_in_frame_5245 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column70_5244 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column0_5243 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<7>18_5242 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N10 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N18 ;
  wire \BU2/U0/N329 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N7 ;
  wire \BU2/U0/N327 ;
  wire \BU2/U0/N326 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N19 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_increment_on_sof_5234 ;
  wire \BU2/U0/N324 ;
  wire \BU2/U0/N322 ;
  wire \BU2/U0/N320 ;
  wire \BU2/U0/N318 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column_or0002 ;
  wire \BU2/U0/N315 ;
  wire \BU2/U0/N316 ;
  wire \BU2/U0/N309 ;
  wire \BU2/U0/N307 ;
  wire \BU2/U0/N305 ;
  wire \BU2/U0/N304 ;
  wire \BU2/U0/N296 ;
  wire \BU2/U0/N295 ;
  wire \BU2/U0/N292 ;
  wire \BU2/U0/N289 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/N23 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/N10 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/N29 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N69 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N11 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_zero ;
  wire \BU2/U0/N282 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_16_mux00103_5207 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_40_mux001024_5206 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_40_or0000 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_24_mux001023_5204 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_48_mux001022_5203 ;
  wire \BU2/U0/G_TX.txgen/txframer/N65 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_50_or0000 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_8_mux001023_5200 ;
  wire \BU2/U0/N254 ;
  wire \BU2/U0/G_TX.txgen/txframer/N49 ;
  wire \BU2/U0/N247 ;
  wire \BU2/U0/N246 ;
  wire \BU2/U0/N242 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_and0000 ;
  wire \BU2/U0/N236 ;
  wire \BU2/U0/N235 ;
  wire \BU2/U0/N232 ;
  wire \BU2/U0/N231 ;
  wire \BU2/U0/N230 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/N31 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In124_5185 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In94_5184 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In70_5183 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In55_5182 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In26_5181 ;
  wire \BU2/U0/N226 ;
  wire \BU2/U0/N221 ;
  wire \BU2/U0/N216 ;
  wire \BU2/U0/N211 ;
  wire \BU2/U0/N206 ;
  wire \BU2/U0/N201 ;
  wire \BU2/U0/N196 ;
  wire \BU2/U0/N191 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<10>15_5171 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<11>15_5169 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<12>15_5167 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<13>15_5165 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<14>15_5163 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<15>15_5161 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<8>15_5159 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<10>19 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N33 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<9>15_5154 ;
  wire \BU2/U0/G_TX.txgen/txframer/N86 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_24_or0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N23 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N3 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N61 ;
  wire \BU2/U0/G_TX.txgen/txframer/N84 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_13_or0000 ;
  wire \BU2/U0/G_TX.txgen/txframer/N85 ;
  wire \BU2/U0/G_TX.txgen/txframer/N62 ;
  wire \BU2/U0/G_TX.txgen/txframer/N87 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_32_or0000 ;
  wire \BU2/U0/G_TX.txgen/txframer/last_column_data_4_or0000 ;
  wire \BU2/U0/G_TX.txgen/txframer/N28 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N23 ;
  wire \BU2/U0/N184 ;
  wire \BU2/U0/N182 ;
  wire \BU2/U0/G_TX.txgen/txframer/terminate_found ;
  wire \BU2/U0/N180 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N22 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N01 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N57 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifs_accum_add_4 ;
  wire \BU2/U0/N176 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_or000095_5108 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_or000070_5107 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_or000034_5106 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N62 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N30 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N49 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N31 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N50 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N24 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N51 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N25 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N52 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N26 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N53 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N27 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N54 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N28 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N55 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N66 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N29 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N58 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N56 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N5 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_20_or0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N75 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_reached_or000021_5075 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_reached_or000010_5074 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/N28 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000221_5072 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000188_5071 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000170_5070 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000166_5069 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or000097_5068 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or000061_5067 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or000021_5066 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or000010_5065 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1-In53_5064 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1-In18_5063 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1-In0_5062 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/frame_is_vlan_and0000170_5061 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/frame_is_vlan_and0000134_5060 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/N01 ;
  wire \BU2/U0/N167 ;
  wire \BU2/U0/N161 ;
  wire \BU2/U0/N159 ;
  wire \BU2/U0/N157 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_opcode_int_cmp_eq000070_5054 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_opcode_int_cmp_eq0000 ;
  wire \BU2/U0/N155 ;
  wire \BU2/U0/G_TX.txgen/txframer/c_out_2_or00005_5051 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or0000238_5050 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or0000151_5049 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or0000130_5048 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or0000129_5047 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or000041_5046 ;
  wire \BU2/U0/N138 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/frame_len_error_stats_and000038_5044 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/frame_len_error_stats_and000023_5043 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and000092_5042 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and000068_5041 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and000033_5040 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and00008_5039 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_6_and000092_5038 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_6_and000068_5037 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_6_and000033_5036 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_6_and00008_5035 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/N20 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and00001175_5033 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and00001139_5032 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and00001110_5031 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and000046_5030 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and000010_5029 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_2_and000039_5028 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_2_and000010_5027 ;
  wire \BU2/U0/G_TX.txgen/decode_frame/vlan_int170_5026 ;
  wire \BU2/U0/G_TX.txgen/decode_frame/vlan_int134_5025 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and000030_5024 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and000014_5023 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and00001135_5022 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and00001110_5021 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5_and000050_5020 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5_and000034_5019 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5_and00001139_5018 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5_and00001114_5017 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_7_and000030_5016 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_7_and000014_5015 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/N19 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_early_0_and000019_5013 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_early_0_and00008_5012 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/N22 ;
  wire \BU2/U0/N136 ;
  wire \BU2/U0/N133 ;
  wire \BU2/U0/N123 ;
  wire \BU2/U0/N121 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_5_xor0001 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/N27 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/N51 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/N22 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N25 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N72 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N74 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N19 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N14 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_0_or0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N14 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N15 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N16 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N17 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N18 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N19 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N20 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N21 ;
  wire \BU2/U0/G_TX.txgen/decode_frame/N01 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/N15 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/N12 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000221_4975 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000188_4974 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000170_4973 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000166_4972 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or000097_4971 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or000061_4970 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or000021_4969 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or000010_4968 ;
  wire \BU2/U0/G_RX.rxgen/decode/end_of_padding_or000021_4967 ;
  wire \BU2/U0/G_RX.rxgen/decode/end_of_padding_or000010_4966 ;
  wire \BU2/U0/N75 ;
  wire \BU2/U0/N73 ;
  wire \BU2/U0/N71 ;
  wire \BU2/U0/G_TX.txgen/txframer/is_error_comb ;
  wire \BU2/U0/G_TX.txgen/txframer/crc_data_and0000 ;
  wire \BU2/U0/N69 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/N21 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and00001133_4955 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and0000118_4954 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/start_errors_1_mux000414_4953 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/start_errors_2_mux000314_4952 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/start_errors_3_mux000314_4951 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/start_errors_4_mux000314_4950 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/start_errors_5_mux000314_4949 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/start_errors_6_mux000314_4948 ;
  wire \BU2/U0/N67 ;
  wire \BU2/U0/N63 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_9_xor000070_4945 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_9_xor000034_4944 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_9_xor000070_4943 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_9_xor000034_4942 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/stage20_or000073_4941 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/stage20_or000022_4940 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/stage20_or000011_4939 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/stage2_or000073_4938 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/stage2_or000022_4937 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/stage2_or000011_4936 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_7_xor000071_4935 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_7_xor000035_4934 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_7_xor000071_4933 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_7_xor000035_4932 ;
  wire \BU2/U0/N59 ;
  wire \BU2/U0/G_RX.rxgen/decode/terminate_flag_and0000139_4930 ;
  wire \BU2/U0/G_RX.rxgen/decode/terminate_flag_and000076_4929 ;
  wire \BU2/U0/G_RX.rxgen/decode/terminate_flag_and000049_4928 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_11_xor000084_4927 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_11_xor000035_4926 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11_xor000084_4925 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11_xor000035_4924 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_4_xor000070_4923 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_4_xor000034_4922 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_14_xor000087_4921 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_14_xor000035_4920 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_22_xor000071_4919 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_22_xor000035_4918 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_24_xor000084_4917 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_24_xor000035_4916 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_28_xor000087_4915 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_28_xor000035_4914 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4_xor000070_4913 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4_xor000034_4912 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_14_xor000087_4911 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_14_xor000035_4910 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_xor000071_4909 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_xor000035_4908 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_24_xor000084_4907 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_24_xor000035_4906 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_28_xor000087_4905 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_28_xor000035_4904 ;
  wire \BU2/U0/G_RX.rxgen/decode/terminate_control_or0005 ;
  wire \BU2/U0/G_RX.rxgen/decode/terminate_control_or0006 ;
  wire \BU2/U0/G_RX.rxgen/decode/terminate_control_or0007 ;
  wire \BU2/U0/N57 ;
  wire \BU2/U0/G_RX.rxgen/decode/terminate_control_mux0009<2>15_4899 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N67 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0002 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/stage10_or000043_4893 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/stage10_or000032_4892 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/stage1_or000043_4891 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/stage1_or000032_4890 ;
  wire \BU2/U0/N46 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0001 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/N24 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/start_lane0_comb ;
  wire \BU2/U0/G_RX.rxgen/decode/terminate_control_or0004 ;
  wire \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_7_cmp_eq0000 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_or0001 ;
  wire \BU2/U0/N44 ;
  wire \BU2/U0/N42 ;
  wire \BU2/U0/N41 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_8_not00011127_4878 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_8_not0001170_4877 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_8_not0001134_4876 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_9_not00011127_4875 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_9_not0001170_4874 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_9_not0001134_4873 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_not00011127_4872 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_not0001170_4871 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_not0001134_4870 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_not00011127_4869 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_not0001170_4868 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_not0001134_4867 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_1_not00011127_4866 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_1_not0001170_4865 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_1_not0001134_4864 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_22_not00011127_4863 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_22_not0001170_4862 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_22_not0001134_4861 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_7_not00011127_4860 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_7_not0001170_4859 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_7_not0001134_4858 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_not00011127_4857 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_not0001170_4856 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_not0001134_4855 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_not00011127_4854 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_not0001170_4853 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_not0001134_4852 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_not00011127_4851 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_not0001170_4850 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_not0001134_4849 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_11_not00011127_4848 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_11_not0001170_4847 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_11_not0001134_4846 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_24_not00011127_4845 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_24_not0001170_4844 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_24_not0001134_4843 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_27_not00011127_4842 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_27_not0001170_4841 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_27_not0001134_4840 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_8_xor0000127_4839 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_8_xor000070_4838 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_8_xor000034_4837 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_not00011127_4836 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_not0001170_4835 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_not0001134_4834 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_not00011127_4833 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_not0001170_4832 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_not0001134_4831 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_not00011127_4830 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_not0001170_4829 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_not0001134_4828 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8_xor0000127_4827 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8_xor000070_4826 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8_xor000034_4825 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_10_not00011127_4824 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_10_not0001171_4823 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_10_not0001135_4822 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_14_not00011127_4821 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_14_not0001171_4820 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_14_not0001135_4819 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_23_not00011127_4818 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_23_not0001171_4817 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_23_not0001135_4816 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_25_not00011127_4815 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_25_not0001171_4814 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_25_not0001135_4813 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_26_not00011127_4812 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_26_not0001171_4811 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_26_not0001135_4810 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_28_not00011127_4809 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_28_not0001171_4808 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_28_not0001135_4807 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_5_not00011127_4806 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_5_not0001171_4805 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_5_not0001135_4804 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_1_xor0000128_4803 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_1_xor000071_4802 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_1_xor000035_4801 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_not00011127_4800 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_not0001171_4799 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_not0001135_4798 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_not00011127_4797 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_not0001171_4796 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_not0001135_4795 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_not00011127_4794 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_not0001171_4793 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_not0001135_4792 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_not00011127_4791 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_not0001171_4790 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_not0001135_4789 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_not00011127_4788 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_not0001171_4787 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_not0001135_4786 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_not00011127_4785 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_not0001171_4784 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_not0001135_4783 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_not00011127_4782 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_not0001171_4781 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_not0001135_4780 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1_xor0000128_4779 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1_xor000071_4778 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1_xor000035_4777 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_0_not00011114_4776 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_0_not0001160_4775 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_0_not0001135_4774 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_12_not00011114_4773 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_12_not0001160_4772 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_12_not0001135_4771 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_13_not00011114_4770 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_13_not0001160_4769 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_13_not0001135_4768 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_15_not00011114_4767 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_15_not0001160_4766 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_15_not0001135_4765 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_29_not00011114_4764 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_29_not0001160_4763 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_29_not0001135_4762 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_30_not00011114_4761 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_30_not0001160_4760 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_30_not0001135_4759 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_3_not00011114_4758 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_3_not0001160_4757 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_3_not0001135_4756 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_4_not00011114_4755 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_4_not0001160_4754 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_4_not0001135_4753 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_6_not00011114_4752 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_6_not0001160_4751 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_6_not0001135_4750 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_11_xor0000114_4749 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_11_xor000060_4748 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_11_xor000035_4747 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_27_xor0000114_4746 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_27_xor000060_4745 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_27_xor000035_4744 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_not00011114_4743 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_not0001160_4742 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_not0001135_4741 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_not00011114_4740 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_not0001160_4739 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_not0001135_4738 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_not00011114_4737 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_not0001160_4736 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_not0001135_4735 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_not00011114_4734 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_not0001160_4733 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_not0001135_4732 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_not00011114_4731 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_not0001160_4730 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_not0001135_4729 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_not00011114_4728 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_not0001160_4727 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_not0001135_4726 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_not00011114_4725 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_not0001160_4724 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_not0001135_4723 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_not00011114_4722 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_not0001160_4721 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_not0001135_4720 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_not00011114_4719 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_not0001160_4718 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_not0001135_4717 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11_xor0000114_4716 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11_xor000060_4715 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11_xor000035_4714 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27_xor0000114_4713 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27_xor000060_4712 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27_xor000035_4711 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_2_not00011103_4710 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_2_not0001135_4709 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_31_not00011103_4708 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_31_not0001135_4707 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_13_xor0000104_4706 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_13_xor000035_4705 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_2_xor0000104_4704 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_2_xor000035_4703 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_7_xor0000104_4702 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_7_xor000035_4701 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_10_xor0000104_4700 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_10_xor000035_4699 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_23_xor0000104_4698 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_23_xor000035_4697 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_25_xor0000104_4696 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_25_xor000035_4695 ;
  wire \BU2/U0/G_RX.rxgen/decode/less_than_10bytes_and0000103_4694 ;
  wire \BU2/U0/G_RX.rxgen/decode/less_than_10bytes_and000060_4693 ;
  wire \BU2/U0/G_RX.rxgen/decode/less_than_10bytes_and000040_4692 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_not00011103_4691 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_not0001135_4690 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_not00011103_4689 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_not0001135_4688 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_13_xor0000104_4687 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_13_xor000035_4686 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_2_xor0000104_4685 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_2_xor000035_4684 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_7_xor0000104_4683 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_7_xor000035_4682 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_10_xor0000104_4681 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_10_xor000035_4680 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_23_xor0000104_4679 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_23_xor000035_4678 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_25_xor0000104_4677 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_25_xor000035_4676 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_26_xor000083_4675 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_3_xor000083_4674 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_5_xor000083_4673 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_0_xor000083_4672 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_15_xor000083_4671 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_29_xor000083_4670 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_3_xor000083_4669 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_4_xor000083_4668 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_26_xor000083_4667 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_3_xor000083_4666 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_5_xor000083_4665 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_0_xor000083_4664 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_15_xor000083_4663 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_29_xor000083_4662 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_3_xor000083_4661 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_4_xor000083_4660 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_19_not0001187_4659 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_19_not0001135_4658 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_20_not0001187_4657 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_20_not0001135_4656 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_21_not0001187_4655 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_21_not0001135_4654 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_12_xor000060_4653 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_12_xor000024_4652 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_14_xor000060_4651 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_16_xor000088_4650 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_16_xor000035_4649 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_17_xor000088_4648 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_17_xor000035_4647 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_22_xor000088_4646 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_22_xor000035_4645 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_23_xor000088_4644 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_23_xor000035_4643 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_28_xor000088_4642 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_28_xor000035_4641 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_29_xor000088_4640 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_29_xor000035_4639 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_6_xor000060_4638 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_26_xor000071_4637 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_2_xor000088_4636 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_2_xor000035_4635 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_5_xor000071_4634 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_not0001187_4633 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_not0001135_4632 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_not0001187_4631 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_not0001135_4630 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_not0001187_4629 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_not0001135_4628 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12_xor000060_4627 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12_xor000024_4626 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_14_xor000060_4625 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_16_xor000088_4624 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_16_xor000035_4623 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_17_xor000088_4622 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_17_xor000035_4621 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_22_xor000088_4620 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_22_xor000035_4619 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_23_xor000088_4618 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_23_xor000035_4617 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_28_xor000088_4616 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_28_xor000035_4615 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_29_xor000088_4614 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_29_xor000035_4613 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_6_xor000060_4612 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_26_xor000071_4611 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_2_xor000088_4610 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_2_xor000035_4609 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_5_xor000071_4608 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_18_not000172_4607 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_18_not000135_4606 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_0_xor000083_4605 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_0_xor000035_4604 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_10_xor000083_4603 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_10_xor000035_4602 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_18_xor000083_4601 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_18_xor000035_4600 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_1_xor000083_4599 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_1_xor000035_4598 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_24_xor000083_4597 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_24_xor000035_4596 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_25_xor000083_4595 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_25_xor000035_4594 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_27_xor000060_4593 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_27_xor000035_4592 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_30_xor000083_4591 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_30_xor000035_4590 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_31_xor000083_4589 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_31_xor000035_4588 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_12_xor000060_4587 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_12_xor000035_4586 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_13_xor000070_4585 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_13_xor000034_4584 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_30_xor000060_4583 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_30_xor000035_4582 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_31_xor000060_4581 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_31_xor000035_4580 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_6_xor000070_4579 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_6_xor000034_4578 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_not000172_4577 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_not000135_4576 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_0_xor000083_4575 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_0_xor000035_4574 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_10_xor000083_4573 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_10_xor000035_4572 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_18_xor000083_4571 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_18_xor000035_4570 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_1_xor000083_4569 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_1_xor000035_4568 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_24_xor000083_4567 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_24_xor000035_4566 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_25_xor000083_4565 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_25_xor000035_4564 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_27_xor000060_4563 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_27_xor000035_4562 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_30_xor000083_4561 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_30_xor000035_4560 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_31_xor000083_4559 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_31_xor000035_4558 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_12_xor000060_4557 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_12_xor000035_4556 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13_xor000070_4555 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13_xor000034_4554 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_30_xor000060_4553 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_30_xor000035_4552 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_31_xor000060_4551 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_31_xor000035_4550 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_6_xor000070_4549 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_6_xor000034_4548 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_15_xor000051_4547 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_15_xor000035_4546 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_15_xor000051_4545 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_15_xor000035_4544 ;
  wire \BU2/U0/N39 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_4_xor0000_bdd10 ;
  wire \BU2/U0/N37 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4_xor0000_bdd10 ;
  wire \BU2/U0/N35 ;
  wire \BU2/U0/N34 ;
  wire \BU2/U0/N32 ;
  wire \BU2/U0/N30 ;
  wire \BU2/U0/N28 ;
  wire \BU2/U0/N26 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/N32 ;
  wire \BU2/U0/N24 ;
  wire \BU2/U0/G_RX.rxgen/decode/N15 ;
  wire \BU2/U0/N22 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/min_ifg ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_22_xor0000_bdd10 ;
  wire \BU2/U0/G_RX.rxgen/decode/terminate_control_or0003 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_xor0000_bdd10 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_14_xor0000_bdd8 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_11_xor0000_bdd8 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_14_xor0000_bdd8 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11_xor0000_bdd8 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_reg_4521 ;
  wire \BU2/U0/N18 ;
  wire \BU2/U0/N16 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_16_not0001170_4518 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_16_not0001134_4517 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_17_not0001170_4516 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_17_not0001134_4515 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_19_xor000071_4514 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_19_xor000035_4513 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_20_xor000071_4512 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_20_xor000035_4511 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_21_xor000071_4510 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_21_xor000035_4509 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_19_xor000071_4508 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_19_xor000035_4507 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_20_xor000071_4506 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_20_xor000035_4505 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_21_xor000071_4504 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_21_xor000035_4503 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_not0001170_4502 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_not0001134_4501 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_not0001170_4500 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_not0001134_4499 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_19_xor000071_4498 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_19_xor000035_4497 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_20_xor000071_4496 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_20_xor000035_4495 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_21_xor000071_4494 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_21_xor000035_4493 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_19_xor000071_4492 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_19_xor000035_4491 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_20_xor000071_4490 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_20_xor000035_4489 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_21_xor000071_4488 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_21_xor000035_4487 ;
  wire \BU2/U0/N14 ;
  wire \BU2/U0/N12 ;
  wire \BU2/U0/N10 ;
  wire \BU2/U0/N8 ;
  wire \BU2/U0/N6 ;
  wire \BU2/U0/N4 ;
  wire \BU2/U0/N2 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_xor0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_8_xor0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_12_xor0002 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_xor0002 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_13_xor0002 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0003 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_xor0002 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_15_xor0001 ;
  wire \BU2/U0/G_RX.rxgen/decode/N59 ;
  wire \BU2/U0/G_RX.rxgen/decode/N58 ;
  wire \BU2/U0/G_RX.rxgen/decode/N57 ;
  wire \BU2/U0/G_RX.rxgen/decode/N56 ;
  wire \BU2/U0/G_RX.rxgen/decode/N55 ;
  wire \BU2/U0/G_RX.rxgen/decode/N54 ;
  wire \BU2/U0/G_RX.rxgen/decode/N60 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_12_xor0000_bdd8 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12_xor0000_bdd8 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N71 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/local_failure_mux0000_bdd2 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/N4 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N27 ;
  wire \BU2/U0/G_RX.rxgen/decode/dest_add_0_cmp_eq0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_and0000 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_mux0001103_4456 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_mux000149_4455 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_mux000114_4454 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2_4453 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1_4452 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/type_not_length_4440 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy<0>_rt_4354 ;
  wire \BU2/U0/G_TX.txgen/tx_en_reg_4353 ;
  wire \BU2/U0/G_TX.txgen/ifg_extension_reg_4352 ;
  wire \BU2/U0/G_TX.txgen/crc_mode_frame_4351 ;
  wire \BU2/U0/G_TX.txgen/crc_mode_frame_or0000 ;
  wire \BU2/U0/G_TX.txgen/crc_mode_reg_4349 ;
  wire \BU2/U0/G_TX.txgen/ifs_mode_frame_4348 ;
  wire \BU2/U0/G_TX.txgen/ifs_mode_reg_4347 ;
  wire \BU2/U0/G_TX.txgen/vlan_en_frame_4346 ;
  wire \BU2/U0/G_TX.txgen/vlan_en_reg_4345 ;
  wire \BU2/U0/G_TX.txgen/jumbo_en_frame_4344 ;
  wire \BU2/U0/G_TX.txgen/jumbo_en_reg_4343 ;
  wire \BU2/U0/G_TX.txgen/ifg_dic_reg_4342 ;
  wire \BU2/U0/G_TX.txgen/txframer/error_reg_4341 ;
  wire \BU2/U0/G_TX.txgen/txframer/error_reg_or0000 ;
  wire \BU2/U0/G_TX.txgen/txframer/crc_insert_out_or0000 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_7_mux0009 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_6_mux0009 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_5_mux0009 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_4_mux0009 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_3_mux0010 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_10_mux0009_4201 ;
  wire \BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_58_mux0006_4185 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_57_mux0007_4184 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_9_mux0009_4183 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_56_mux0006_4182 ;
  wire \BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_8_mux0010 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_49_mux0009_4179 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_48_mux0010 ;
  wire \BU2/U0/G_TX.txgen/txframer/crc_insert_d1_4177 ;
  wire \BU2/U0/G_TX.txgen/insert ;
  wire \BU2/U0/int_tx_data[61] ;
  wire \BU2/U0/int_tx_data[59] ;
  wire \BU2/U0/int_tx_data[57] ;
  wire \BU2/U0/int_tx_data[55] ;
  wire \BU2/U0/int_tx_data[53] ;
  wire \BU2/U0/int_tx_data[51] ;
  wire \BU2/U0/int_tx_data[49] ;
  wire \BU2/U0/int_tx_data[47] ;
  wire \BU2/U0/int_tx_data[45] ;
  wire \BU2/U0/int_tx_data[41] ;
  wire \BU2/U0/int_tx_data[37] ;
  wire \BU2/U0/int_tx_data[33] ;
  wire \BU2/U0/int_tx_data[31] ;
  wire \BU2/U0/int_tx_data[29] ;
  wire \BU2/U0/int_tx_data[27] ;
  wire \BU2/U0/int_tx_data[25] ;
  wire \BU2/U0/int_tx_data[22] ;
  wire \BU2/U0/int_tx_data[21] ;
  wire \BU2/U0/int_tx_data[19] ;
  wire \BU2/U0/int_tx_data[15] ;
  wire \BU2/U0/int_tx_data[2] ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_2_mux0009 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_50_mux0009_4132 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_1_mux0009_4131 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_0_or0000 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_0_mux0010_4129 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_42_mux0009_4128 ;
  wire \BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ;
  wire \BU2/U0/G_TX.txgen/tx_preamble_reg_4126 ;
  wire \BU2/U0/G_TX.txgen/txframer/c_out_7_or0000_4125 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_41_mux0009_4124 ;
  wire \BU2/U0/G_TX.txgen/txframer/c_out_6_or0000_4123 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_40_mux0010 ;
  wire \BU2/U0/G_TX.txgen/txframer/c_out_5_or0000_4121 ;
  wire \BU2/U0/G_TX.txgen/txframer/c_out_4_or0000_4120 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_34_mux0009_4119 ;
  wire \BU2/U0/G_TX.txgen/txframer/c_out_3_or0000_4118 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_33_mux0009_4117 ;
  wire \BU2/U0/G_TX.txgen/txframer/c_out_2_or0000 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_32_mux0010 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_26_mux0009_4114 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_25_mux0009_4113 ;
  wire \BU2/U0/G_TX.txgen/txframer/c_out_1_or0000_4112 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_24_mux0010 ;
  wire \BU2/U0/G_TX.txgen/txframer/c_out_0_or0000_4110 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_18_mux0009_4109 ;
  wire \BU2/U0/G_TX.txgen/is_data[6] ;
  wire \BU2/U0/G_TX.txgen/is_data[5] ;
  wire \BU2/U0/G_TX.txgen/is_data[4] ;
  wire \BU2/U0/G_TX.txgen/is_data[2] ;
  wire \BU2/U0/G_TX.txgen/is_data[1] ;
  wire \BU2/U0/G_TX.txgen/is_data[0] ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_17_mux0009_4095 ;
  wire \BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ;
  wire \BU2/U0/G_TX.txgen/txframer/d_out_int_16_mux0010 ;
  wire \BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ;
  wire \BU2/U0/G_TX.txgen/decode_frame/ctrl_int ;
  wire \BU2/U0/G_TX.txgen/decode_frame/broad_int ;
  wire \BU2/U0/G_TX.txgen/decode_frame/vlan_int ;
  wire \BU2/U0/G_TX.txgen/decode_frame/multi_int ;
  wire \BU2/U0/G_TX.txgen/decode_frame/start_d4_4081 ;
  wire \BU2/U0/G_TX.txgen/decode_frame/start_d3_4080 ;
  wire \BU2/U0/G_TX.txgen/decode_frame/start_d2_4063 ;
  wire \BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en_cmp_eq0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_0_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_26_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_10_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_29_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_28_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_9_xor0000_3943 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_26_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_31_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_8_xor0000_3937 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_30_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_25_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_7_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_24_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_6_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_18_xor0000_3925 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_23_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_5_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_17_xor0000_3919 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_16_xor0000_3913 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_21_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_3_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_15_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_20_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_29_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_2_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_14_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_28_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_1_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_27_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_12_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_31_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_25_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_30_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_10_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_19_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_24_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_18_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_23_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_22_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_17_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_9_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_16_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_21_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_15_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_7_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_14_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_20_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_6_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_13_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_5_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_4_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_3_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_2_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_0_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_19_xor0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg_3830 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_3_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_29_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_2_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_28_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_27_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_1_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_26_mux0000_3632 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_0_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_31_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_25_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_19_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_24_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_30_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_18_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_23_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_17_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_22_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_16_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_21_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_15_mux0000_3606 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_20_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_14_mux0000_3602 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_13_mux0000_3600 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_12_mux0000_3598 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_11_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_10_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_cmp_eq0000_inv_3591 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_9_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_8_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_5_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_mux0000 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_int ;
  wire \BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ;
  wire \BU2/U0/G_TX.txgen/txframer/start_out_3337 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_int ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_3281 ;
  wire \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_out_3280 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_3_or0000 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_5_or0000 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_4_or0000 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_7_or0000 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_6_or0000 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_underrun_3269 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_underrun_or0000 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/underrun_reg_3261 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/load_max_count_3260 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/load_max_count_not0001 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/underrun_comb_inv ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/status_valid_or0000 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_next_reg_3246 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_next_cycle ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_reached_or0000 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/flip_int_mux0000_3243 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_valid ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_alignment_3227 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_alignment_mux0000 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_cmp_eq0000 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_0_or0000_3223 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_1_or0000 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/tx_success_or0000 ;
  wire \BU2/U0/G_TX.txgen/is_data[7] ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_2_or0000_3217 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_3208 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3207 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/flip_3206 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/flip_int_3205 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_reached_reg_3192 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_reached_3191 ;
  wire \BU2/U0/int_underrun ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_enable_3189 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_enable_or0000 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_reg_3187 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_past_3186 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/in_frame_reg_3185 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_reg_3184 ;
  wire \BU2/U0/start_reg ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/error_reg_3182 ;
  wire \BU2/U0/G_TX.txgen/is_error ;
  wire \BU2/U0/G_TX.txgen/is_start ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_cst ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_val ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_and0000 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_count1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_or0000 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_and0000 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_count ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_count2 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_count3 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_not0001 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<3>_rt_3139 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<4>_rt_3136 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<5>_rt_3133 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<6>_rt_3130 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<7>_rt_3127 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<8>_rt_3124 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<9>_rt_3121 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<10>_rt_3118 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<11>_rt_3115 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<12>_rt_3112 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_xor<13>_rt_3109 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<0>1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<1>1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<1>_rt_3104 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<2>1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<2>_rt_3101 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<3>1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<3>_rt_3098 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<4>1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<4>_rt_3095 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<5>1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<5>_rt_3092 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<6>1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<6>_rt_3089 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<7>1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<7>_rt_3086 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<8>1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<8>_rt_3083 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<9>1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<9>_rt_3080 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<10>1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<10>_rt_3077 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<11>_rt_3074 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<0>_rt_3071 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3040 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In_3039 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In_3037 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd4_3036 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_or0000 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In_3034 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/Q1_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/Q0_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/TC_ASSIGN_I1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/TQ0 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I4_rt_3029 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/TQ1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I298_rt_3027 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/C1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q5_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q6_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q7_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q3_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q4_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q2_ASSIGN_S ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q1_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q0_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TC_ASSIGN_I1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ0 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I4_rt_3015 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I26_rt_3013 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ2 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I233_rt_3010 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C2 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ3 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I246_rt_3007 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C3 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ4 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I259_rt_3004 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C4 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ5 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I272_rt_3001 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C5 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ6 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I285_rt_2998 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C6 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ7 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I298_rt_2995 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C7 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q5_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q6_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q7_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q3_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q4_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q2_ASSIGN_S ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q1_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q0_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TC_ASSIGN_I1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ0 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I4_rt_2983 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I26_rt_2981 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ2 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I233_rt_2978 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C2 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ3 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I246_rt_2975 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C3 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ4 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I259_rt_2972 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C4 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ5 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I272_rt_2969 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C5 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ6 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I285_rt_2966 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C6 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ7 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I298_rt_2963 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C7 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q5_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q6_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q7_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q3_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q4_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q2_ASSIGN_S ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q1_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q0_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TC_ASSIGN_I1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ0 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I4_rt_2951 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I26_rt_2949 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ2 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I233_rt_2946 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C2 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ3 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I246_rt_2943 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C3 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ4 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I259_rt_2940 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C4 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ5 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I272_rt_2937 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C5 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ6 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I285_rt_2934 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C6 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ7 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I298_rt_2931 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C7 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q5_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q6_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q7_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q3_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q4_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q2_ASSIGN_S ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q1_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q0_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TC_ASSIGN_I1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ0 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I4_rt_2919 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I26_rt_2917 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ2 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I233_rt_2914 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C2 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ3 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I246_rt_2911 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C3 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ4 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I259_rt_2908 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C4 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ5 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I272_rt_2905 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C5 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ6 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I285_rt_2902 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C6 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ7 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I298_rt_2899 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C7 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q5_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q6_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q7_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q3_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q4_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q2_ASSIGN_S ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q1_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q0_ASSIGN_LI ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TC_ASSIGN_I1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ0 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I4_rt_2887 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I26_rt_2885 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ2 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I233_rt_2882 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C2 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ3 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I246_rt_2879 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C3 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ4 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I259_rt_2876 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C4 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ5 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I272_rt_2873 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C5 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ6 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I285_rt_2870 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C6 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ7 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I298_rt_2867 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C7 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_output2 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int6 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int5q ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int5 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int4q ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int4 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int3q ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int3 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int2q ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int2 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int1q ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/deferring_q_2853 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/deferring_o_2852 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_2851 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_or0000 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<7>1_2848 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_underrun_2847 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_underrun_or0000_2846 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_2845 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_or0000 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_and0000 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_2842 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof_2841 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof_and0000 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/flip_save_2839 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset_or0000 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_rt_2812 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<14>_rt_2810 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<13>_rt_2808 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<12>_rt_2806 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_rt_2804 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<10>_rt_2802 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<9>_rt_2800 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<8>_rt_2798 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<7>_rt_2796 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/flip ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value10 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value9 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value[7] ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value8 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value[6] ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value7 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value[5] ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value6 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value5 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value[3] ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value4 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value[2] ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value3 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value2 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/sof_column_inv ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_not0001_2714 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1_2713 ;
  wire \BU2/U0/G_TX.txgen/ifg_dic_frame_2712 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_inv ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_not0001 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_not0001 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count7 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count6 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count5 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count4 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count3 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count2 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count1 ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count ;
  wire \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_column_2665 ;
  wire \BU2/U0/G_RX.rxgen/crc_mode_held_2664 ;
  wire \BU2/U0/G_RX.rxgen/enable_reg_2663 ;
  wire \BU2/U0/G_RX.rxgen/enable_reg_and0000 ;
  wire \BU2/U0/G_RX.rxgen/start_code_found_reg_2661 ;
  wire \BU2/U0/G_RX.rxgen/jumbo_frames_held_2524 ;
  wire \BU2/U0/G_RX.rxgen/vlan_enable_held_2523 ;
  wire \BU2/U0/G_RX.rxgen/rx_pause_lt_disable_held_2522 ;
  wire \BU2/U0/G_RX.rxgen/exceed_min_frame_srl16_2521 ;
  wire \BU2/U0/G_RX.rxgen/exceed_18bytes_srl16_2520 ;
  wire \BU2/U0/G_RX.rxgen/exceed_length_type_srl16_2519 ;
  wire \BU2/U0/G_RX.rxgen/type_frame_srl16_2518 ;
  wire \BU2/U0/G_RX.rxgen/add_pause_frame_srl16_2517 ;
  wire \BU2/U0/G_RX.rxgen/broadcast_frame_srl16_temp ;
  wire \BU2/U0/G_RX.rxgen/multicast_frame_srl16_temp ;
  wire \BU2/U0/G_RX.rxgen/pause_frame_srl16_temp ;
  wire \BU2/U0/G_RX.rxgen/add_pause_frame_srl16_temp ;
  wire \BU2/U0/G_RX.rxgen/type_frame_srl16_temp ;
  wire \BU2/U0/G_RX.rxgen/vlan_frame_srl16_temp ;
  wire \BU2/U0/G_RX.rxgen/exceed_min_frame_srl16_temp ;
  wire \BU2/U0/G_RX.rxgen/exceed_length_type_srl16_temp ;
  wire \BU2/U0/G_RX.rxgen/exceed_18bytes_srl16_temp ;
  wire \BU2/U0/G_RX.rxgen/synchronise/start_code_found_2327 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/start_found_2318 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/start_found_or0000 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/mux_control_or0000 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/start_lane4_comb ;
  wire \BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_2216 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/start_found_lane4_2214 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/start_found_lane4_and0000 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[63] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[62] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[61] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[60] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[59] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[58] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[55] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[54] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[53] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[52] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[51] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[50] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[49] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[48] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[47] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[46] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[45] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[44] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[43] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[42] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[41] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[40] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[39] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[38] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[37] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[36] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[35] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[34] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[33] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[32] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[31] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[30] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[29] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[28] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[27] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[26] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[23] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[22] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[21] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[20] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[19] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[18] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[17] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[16] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[15] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[14] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[13] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[12] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[11] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[10] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[9] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[8] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[7] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[6] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[5] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[4] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[3] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[2] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[1] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[0] ;
  wire \BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_2152 ;
  wire \BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_0_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_26_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_11_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_10_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_29_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_28_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_27_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_26_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_31_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_9_xor0000_2131 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_8_xor0000_2129 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_30_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_25_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_7_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_24_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_6_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_18_xor0000_2117 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_23_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_5_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_17_xor0000_2111 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_22_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_4_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_16_xor0000_2105 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_21_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_3_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_15_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_20_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_29_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_2_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_14_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_28_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_1_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_27_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_13_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_12_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_31_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_11_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_25_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_30_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_10_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_24_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_19_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_18_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_23_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_22_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_17_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_9_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_16_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_21_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_8_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_20_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_7_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_15_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_14_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_6_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_13_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_5_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/seta_12_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_4_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_3_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_2_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_1_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_0_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/setb_19_xor0000 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_29_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_28_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_27_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_26_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_31_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_25_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_30_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_19_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_24_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_18_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_23_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_22_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_17_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_16_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_21_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_15_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_20_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_14_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_9_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_8_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_13_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_7_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_12_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_6_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_11_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_5_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_10_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_4_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_3_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_2_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_1_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reg1_0_not0001 ;
  wire \BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ;
  wire \BU2/U0/G_RX.rxgen/crc_reset_1957 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/add_match_lower_cmp_ne0000 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/add_match_upper_cmp_ne0000 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/broadcast_match_1876 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/broadcast_match_and0000 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/multicast_match_1874 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/multicast_match_and0000 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/frame_is_vlan_1872 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/frame_is_vlan_and0000_1871 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/add_control_enable_1870 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/add_control_enable_and0000_1869 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/add_match_lower_1868 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/add_match_lower_or0000 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/frame_is_type_1866 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/frame_is_type_and0000 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/add_match_upper_1864 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/add_match_upper_or0000 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_1862 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/control_enable_1860 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/control_enable_and0000_1859 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_1858 ;
  wire \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/Mcount_counter_xor<12>_rt_1856 ;
  wire \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<11>_rt_1854 ;
  wire \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<10>_rt_1852 ;
  wire \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<9>_rt_1850 ;
  wire \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<8>_rt_1848 ;
  wire \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<7>_rt_1846 ;
  wire \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<6>_rt_1844 ;
  wire \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<5>_rt_1842 ;
  wire \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<4>_rt_1840 ;
  wire \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<3>_rt_1838 ;
  wire \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<2>_rt_1836 ;
  wire \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<1>_rt_1834 ;
  wire \BU2/U0/G_RX.rxgen/decode/length_match_cmp_eq0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/frame_1807 ;
  wire \BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux00026 ;
  wire \BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux00025 ;
  wire \BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux00024 ;
  wire \BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux00023 ;
  wire \BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux00022 ;
  wire \BU2/U0/G_RX.rxgen/decode/padding_1782 ;
  wire \BU2/U0/G_RX.rxgen/decode/padding_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/start_flag_reg3_1779 ;
  wire \BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ;
  wire \BU2/U0/G_RX.rxgen/decode/counter_reg_not0001_inv ;
  wire \BU2/U0/G_RX.rxgen/decode/stop_wrap_around_1736 ;
  wire \BU2/U0/G_RX.rxgen/decode/preserve_preamble_reg3_1734 ;
  wire \BU2/U0/G_RX.rxgen/decode/exceed_min_length_1733 ;
  wire \BU2/U0/G_RX.rxgen/decode/dest_add_0_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/end_of_padding_reg_1672 ;
  wire \BU2/U0/G_RX.rxgen/decode/start_flag_reg1_1648 ;
  wire \BU2/U0/G_RX.rxgen/decode/term_flag_reg_1611 ;
  wire \BU2/U0/G_RX.rxgen/decode/full_bytes_valid<1>_inv ;
  wire \BU2/U0/G_RX.rxgen/decode/preserve_preamble_reg2_1573 ;
  wire \BU2/U0/G_RX.rxgen/decode/full_bytes_valid<7>_inv ;
  wire \BU2/U0/G_RX.rxgen/decode/full_bytes_valid<0>_inv ;
  wire \BU2/U0/G_RX.rxgen/decode/number_of_bytes_3_or0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/full_bytes_valid<6>_inv ;
  wire \BU2/U0/G_RX.rxgen/decode/stats_length_0_not0001 ;
  wire \BU2/U0/G_RX.rxgen/decode/full_bytes_valid<5>_inv ;
  wire \BU2/U0/G_RX.rxgen/decode/full_bytes_valid<4>_inv ;
  wire \BU2/U0/G_RX.rxgen/decode/full_bytes_valid<2>_inv ;
  wire \BU2/U0/G_RX.rxgen/decode/full_bytes_valid<3>_inv ;
  wire \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_4_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_3_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_2_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_1_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_0_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/less_than_2bytes_1471 ;
  wire \BU2/U0/G_RX.rxgen/decode/less_than_2bytes_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_6_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_5_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_4_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_3_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_7_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_2_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_7_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_6_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_1_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_6_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_5_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_0_not0001 ;
  wire \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_5_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_4_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_4_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_3_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_3_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_2_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_2_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_1_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_1_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_0_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_7_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_0_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_6_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_5_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_4_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_3_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_2_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_1_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_0_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/error_code_reg_7_and0000_1406 ;
  wire \BU2/U0/G_RX.rxgen/decode/error_code_reg_6_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/data_valid_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/error_code_reg_5_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/error_code_reg_4_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl_2_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/error_code_reg_3_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl_1_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/error_code_reg_2_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl_0_not0001 ;
  wire \BU2/U0/G_RX.rxgen/decode/terminate_control_mux0009<0>1_1371 ;
  wire \BU2/U0/G_RX.rxgen/decode/terminate_control_or0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/terminate_control_mux0009<1>1 ;
  wire \BU2/U0/G_RX.rxgen/decode/error_code_reg_1_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/length_match_reg1_1365 ;
  wire \BU2/U0/G_RX.rxgen/decode/length_match_reg1_mux0002_1364 ;
  wire \BU2/U0/G_RX.rxgen/decode/stage2_1363 ;
  wire \BU2/U0/G_RX.rxgen/decode/stage2_or0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/error_code_reg_0_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/stage1_1359 ;
  wire \BU2/U0/G_RX.rxgen/decode/stage1_or0000_1358 ;
  wire \BU2/U0/G_RX.rxgen/decode/less_than_10bytes_1357 ;
  wire \BU2/U0/G_RX.rxgen/decode/less_than_10bytes_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ;
  wire \BU2/U0/G_RX.rxgen/decode/terminate_flag_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/terminate_flags_7_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/start_flag_1351 ;
  wire \BU2/U0/G_RX.rxgen/decode/start_flag_and0000_1350 ;
  wire \BU2/U0/G_RX.rxgen/decode/terminate_flags_6_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/terminate_flags_5_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/terminate_flags_4_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/terminate_flags_3_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/terminate_flags_2_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/terminate_flags_1_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/terminate_flags_0_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/exceed_length_type_1339 ;
  wire \BU2/U0/G_RX.rxgen/decode/exceed_length_type_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/number_of_bytes_2_mux0002 ;
  wire \BU2/U0/G_RX.rxgen/decode/number_of_bytes_1_mux0003_1336 ;
  wire \BU2/U0/G_RX.rxgen/decode/number_of_bytes_0_mux0003_1335 ;
  wire \BU2/U0/G_RX.rxgen/decode/exceed_18bytes_1334 ;
  wire \BU2/U0/G_RX.rxgen/decode/exceed_min_length_or0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/exceed_18bytes_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/length_match_1331 ;
  wire \BU2/U0/G_RX.rxgen/decode/length_match_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_7_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/end_of_padding_1327 ;
  wire \BU2/U0/G_RX.rxgen/decode/end_of_padding_or0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_6_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_5_and0000 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/receive_error_srl16 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/receive_error_1320 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/start_error_srl16 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/start_error_1318 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/lt_check_srl16 ;
  wire \BU2/U0/G_RX.rxgen/rx_lt_disable_held_1316 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/Mmux_terminate_ok_mux0002_3_1315 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/Mmux_terminate_ok_mux0002_4_1313 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/terminate_ok_1294 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/terminate_ok_mux0002 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/terminate_reg3_0 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/end_crc_pipeline_1290 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/frame_complete_reg_1288 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/frame_complete_ext2_1287 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/control_len_error_1285 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/control_len_error_and0000 ;
  wire \BU2/U0/G_RX.rxgen/decode/padding_length_match_1283 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/preserve_preamble_reg_1282 ;
  wire \BU2/U0/G_RX.rxgen/rx_preamble_reg_1281 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_early_0_1280 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_early_0_and0000 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<0>1 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<1>1 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<2>1 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<3>1 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<4>1 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<5>1 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/frame_terminate<1>1_1265 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/frame_len_error_stats_and0000 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/exceed_vlan_frame_1261 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/exceed_vlan_frame_and0000 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/max_length_error_and0000 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/bad_frame_and0000 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/good_frame_and0000 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/frame_complete_1256 ;
  wire \BU2/U0/G_RX.rxgen/decode/length_match_reg2_1255 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/fcs_error_1254 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/fcs_error_and0000 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_7_and0000 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_6_and0000 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and0000 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and0000 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5_and0000 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/bad_crc_1242 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/bad_crc_and0000_1241 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and0000 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_2_and0000 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/termination_error_1236 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/termination_error_and0000 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/exceed_normal_frame_1234 ;
  wire \BU2/U0/G_RX.rxgen/error_detection/exceed_normal_frame_and0000 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/Q1_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/Q0_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/TC_ASSIGN_I1 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/TQ0 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/X36_1I4_rt_1228 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/TQ1 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/X36_1I298_rt_1226 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/C1 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q5_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q6_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q7_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q3_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q4_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q2_ASSIGN_S ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q1_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q0_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TC_ASSIGN_I1 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ0 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I4_rt_1214 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ1 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I26_rt_1212 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C1 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ2 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I233_rt_1209 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C2 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ3 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I246_rt_1206 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C3 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ4 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I259_rt_1203 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C4 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ5 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I272_rt_1200 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C5 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ6 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I285_rt_1197 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C6 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ7 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I298_rt_1194 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C7 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q5_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q6_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q7_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q3_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q4_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q2_ASSIGN_S ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q1_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q0_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TC_ASSIGN_I1 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ0 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I4_rt_1182 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ1 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I26_rt_1180 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C1 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ2 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I233_rt_1177 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C2 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ3 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I246_rt_1174 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C3 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ4 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I259_rt_1171 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C4 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ5 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I272_rt_1168 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C5 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ6 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I285_rt_1165 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C6 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ7 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I298_rt_1162 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C7 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q5_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q6_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q7_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q3_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q4_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q2_ASSIGN_S ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q1_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q0_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TC_ASSIGN_I1 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ0 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I4_rt_1150 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ1 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I26_rt_1148 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C1 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ2 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I233_rt_1145 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C2 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ3 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I246_rt_1142 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C3 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ4 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I259_rt_1139 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C4 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ5 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I272_rt_1136 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C5 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ6 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I285_rt_1133 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C6 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ7 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I298_rt_1130 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C7 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q5_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q6_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q7_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q3_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q4_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q2_ASSIGN_S ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q1_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q0_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TC_ASSIGN_I1 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ0 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I4_rt_1118 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ1 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I26_rt_1116 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C1 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ2 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I233_rt_1113 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C2 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ3 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I246_rt_1110 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C3 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ4 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I259_rt_1107 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C4 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ5 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I272_rt_1104 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C5 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ6 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I285_rt_1101 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C6 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ7 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I298_rt_1098 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C7 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q5_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q6_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q7_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q3_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q4_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q2_ASSIGN_S ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q1_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q0_ASSIGN_LI ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TC_ASSIGN_I1 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ0 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I4_rt_1086 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ1 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I26_rt_1084 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C1 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ2 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I233_rt_1081 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C2 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ3 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I246_rt_1078 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C3 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ4 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I259_rt_1075 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C4 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ5 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I272_rt_1072 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C5 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ6 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I285_rt_1069 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C6 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ7 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I298_rt_1066 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C7 ;
  wire \BU2/U0/G_RX.rxgen/calculated_fsc ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int6 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int5q ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int5 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int4q ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int4 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int3q ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int3 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int2q ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int2 ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int1q ;
  wire \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int1 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/rx_custom_preamble_reg_1052 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx_underrun_int_1051 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_and0000 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx_enable_reg_1041 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/rx_enable_reg_984 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/pause_vector_0_or0000 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/control_complete ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/rx_good_frame_comb ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/data_count_and0000 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_req_int_968 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_req_int_not0001 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_opcode_int_966 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_opcode_int_not0001 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_opcode_int_960 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_opcode_int_cmp_eq0000 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_opcode_int_not0001 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_or0000 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_not0001 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/_mux0001 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1_948 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1-In_947 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/Mcount_data_count_val_945 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/Mcount_data_count1 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/Mcount_data_count ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_cst ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_or0000_939 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/Mcount_data_count2 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_not0001 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/ack_comb ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_ack_935 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_cmp_eq0001 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_933 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_control_932 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_control_or0000_931 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_int_930 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_cmp_eq0003 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_reg_815 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx_start_en ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_disable_764 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_disable_or0000 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_762 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_and0000 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_or0000 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_and0001 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_726 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_amber_reg_725 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_amber_reg_or0000 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/tx/ack_int_715 ;
  wire \BU2/U0/int_data_ack ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_713 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_or0000 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_and0000 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_mux0001 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_not0001 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_to_tx_708 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg2_707 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg_706 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_705 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_704 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_703 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg2_702 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg_701 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_and0000 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count1 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count2 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count3 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count4 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count5 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count6 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count7 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count8 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count9 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count10 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count11 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count12 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count13 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count14 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count15 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_not0001 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_quanta_or0000 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_req_to_tx_628 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_local ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_in1_594 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_in3_593 ;
  wire \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_in2_592 ;
  wire \BU2/U0/rsgen/local_failure_d1_591 ;
  wire \BU2/U0/rsgen/remote_failure_d1_590 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<0>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<1>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<2>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<3>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<4>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<5>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<6>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<7>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<0>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<1>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<2>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<3>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<4>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<8>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<9>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<10>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<11>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<12>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<16>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<17>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<18>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<19>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<20>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<25>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<26>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<32>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<33>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<34>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<35>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<36>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<40>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<41>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<42>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<43>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<44>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<48>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<49>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<50>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<51>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<52>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<57>1 ;
  wire \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<58>1 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_not0001 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg2_539 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_reg2_538 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_reg_531 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg_528 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_reg_525 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/stage20_522 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/stage20_or0000 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_520 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or0000 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/stage10_518 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/stage10_or0000 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_516 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_or0000_515 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_or0001 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/N03 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/N11_510 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/stage2_509 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/stage2_or0000 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_507 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_or0000 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_mismatch_505 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_mismatch_or0000_504 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/stage1_503 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/stage1_or0000 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/local_failure_501 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/local_failure_mux0000 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_499 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_or0000 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg[57] ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg[56] ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg[25] ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg[24] ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/N01 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_rst_val_mux0003<2>1 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/remote_failure_477 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/remote_failure_mux0000 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/remote_failure_not0001 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_1_or0000 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_0_not0001 ;
  wire \BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_0_or0000 ;
  wire \BU2/U0/G_TX_RESET.sync_tx_reset_i/r1_468 ;
  wire \BU2/U0/G_TX_RESET.sync_tx_reset_i/r2_467 ;
  wire \BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ;
  wire \BU2/U0/int_tx_rst_asynch ;
  wire \BU2/U0/G_TX_RESET.sync_tx_reset_i/r3_464 ;
  wire \BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r1_463 ;
  wire \BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r2_462 ;
  wire \BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ;
  wire \BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r3_460 ;
  wire \BU2/U0/G_RX_RESET.sync_rx_reset_i/r1_459 ;
  wire \BU2/U0/G_RX_RESET.sync_rx_reset_i/r2_458 ;
  wire \BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ;
  wire \BU2/U0/int_rx_rst_asynch ;
  wire \BU2/U0/G_RX_RESET.sync_rx_reset_i/r3_455 ;
  wire \BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r1_454 ;
  wire \BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r2_453 ;
  wire \BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ;
  wire \BU2/U0/int_flow_ctrl_rx_rst_asynch ;
  wire \BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r3_450 ;
  wire \BU2/U0/N1 ;
  wire NLW_VCC_P_UNCONNECTED;
  wire \NLW_BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mshreg_last_data_delay_7_Q15_UNCONNECTED ;
  wire \NLW_BU2/U0/G_RX.rxgen/error_detection/Mshreg_crc_delay_srl16_4_Q15_UNCONNECTED ;
  wire \NLW_BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/start_delay_i_Q_UNCONNECTED ;
  wire [63 : 0] tx_data_2;
  wire [7 : 0] tx_data_valid_3;
  wire [7 : 0] tx_ifg_delay_4;
  wire [63 : 0] rx_data_5;
  wire [7 : 0] rx_data_valid_6;
  wire [15 : 0] pause_val_7;
  wire [68 : 0] configuration_vector_8;
  wire [1 : 0] NlwRenamedSig_OI_status_vector;
  wire [63 : 0] xgmii_txd_9;
  wire [7 : 0] xgmii_txc_10;
  wire [63 : 0] xgmii_rxd_11;
  wire [7 : 0] xgmii_rxc_12;
  wire [2 : 2] \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int ;
  wire [7 : 7] \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay ;
  wire [63 : 0] \BU2/U0/G_TX.txgen/txframer/d_in_d1 ;
  wire [6 : 0] \BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl ;
  wire [6 : 1] \BU2/U0/G_RX.rxgen/error_detection/start_errors ;
  wire [63 : 0] \BU2/U0/G_TX.txgen/pipe_dout ;
  wire [63 : 0] \BU2/U0/G_TX.txgen/startalignment/d_out ;
  wire [63 : 32] \BU2/U0/G_TX.txgen/startalignment/d_d1 ;
  wire [7 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state ;
  wire [7 : 0] \BU2/U0/G_TX.txgen/txframer/is_terminate_d1 ;
  wire [7 : 0] \BU2/U0/int_tx_data_avail ;
  wire [0 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_stretch_count_lut ;
  wire [1 : 1] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_stretch_count ;
  wire [31 : 0] \BU2/U0/G_TX.txgen/crc_pipeline_inst/crc ;
  wire [7 : 0] \BU2/U0/G_TX.txgen/txframer/is_data_d1 ;
  wire [1 : 0] \BU2/U0/rsgen/G_RX.detect_link_fail/Maccum_seq_cnt_lut ;
  wire [7 : 0] \BU2/U0/G_RX.rxgen/decode/data_bytes_valid ;
  wire [7 : 0] \BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut ;
  wire [6 : 0] \BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_cy ;
  wire [8 : 0] \BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut ;
  wire [7 : 0] \BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy ;
  wire [8 : 1] \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut ;
  wire [7 : 0] \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy ;
  wire [55 : 0] \BU2/U0/G_TX.txgen/txframer/preamble_reg ;
  wire [63 : 8] \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 ;
  wire [6 : 0] \BU2/U0/G_TX.txgen/txframer/is_pad_d1 ;
  wire [7 : 0] \BU2/U0/G_TX.txgen/is_pad ;
  wire [2 : 0] \BU2/U0/G_TX.txgen/txframer/crc_data_reg ;
  wire [2 : 0] \BU2/U0/G_TX.txgen/txframer/crc_data_next ;
  wire [6 : 0] \BU2/U0/G_TX.txgen/is_terminate ;
  wire [2 : 0] \BU2/U0/G_TX.txgen/txframer/crc_pos_d1 ;
  wire [2 : 0] \BU2/U0/G_TX.txgen/pos ;
  wire [15 : 0] \BU2/U0/G_TX.txgen/decode_frame/len_type ;
  wire [47 : 0] \BU2/U0/G_TX.txgen/decode_frame/dst_addr ;
  wire [7 : 4] \BU2/U0/G_TX.txgen/startalignment/c_d1 ;
  wire [7 : 0] \BU2/U0/G_TX.txgen/startalignment/c_out ;
  wire [7 : 0] \BU2/U0/G_TX.txgen/startalignment/c_out_mux0002 ;
  wire [31 : 0] \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 ;
  wire [31 : 0] \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta ;
  wire [31 : 0] \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb ;
  wire [31 : 0] \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 ;
  wire [7 : 0] \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg ;
  wire [31 : 0] \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 ;
  wire [55 : 0] \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data ;
  wire [55 : 0] \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 ;
  wire [6 : 0] \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg ;
  wire [6 : 0] \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_mux0000 ;
  wire [7 : 0] \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out ;
  wire [63 : 0] \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out ;
  wire [63 : 0] \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int ;
  wire [63 : 0] \BU2/U0/G_TX.txgen/txframer/d_out_int ;
  wire [7 : 0] \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_int ;
  wire [7 : 0] \BU2/U0/G_TX.txgen/txframer/c_out ;
  wire [2 : 0] \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_int ;
  wire [2 : 0] \BU2/U0/G_TX.txgen/txframer/crc_pos_out ;
  wire [2 : 0] \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 ;
  wire [2 : 0] \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out ;
  wire [31 : 8] \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 ;
  wire [7 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int ;
  wire [2 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_dv_reg ;
  wire [2 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_data_valid_next ;
  wire [7 : 7] \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_reg ;
  wire [2 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/last_bytes_reg ;
  wire [2 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/last_bytes ;
  wire [7 : 7] \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/data_avail_reg ;
  wire [13 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count ;
  wire [3 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate ;
  wire [3 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/next_terminate ;
  wire [11 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg ;
  wire [10 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count ;
  wire [3 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count ;
  wire [11 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count ;
  wire [13 : 2] \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 ;
  wire [2 : 2] \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_lut ;
  wire [12 : 2] \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy ;
  wire [0 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_lut ;
  wire [10 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy ;
  wire [11 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result ;
  wire [10 : 1] \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut ;
  wire [9 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy ;
  wire [2 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset ;
  wire [2 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/Result ;
  wire [4 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb ;
  wire [3 : 3] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_stretch_count_cy ;
  wire [3 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy ;
  wire [3 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut ;
  wire [3 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones ;
  wire [8 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init ;
  wire [14 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy ;
  wire [6 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut ;
  wire [5 : 4] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_value_extended ;
  wire [2 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof ;
  wire [10 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value ;
  wire [10 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut ;
  wire [9 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy ;
  wire [4 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder ;
  wire [4 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_mux0000 ;
  wire [1 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value ;
  wire [1 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_mux0000 ;
  wire [7 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut ;
  wire [7 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count ;
  wire [6 : 0] \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy ;
  wire [7 : 0] \BU2/U0/G_RX.rxgen/rxc_sync_reg1 ;
  wire [63 : 0] \BU2/U0/G_RX.rxgen/rxd_sync_reg1 ;
  wire [63 : 0] \BU2/U0/G_RX.rxgen/rxd_sync_reg2 ;
  wire [63 : 0] \BU2/U0/G_RX.rxgen/data_srl16 ;
  wire [7 : 0] \BU2/U0/G_RX.rxgen/data_valid_srl16 ;
  wire [7 : 4] \BU2/U0/G_RX.rxgen/synchronise/rxc_reg3 ;
  wire [63 : 32] \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 ;
  wire [7 : 0] \BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 ;
  wire [63 : 0] \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 ;
  wire [7 : 0] \BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 ;
  wire [63 : 0] \BU2/U0/G_RX.rxgen/synchronise/rxd_out ;
  wire [63 : 0] \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 ;
  wire [7 : 0] \BU2/U0/G_RX.rxgen/synchronise/rxc_out ;
  wire [7 : 0] \BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002 ;
  wire [31 : 0] \BU2/U0/G_RX.rxgen/calculate_crc/seta ;
  wire [31 : 0] \BU2/U0/G_RX.rxgen/calculate_crc/setb ;
  wire [31 : 0] \BU2/U0/G_RX.rxgen/calculate_crc/reg1 ;
  wire [7 : 0] \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut ;
  wire [47 : 0] \BU2/U0/G_RX.rxgen/pause_add_held ;
  wire [6 : 0] \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_cy ;
  wire [7 : 0] \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut ;
  wire [6 : 0] \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_cy ;
  wire [11 : 0] \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy ;
  wire [0 : 0] \BU2/U0/G_RX.rxgen/decode/Mcount_counter_lut ;
  wire [4 : 0] \BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_lut ;
  wire [3 : 0] \BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_cy ;
  wire [15 : 3] \BU2/U0/G_RX.rxgen/decode/counter ;
  wire [12 : 0] \BU2/U0/G_RX.rxgen/decode/Result ;
  wire [13 : 0] \BU2/U0/G_RX.rxgen/decode/stats_length_srl16 ;
  wire [13 : 0] \BU2/U0/G_RX.rxgen/decode/stats_length ;
  wire [15 : 0] \BU2/U0/G_RX.rxgen/decode/length ;
  wire [13 : 3] \BU2/U0/G_RX.rxgen/decode/counter_reg ;
  wire [47 : 0] \BU2/U0/G_RX.rxgen/decode/dest_add ;
  wire [63 : 0] \BU2/U0/G_RX.rxgen/decode/crc_data ;
  wire [63 : 0] \BU2/U0/G_RX.rxgen/rxd_sync_reg3 ;
  wire [2 : 0] \BU2/U0/G_RX.rxgen/decode/term_control_reg ;
  wire [2 : 0] \BU2/U0/G_RX.rxgen/decode/terminate_control ;
  wire [7 : 0] \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2 ;
  wire [6 : 0] \BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl ;
  wire [7 : 0] \BU2/U0/G_RX.rxgen/decode/full_bytes_valid ;
  wire [7 : 0] \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1 ;
  wire [7 : 0] \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid ;
  wire [7 : 0] \BU2/U0/G_RX.rxgen/decode/error_code_reg ;
  wire [7 : 0] \BU2/U0/G_RX.rxgen/decode/data_valid ;
  wire [7 : 0] \BU2/U0/G_RX.rxgen/decode/data_valid_mux0004 ;
  wire [2 : 0] \BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl ;
  wire [7 : 0] \BU2/U0/G_RX.rxgen/decode/terminate_flags ;
  wire [7 : 1] \BU2/U0/G_RX.rxgen/error_detection/terminate_reg5 ;
  wire [7 : 0] \BU2/U0/G_RX.rxgen/error_detection/terminate_reg4 ;
  wire [4 : 4] \BU2/U0/G_RX.rxgen/error_detection/crc_delay_srl16 ;
  wire [7 : 0] \BU2/U0/G_RX.rxgen/error_detection/crc_invalid ;
  wire [7 : 0] \BU2/U0/G_RX.rxgen/error_detection/terminate_reg1 ;
  wire [7 : 0] \BU2/U0/G_RX.rxgen/data_valid ;
  wire [63 : 0] \BU2/U0/G_RX.rxgen/data ;
  wire [63 : 0] \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int ;
  wire [1 : 0] \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/data_count ;
  wire [1 : 0] \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/Result ;
  wire [2 : 0] \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count ;
  wire [55 : 0] \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data ;
  wire [47 : 0] \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held ;
  wire [15 : 0] \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held ;
  wire [15 : 0] \BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int ;
  wire [7 : 0] \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg ;
  wire [15 : 0] \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut ;
  wire [14 : 0] \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy ;
  wire [15 : 0] \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count ;
  wire [2 : 0] \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_quanta ;
  wire [2 : 0] \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Result ;
  wire [15 : 0] \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx ;
  wire [15 : 0] \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value ;
  wire [2 : 0] \BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt ;
  wire [2 : 1] \BU2/U0/rsgen/G_RX.detect_link_fail/Result ;
  wire [6 : 0] \BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt ;
  wire [5 : 0] \BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_7_1_add0000 ;
  wire [1 : 0] \BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg ;
  wire [1 : 0] \BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_reg ;
  wire [1 : 0] \BU2/U0/rsgen/G_RX.detect_link_fail/last_seq_type ;
  wire [1 : 0] \BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower ;
  wire [1 : 0] \BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper ;
  wire [1 : 0] \BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_inc ;
  wire [1 : 0] \BU2/U0/rsgen/G_RX.detect_link_fail/seq_type ;
  wire [1 : 0] \BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_mux0000 ;
  wire [1 : 0] \BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_rst_val ;
  assign
    rx_data[63] = rx_data_5[63],
    rx_data[62] = rx_data_5[62],
    rx_data[61] = rx_data_5[61],
    rx_data[60] = rx_data_5[60],
    rx_data[59] = rx_data_5[59],
    rx_data[58] = rx_data_5[58],
    rx_data[57] = rx_data_5[57],
    rx_data[56] = rx_data_5[56],
    rx_data[55] = rx_data_5[55],
    rx_data[54] = rx_data_5[54],
    rx_data[53] = rx_data_5[53],
    rx_data[52] = rx_data_5[52],
    rx_data[51] = rx_data_5[51],
    rx_data[50] = rx_data_5[50],
    rx_data[49] = rx_data_5[49],
    rx_data[48] = rx_data_5[48],
    rx_data[47] = rx_data_5[47],
    rx_data[46] = rx_data_5[46],
    rx_data[45] = rx_data_5[45],
    rx_data[44] = rx_data_5[44],
    rx_data[43] = rx_data_5[43],
    rx_data[42] = rx_data_5[42],
    rx_data[41] = rx_data_5[41],
    rx_data[40] = rx_data_5[40],
    rx_data[39] = rx_data_5[39],
    rx_data[38] = rx_data_5[38],
    rx_data[37] = rx_data_5[37],
    rx_data[36] = rx_data_5[36],
    rx_data[35] = rx_data_5[35],
    rx_data[34] = rx_data_5[34],
    rx_data[33] = rx_data_5[33],
    rx_data[32] = rx_data_5[32],
    rx_data[31] = rx_data_5[31],
    rx_data[30] = rx_data_5[30],
    rx_data[29] = rx_data_5[29],
    rx_data[28] = rx_data_5[28],
    rx_data[27] = rx_data_5[27],
    rx_data[26] = rx_data_5[26],
    rx_data[25] = rx_data_5[25],
    rx_data[24] = rx_data_5[24],
    rx_data[23] = rx_data_5[23],
    rx_data[22] = rx_data_5[22],
    rx_data[21] = rx_data_5[21],
    rx_data[20] = rx_data_5[20],
    rx_data[19] = rx_data_5[19],
    rx_data[18] = rx_data_5[18],
    rx_data[17] = rx_data_5[17],
    rx_data[16] = rx_data_5[16],
    rx_data[15] = rx_data_5[15],
    rx_data[14] = rx_data_5[14],
    rx_data[13] = rx_data_5[13],
    rx_data[12] = rx_data_5[12],
    rx_data[11] = rx_data_5[11],
    rx_data[10] = rx_data_5[10],
    rx_data[9] = rx_data_5[9],
    rx_data[8] = rx_data_5[8],
    rx_data[7] = rx_data_5[7],
    rx_data[6] = rx_data_5[6],
    rx_data[5] = rx_data_5[5],
    rx_data[4] = rx_data_5[4],
    rx_data[3] = rx_data_5[3],
    rx_data[2] = rx_data_5[2],
    rx_data[1] = rx_data_5[1],
    rx_data[0] = rx_data_5[0],
    rx_data_valid[7] = rx_data_valid_6[7],
    rx_data_valid[6] = rx_data_valid_6[6],
    rx_data_valid[5] = rx_data_valid_6[5],
    rx_data_valid[4] = rx_data_valid_6[4],
    rx_data_valid[3] = rx_data_valid_6[3],
    rx_data_valid[2] = rx_data_valid_6[2],
    rx_data_valid[1] = rx_data_valid_6[1],
    rx_data_valid[0] = rx_data_valid_6[0],
    tx_statistics_vector[19] = \NlwRenamedSig_OI_tx_statistics_vector[19] ,
    tx_statistics_vector[3] = \NlwRenamedSig_OI_tx_statistics_vector[3] ,
    pause_val_7[15] = pause_val[15],
    pause_val_7[14] = pause_val[14],
    pause_val_7[13] = pause_val[13],
    pause_val_7[12] = pause_val[12],
    pause_val_7[11] = pause_val[11],
    pause_val_7[10] = pause_val[10],
    pause_val_7[9] = pause_val[9],
    pause_val_7[8] = pause_val[8],
    pause_val_7[7] = pause_val[7],
    pause_val_7[6] = pause_val[6],
    pause_val_7[5] = pause_val[5],
    pause_val_7[4] = pause_val[4],
    pause_val_7[3] = pause_val[3],
    pause_val_7[2] = pause_val[2],
    pause_val_7[1] = pause_val[1],
    pause_val_7[0] = pause_val[0],
    tx_data_2[63] = tx_data[63],
    tx_data_2[62] = tx_data[62],
    tx_data_2[61] = tx_data[61],
    tx_data_2[60] = tx_data[60],
    tx_data_2[59] = tx_data[59],
    tx_data_2[58] = tx_data[58],
    tx_data_2[57] = tx_data[57],
    tx_data_2[56] = tx_data[56],
    tx_data_2[55] = tx_data[55],
    tx_data_2[54] = tx_data[54],
    tx_data_2[53] = tx_data[53],
    tx_data_2[52] = tx_data[52],
    tx_data_2[51] = tx_data[51],
    tx_data_2[50] = tx_data[50],
    tx_data_2[49] = tx_data[49],
    tx_data_2[48] = tx_data[48],
    tx_data_2[47] = tx_data[47],
    tx_data_2[46] = tx_data[46],
    tx_data_2[45] = tx_data[45],
    tx_data_2[44] = tx_data[44],
    tx_data_2[43] = tx_data[43],
    tx_data_2[42] = tx_data[42],
    tx_data_2[41] = tx_data[41],
    tx_data_2[40] = tx_data[40],
    tx_data_2[39] = tx_data[39],
    tx_data_2[38] = tx_data[38],
    tx_data_2[37] = tx_data[37],
    tx_data_2[36] = tx_data[36],
    tx_data_2[35] = tx_data[35],
    tx_data_2[34] = tx_data[34],
    tx_data_2[33] = tx_data[33],
    tx_data_2[32] = tx_data[32],
    tx_data_2[31] = tx_data[31],
    tx_data_2[30] = tx_data[30],
    tx_data_2[29] = tx_data[29],
    tx_data_2[28] = tx_data[28],
    tx_data_2[27] = tx_data[27],
    tx_data_2[26] = tx_data[26],
    tx_data_2[25] = tx_data[25],
    tx_data_2[24] = tx_data[24],
    tx_data_2[23] = tx_data[23],
    tx_data_2[22] = tx_data[22],
    tx_data_2[21] = tx_data[21],
    tx_data_2[20] = tx_data[20],
    tx_data_2[19] = tx_data[19],
    tx_data_2[18] = tx_data[18],
    tx_data_2[17] = tx_data[17],
    tx_data_2[16] = tx_data[16],
    tx_data_2[15] = tx_data[15],
    tx_data_2[14] = tx_data[14],
    tx_data_2[13] = tx_data[13],
    tx_data_2[12] = tx_data[12],
    tx_data_2[11] = tx_data[11],
    tx_data_2[10] = tx_data[10],
    tx_data_2[9] = tx_data[9],
    tx_data_2[8] = tx_data[8],
    tx_data_2[7] = tx_data[7],
    tx_data_2[6] = tx_data[6],
    tx_data_2[5] = tx_data[5],
    tx_data_2[4] = tx_data[4],
    tx_data_2[3] = tx_data[3],
    tx_data_2[2] = tx_data[2],
    tx_data_2[1] = tx_data[1],
    tx_data_2[0] = tx_data[0],
    tx_data_valid_3[7] = tx_data_valid[7],
    tx_data_valid_3[6] = tx_data_valid[6],
    tx_data_valid_3[5] = tx_data_valid[5],
    tx_data_valid_3[4] = tx_data_valid[4],
    tx_data_valid_3[3] = tx_data_valid[3],
    tx_data_valid_3[2] = tx_data_valid[2],
    tx_data_valid_3[1] = tx_data_valid[1],
    tx_data_valid_3[0] = tx_data_valid[0],
    rx_statistics_vector[28] = \NlwRenamedSig_OI_rx_statistics_vector[28] ,
    rx_statistics_vector[21] = \NlwRenamedSig_OI_rx_statistics_vector[21] ,
    rx_statistics_vector[20] = \NlwRenamedSig_OI_rx_statistics_vector[20] ,
    rx_statistics_vector[19] = \NlwRenamedSig_OI_rx_statistics_vector[19] ,
    rx_statistics_vector[1] = \NlwRenamedSig_OI_rx_statistics_vector[1] ,
    rx_statistics_vector[0] = \NlwRenamedSig_OI_rx_statistics_vector[0] ,
    tx_ifg_delay_4[7] = tx_ifg_delay[7],
    tx_ifg_delay_4[6] = tx_ifg_delay[6],
    tx_ifg_delay_4[5] = tx_ifg_delay[5],
    tx_ifg_delay_4[4] = tx_ifg_delay[4],
    tx_ifg_delay_4[3] = tx_ifg_delay[3],
    tx_ifg_delay_4[2] = tx_ifg_delay[2],
    tx_ifg_delay_4[1] = tx_ifg_delay[1],
    tx_ifg_delay_4[0] = tx_ifg_delay[0],
    xgmii_txc[7] = xgmii_txc_10[7],
    xgmii_txc[6] = xgmii_txc_10[6],
    xgmii_txc[5] = xgmii_txc_10[5],
    xgmii_txc[4] = xgmii_txc_10[4],
    xgmii_txc[3] = xgmii_txc_10[3],
    xgmii_txc[2] = xgmii_txc_10[2],
    xgmii_txc[1] = xgmii_txc_10[1],
    xgmii_txc[0] = xgmii_txc_10[0],
    status_vector[1] = NlwRenamedSig_OI_status_vector[1],
    status_vector[0] = NlwRenamedSig_OI_status_vector[0],
    xgmii_txd[63] = xgmii_txd_9[63],
    xgmii_txd[62] = xgmii_txd_9[62],
    xgmii_txd[61] = xgmii_txd_9[61],
    xgmii_txd[60] = xgmii_txd_9[60],
    xgmii_txd[59] = xgmii_txd_9[59],
    xgmii_txd[58] = xgmii_txd_9[58],
    xgmii_txd[57] = xgmii_txd_9[57],
    xgmii_txd[56] = xgmii_txd_9[56],
    xgmii_txd[55] = xgmii_txd_9[55],
    xgmii_txd[54] = xgmii_txd_9[54],
    xgmii_txd[53] = xgmii_txd_9[53],
    xgmii_txd[52] = xgmii_txd_9[52],
    xgmii_txd[51] = xgmii_txd_9[51],
    xgmii_txd[50] = xgmii_txd_9[50],
    xgmii_txd[49] = xgmii_txd_9[49],
    xgmii_txd[48] = xgmii_txd_9[48],
    xgmii_txd[47] = xgmii_txd_9[47],
    xgmii_txd[46] = xgmii_txd_9[46],
    xgmii_txd[45] = xgmii_txd_9[45],
    xgmii_txd[44] = xgmii_txd_9[44],
    xgmii_txd[43] = xgmii_txd_9[43],
    xgmii_txd[42] = xgmii_txd_9[42],
    xgmii_txd[41] = xgmii_txd_9[41],
    xgmii_txd[40] = xgmii_txd_9[40],
    xgmii_txd[39] = xgmii_txd_9[39],
    xgmii_txd[38] = xgmii_txd_9[38],
    xgmii_txd[37] = xgmii_txd_9[37],
    xgmii_txd[36] = xgmii_txd_9[36],
    xgmii_txd[35] = xgmii_txd_9[35],
    xgmii_txd[34] = xgmii_txd_9[34],
    xgmii_txd[33] = xgmii_txd_9[33],
    xgmii_txd[32] = xgmii_txd_9[32],
    xgmii_txd[31] = xgmii_txd_9[31],
    xgmii_txd[30] = xgmii_txd_9[30],
    xgmii_txd[29] = xgmii_txd_9[29],
    xgmii_txd[28] = xgmii_txd_9[28],
    xgmii_txd[27] = xgmii_txd_9[27],
    xgmii_txd[26] = xgmii_txd_9[26],
    xgmii_txd[25] = xgmii_txd_9[25],
    xgmii_txd[24] = xgmii_txd_9[24],
    xgmii_txd[23] = xgmii_txd_9[23],
    xgmii_txd[22] = xgmii_txd_9[22],
    xgmii_txd[21] = xgmii_txd_9[21],
    xgmii_txd[20] = xgmii_txd_9[20],
    xgmii_txd[19] = xgmii_txd_9[19],
    xgmii_txd[18] = xgmii_txd_9[18],
    xgmii_txd[17] = xgmii_txd_9[17],
    xgmii_txd[16] = xgmii_txd_9[16],
    xgmii_txd[15] = xgmii_txd_9[15],
    xgmii_txd[14] = xgmii_txd_9[14],
    xgmii_txd[13] = xgmii_txd_9[13],
    xgmii_txd[12] = xgmii_txd_9[12],
    xgmii_txd[11] = xgmii_txd_9[11],
    xgmii_txd[10] = xgmii_txd_9[10],
    xgmii_txd[9] = xgmii_txd_9[9],
    xgmii_txd[8] = xgmii_txd_9[8],
    xgmii_txd[7] = xgmii_txd_9[7],
    xgmii_txd[6] = xgmii_txd_9[6],
    xgmii_txd[5] = xgmii_txd_9[5],
    xgmii_txd[4] = xgmii_txd_9[4],
    xgmii_txd[3] = xgmii_txd_9[3],
    xgmii_txd[2] = xgmii_txd_9[2],
    xgmii_txd[1] = xgmii_txd_9[1],
    xgmii_txd[0] = xgmii_txd_9[0],
    rx_statistics_valid = NlwRenamedSig_OI_rx_statistics_valid,
    tx_statistics_valid = NlwRenamedSig_OI_tx_statistics_valid,
    configuration_vector_8[68] = configuration_vector[68],
    configuration_vector_8[67] = configuration_vector[67],
    configuration_vector_8[66] = configuration_vector[66],
    configuration_vector_8[65] = configuration_vector[65],
    configuration_vector_8[64] = configuration_vector[64],
    configuration_vector_8[63] = configuration_vector[63],
    configuration_vector_8[62] = configuration_vector[62],
    configuration_vector_8[61] = configuration_vector[61],
    configuration_vector_8[60] = configuration_vector[60],
    configuration_vector_8[59] = configuration_vector[59],
    configuration_vector_8[58] = configuration_vector[58],
    configuration_vector_8[57] = configuration_vector[57],
    configuration_vector_8[56] = configuration_vector[56],
    configuration_vector_8[55] = configuration_vector[55],
    configuration_vector_8[54] = configuration_vector[54],
    configuration_vector_8[53] = configuration_vector[53],
    configuration_vector_8[52] = configuration_vector[52],
    configuration_vector_8[51] = configuration_vector[51],
    configuration_vector_8[50] = configuration_vector[50],
    configuration_vector_8[49] = configuration_vector[49],
    configuration_vector_8[48] = configuration_vector[48],
    configuration_vector_8[47] = configuration_vector[47],
    configuration_vector_8[46] = configuration_vector[46],
    configuration_vector_8[45] = configuration_vector[45],
    configuration_vector_8[44] = configuration_vector[44],
    configuration_vector_8[43] = configuration_vector[43],
    configuration_vector_8[42] = configuration_vector[42],
    configuration_vector_8[41] = configuration_vector[41],
    configuration_vector_8[40] = configuration_vector[40],
    configuration_vector_8[39] = configuration_vector[39],
    configuration_vector_8[38] = configuration_vector[38],
    configuration_vector_8[37] = configuration_vector[37],
    configuration_vector_8[36] = configuration_vector[36],
    configuration_vector_8[35] = configuration_vector[35],
    configuration_vector_8[34] = configuration_vector[34],
    configuration_vector_8[33] = configuration_vector[33],
    configuration_vector_8[32] = configuration_vector[32],
    configuration_vector_8[31] = configuration_vector[31],
    configuration_vector_8[30] = configuration_vector[30],
    configuration_vector_8[29] = configuration_vector[29],
    configuration_vector_8[28] = configuration_vector[28],
    configuration_vector_8[27] = configuration_vector[27],
    configuration_vector_8[26] = configuration_vector[26],
    configuration_vector_8[25] = configuration_vector[25],
    configuration_vector_8[24] = configuration_vector[24],
    configuration_vector_8[23] = configuration_vector[23],
    configuration_vector_8[22] = configuration_vector[22],
    configuration_vector_8[21] = configuration_vector[21],
    configuration_vector_8[20] = configuration_vector[20],
    configuration_vector_8[19] = configuration_vector[19],
    configuration_vector_8[18] = configuration_vector[18],
    configuration_vector_8[17] = configuration_vector[17],
    configuration_vector_8[16] = configuration_vector[16],
    configuration_vector_8[15] = configuration_vector[15],
    configuration_vector_8[14] = configuration_vector[14],
    configuration_vector_8[13] = configuration_vector[13],
    configuration_vector_8[12] = configuration_vector[12],
    configuration_vector_8[11] = configuration_vector[11],
    configuration_vector_8[10] = configuration_vector[10],
    configuration_vector_8[9] = configuration_vector[9],
    configuration_vector_8[8] = configuration_vector[8],
    configuration_vector_8[7] = configuration_vector[7],
    configuration_vector_8[6] = configuration_vector[6],
    configuration_vector_8[5] = configuration_vector[5],
    configuration_vector_8[4] = configuration_vector[4],
    configuration_vector_8[3] = configuration_vector[3],
    configuration_vector_8[2] = configuration_vector[2],
    configuration_vector_8[1] = configuration_vector[1],
    configuration_vector_8[0] = configuration_vector[0],
    xgmii_rxc_12[7] = xgmii_rxc[7],
    xgmii_rxc_12[6] = xgmii_rxc[6],
    xgmii_rxc_12[5] = xgmii_rxc[5],
    xgmii_rxc_12[4] = xgmii_rxc[4],
    xgmii_rxc_12[3] = xgmii_rxc[3],
    xgmii_rxc_12[2] = xgmii_rxc[2],
    xgmii_rxc_12[1] = xgmii_rxc[1],
    xgmii_rxc_12[0] = xgmii_rxc[0],
    xgmii_rxd_11[63] = xgmii_rxd[63],
    xgmii_rxd_11[62] = xgmii_rxd[62],
    xgmii_rxd_11[61] = xgmii_rxd[61],
    xgmii_rxd_11[60] = xgmii_rxd[60],
    xgmii_rxd_11[59] = xgmii_rxd[59],
    xgmii_rxd_11[58] = xgmii_rxd[58],
    xgmii_rxd_11[57] = xgmii_rxd[57],
    xgmii_rxd_11[56] = xgmii_rxd[56],
    xgmii_rxd_11[55] = xgmii_rxd[55],
    xgmii_rxd_11[54] = xgmii_rxd[54],
    xgmii_rxd_11[53] = xgmii_rxd[53],
    xgmii_rxd_11[52] = xgmii_rxd[52],
    xgmii_rxd_11[51] = xgmii_rxd[51],
    xgmii_rxd_11[50] = xgmii_rxd[50],
    xgmii_rxd_11[49] = xgmii_rxd[49],
    xgmii_rxd_11[48] = xgmii_rxd[48],
    xgmii_rxd_11[47] = xgmii_rxd[47],
    xgmii_rxd_11[46] = xgmii_rxd[46],
    xgmii_rxd_11[45] = xgmii_rxd[45],
    xgmii_rxd_11[44] = xgmii_rxd[44],
    xgmii_rxd_11[43] = xgmii_rxd[43],
    xgmii_rxd_11[42] = xgmii_rxd[42],
    xgmii_rxd_11[41] = xgmii_rxd[41],
    xgmii_rxd_11[40] = xgmii_rxd[40],
    xgmii_rxd_11[39] = xgmii_rxd[39],
    xgmii_rxd_11[38] = xgmii_rxd[38],
    xgmii_rxd_11[37] = xgmii_rxd[37],
    xgmii_rxd_11[36] = xgmii_rxd[36],
    xgmii_rxd_11[35] = xgmii_rxd[35],
    xgmii_rxd_11[34] = xgmii_rxd[34],
    xgmii_rxd_11[33] = xgmii_rxd[33],
    xgmii_rxd_11[32] = xgmii_rxd[32],
    xgmii_rxd_11[31] = xgmii_rxd[31],
    xgmii_rxd_11[30] = xgmii_rxd[30],
    xgmii_rxd_11[29] = xgmii_rxd[29],
    xgmii_rxd_11[28] = xgmii_rxd[28],
    xgmii_rxd_11[27] = xgmii_rxd[27],
    xgmii_rxd_11[26] = xgmii_rxd[26],
    xgmii_rxd_11[25] = xgmii_rxd[25],
    xgmii_rxd_11[24] = xgmii_rxd[24],
    xgmii_rxd_11[23] = xgmii_rxd[23],
    xgmii_rxd_11[22] = xgmii_rxd[22],
    xgmii_rxd_11[21] = xgmii_rxd[21],
    xgmii_rxd_11[20] = xgmii_rxd[20],
    xgmii_rxd_11[19] = xgmii_rxd[19],
    xgmii_rxd_11[18] = xgmii_rxd[18],
    xgmii_rxd_11[17] = xgmii_rxd[17],
    xgmii_rxd_11[16] = xgmii_rxd[16],
    xgmii_rxd_11[15] = xgmii_rxd[15],
    xgmii_rxd_11[14] = xgmii_rxd[14],
    xgmii_rxd_11[13] = xgmii_rxd[13],
    xgmii_rxd_11[12] = xgmii_rxd[12],
    xgmii_rxd_11[11] = xgmii_rxd[11],
    xgmii_rxd_11[10] = xgmii_rxd[10],
    xgmii_rxd_11[9] = xgmii_rxd[9],
    xgmii_rxd_11[8] = xgmii_rxd[8],
    xgmii_rxd_11[7] = xgmii_rxd[7],
    xgmii_rxd_11[6] = xgmii_rxd[6],
    xgmii_rxd_11[5] = xgmii_rxd[5],
    xgmii_rxd_11[4] = xgmii_rxd[4],
    xgmii_rxd_11[3] = xgmii_rxd[3],
    xgmii_rxd_11[2] = xgmii_rxd[2],
    xgmii_rxd_11[1] = xgmii_rxd[1],
    xgmii_rxd_11[0] = xgmii_rxd[0];
  VCC   VCC_0 (
    .P(NLW_VCC_P_UNCONNECTED)
  );
  GND   GND_1 (
    .G(N0)
  );
  FDE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_7  (
    .C(tx_clk0),
    .CE(\BU2/U0/N1 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mshreg_last_data_delay_7_5824 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay [7])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mshreg_last_data_delay_7  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/U0/N1 ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CE(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_and0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mshreg_last_data_delay_7_5824 ),
    .Q15(\NLW_BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mshreg_last_data_delay_7_Q15_UNCONNECTED )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_delay_srl16_4  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/error_detection/reset_inv ),
    .D(\BU2/U0/G_RX.rxgen/error_detection/Mshreg_crc_delay_srl16_4_5823 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/crc_delay_srl16 [4])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/error_detection/Mshreg_crc_delay_srl16_4  (
    .A0(\BU2/U0/N1 ),
    .A1(\BU2/U0/N1 ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/host_miim_rdy ),
    .CE(\BU2/U0/G_RX.rxgen/error_detection/reset_inv ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/Mshreg_crc_delay_srl16_4_5823 ),
    .Q15(\NLW_BU2/U0/G_RX.rxgen/error_detection/Mshreg_crc_delay_srl16_4_Q15_UNCONNECTED )
  );
  MUXF7   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<2>_f7  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<2>1_5822 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int [2]),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_next_reg_3246 ),
    .O(\BU2/U0/G_TX.txgen/is_terminate [2])
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<2>2  (
    .I0(\BU2/U0/int_tx_data_avail [0]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/underrun_reg_3261 ),
    .I3(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I4(\BU2/U0/int_tx_data_avail [2]),
    .I5(\BU2/U0/int_tx_data_avail [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<2>1_5822 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<2>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/underrun_reg_3261 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int [2])
  );
  MUXF7   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut<10>_f7  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [10]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut<10>1_5820 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [10])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAAB ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut<10>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/min_ifg ),
    .I1(tx_ifg_delay_4[4]),
    .I2(tx_ifg_delay_4[5]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/N12 ),
    .I4(tx_ifg_delay_4[6]),
    .I5(tx_ifg_delay_4[7]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut<10>1_5820 )
  );
  INV   \BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux00021111_INV_0  (
    .I(\BU2/U0/G_RX.rxgen/decode/length [1]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux0002111 )
  );
  INV   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/sof_column_inv1_INV_0  (
    .I(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/sof_column_inv )
  );
  INV   \BU2/U0/G_RX.rxgen/decode/full_bytes_valid<0>_inv1_INV_0  (
    .I(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [0]),
    .O(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<0>_inv )
  );
  INV   \BU2/U0/G_RX.rxgen/decode/full_bytes_valid<1>_inv1_INV_0  (
    .I(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [1]),
    .O(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<1>_inv )
  );
  INV   \BU2/U0/G_RX.rxgen/decode/full_bytes_valid<2>_inv1_INV_0  (
    .I(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [2]),
    .O(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<2>_inv )
  );
  INV   \BU2/U0/G_RX.rxgen/decode/full_bytes_valid<3>_inv1_INV_0  (
    .I(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [3]),
    .O(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<3>_inv )
  );
  INV   \BU2/U0/G_RX.rxgen/decode/full_bytes_valid<4>_inv1_INV_0  (
    .I(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [4]),
    .O(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<4>_inv )
  );
  INV   \BU2/U0/G_RX.rxgen/decode/full_bytes_valid<5>_inv1_INV_0  (
    .I(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [5]),
    .O(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<5>_inv )
  );
  INV   \BU2/U0/G_RX.rxgen/decode/full_bytes_valid<6>_inv1_INV_0  (
    .I(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [6]),
    .O(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<6>_inv )
  );
  INV   \BU2/U0/G_RX.rxgen/decode/full_bytes_valid<7>_inv1_INV_0  (
    .I(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [7]),
    .O(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<7>_inv )
  );
  INV   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_inv1_INV_0  (
    .I(\BU2/U0/G_TX.txgen/ifg_dic_frame_2712 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_inv )
  );
  INV   \BU2/U0/G_RX.rxgen/error_detection/reset_inv1_INV_0  (
    .I(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/reset_inv )
  );
  INV   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_quanta_xor<0>11_INV_0  (
    .I(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_quanta [0]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Result [0])
  );
  INV   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/Mcount_data_count_xor<0>11_INV_0  (
    .I(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/data_count [0]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/Result [0])
  );
  INV   \BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl_0_not00011_INV_0  (
    .I(\BU2/U0/G_RX.rxgen/decode/terminate_flags [4]),
    .O(\BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl_0_not0001 )
  );
  INV   \BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_0_not00011_INV_0  (
    .I(\BU2/U0/G_RX.rxgen/decode/terminate_flags [0]),
    .O(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_0_not0001 )
  );
  INV   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/Mcount_frame_offset_xor<0>11_INV_0  (
    .I(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset [0]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/Result [0])
  );
  INV   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/load_max_count_not00011_INV_0  (
    .I(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_enable_3189 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/load_max_count_not0001 )
  );
  INV   \BU2/U0/rsgen/G_RX.detect_link_fail/Madd_col_cnt_7_1_add0000_xor<0>11_INV_0  (
    .I(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [1]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_7_1_add0000 [0])
  );
  INV   \BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_0_not00011_INV_0  (
    .I(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_499 ),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_0_not0001 )
  );
  INV   \BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut<0>_INV_0  (
    .I(\BU2/U0/G_RX.rxgen/decode/dest_add [8]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut [0])
  );
  INV   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_lut<2>_INV_0  (
    .I(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/last_bytes_reg [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_lut [2])
  );
  INV   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_lut<0>_INV_0  (
    .I(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [0]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_lut [0])
  );
  INV   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut<1>_INV_0  (
    .I(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [1])
  );
  INV   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut<2>_INV_0  (
    .I(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [2])
  );
  INV   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut<3>_INV_0  (
    .I(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [3]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [3])
  );
  INV   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut<4>_INV_0  (
    .I(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [4]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [4])
  );
  INV   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut<5>_INV_0  (
    .I(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [5]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [5])
  );
  INV   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut<6>_INV_0  (
    .I(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [6]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [6])
  );
  INV   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut<7>_INV_0  (
    .I(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [7]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [7])
  );
  INV   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut<8>_INV_0  (
    .I(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [8]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [8])
  );
  INV   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut<9>_INV_0  (
    .I(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [9]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [9])
  );
  INV   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut<10>_INV_0  (
    .I(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [10]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [10])
  );
  INV   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_lut<0>_INV_0  (
    .I(\BU2/U0/G_RX.rxgen/decode/counter [3]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_lut [0])
  );
  LUT6 #(
    .INIT ( 64'hF7F7F7F7B3B3B3A2 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_34_mux0009_G  (
    .I0(\BU2/U0/G_TX.txgen/txframer/last_column_data_4_or0000 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/preamble_reg [26]),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I5(\BU2/U0/N247 ),
    .O(\BU2/U0/N586 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0302 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_34_mux0009_F  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/last_column_data_4_or0000 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I4(\BU2/U0/N246 ),
    .O(\BU2/U0/N585 )
  );
  MUXF7   \BU2/U0/G_TX.txgen/txframer/d_out_int_34_mux0009  (
    .I0(\BU2/U0/N585 ),
    .I1(\BU2/U0/N586 ),
    .S(\BU2/U0/G_TX.txgen/txframer/terminate_found ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_34_mux0009_4119 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<32>_G  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [32]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [0]),
    .I5(\BU2/U0/N228 ),
    .O(\BU2/U0/N584 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<32>_F  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [32]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [16]),
    .I5(\BU2/U0/N226 ),
    .O(\BU2/U0/N583 )
  );
  MUXF7   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<32>  (
    .I0(\BU2/U0/N583 ),
    .I1(\BU2/U0/N584 ),
    .S(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [32])
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<33>_G  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [33]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [1]),
    .I5(\BU2/U0/N223 ),
    .O(\BU2/U0/N582 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<33>_F  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [33]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [17]),
    .I5(\BU2/U0/N221 ),
    .O(\BU2/U0/N581 )
  );
  MUXF7   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<33>  (
    .I0(\BU2/U0/N581 ),
    .I1(\BU2/U0/N582 ),
    .S(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [33])
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<34>_G  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [34]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [2]),
    .I5(\BU2/U0/N218 ),
    .O(\BU2/U0/N580 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<34>_F  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [34]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [18]),
    .I5(\BU2/U0/N216 ),
    .O(\BU2/U0/N579 )
  );
  MUXF7   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<34>  (
    .I0(\BU2/U0/N579 ),
    .I1(\BU2/U0/N580 ),
    .S(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [34])
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<35>_G  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [35]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [3]),
    .I5(\BU2/U0/N213 ),
    .O(\BU2/U0/N578 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<35>_F  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [35]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [19]),
    .I5(\BU2/U0/N211 ),
    .O(\BU2/U0/N577 )
  );
  MUXF7   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<35>  (
    .I0(\BU2/U0/N577 ),
    .I1(\BU2/U0/N578 ),
    .S(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [35])
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<36>_G  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [36]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [4]),
    .I5(\BU2/U0/N208 ),
    .O(\BU2/U0/N576 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<36>_F  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [36]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [20]),
    .I5(\BU2/U0/N206 ),
    .O(\BU2/U0/N575 )
  );
  MUXF7   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<36>  (
    .I0(\BU2/U0/N575 ),
    .I1(\BU2/U0/N576 ),
    .S(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [36])
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<37>_G  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [37]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [5]),
    .I5(\BU2/U0/N203 ),
    .O(\BU2/U0/N574 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<37>_F  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [37]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [21]),
    .I5(\BU2/U0/N201 ),
    .O(\BU2/U0/N573 )
  );
  MUXF7   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<37>  (
    .I0(\BU2/U0/N573 ),
    .I1(\BU2/U0/N574 ),
    .S(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [37])
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<38>_G  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [38]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [6]),
    .I5(\BU2/U0/N198 ),
    .O(\BU2/U0/N572 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<38>_F  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [38]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [22]),
    .I5(\BU2/U0/N196 ),
    .O(\BU2/U0/N571 )
  );
  MUXF7   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<38>  (
    .I0(\BU2/U0/N571 ),
    .I1(\BU2/U0/N572 ),
    .S(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [38])
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<39>_G  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [39]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [7]),
    .I5(\BU2/U0/N193 ),
    .O(\BU2/U0/N570 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<39>_F  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [39]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [23]),
    .I5(\BU2/U0/N191 ),
    .O(\BU2/U0/N569 )
  );
  MUXF7   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<39>  (
    .I0(\BU2/U0/N569 ),
    .I1(\BU2/U0/N570 ),
    .S(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [39])
  );
  LUT5 #(
    .INIT ( 32'h44454444 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_0_mux0010_G  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [0]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [0]),
    .O(\BU2/U0/N568 )
  );
  LUT6 #(
    .INIT ( 64'h080A080A080A0C0F ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_0_mux0010_F  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [0]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [0]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int_0_or0001 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [0]),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .O(\BU2/U0/N567 )
  );
  MUXF7   \BU2/U0/G_TX.txgen/txframer/d_out_int_0_mux0010  (
    .I0(\BU2/U0/N567 ),
    .I1(\BU2/U0/N568 ),
    .S(\BU2/U0/G_TX.txgen/txframer/terminate_found ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_0_mux0010_4129 )
  );
  LUT5 #(
    .INIT ( 32'hFF55FF54 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_1_mux0009_G  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [0]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [1]),
    .O(\BU2/U0/N566 )
  );
  LUT6 #(
    .INIT ( 64'h55FF555F44FF444F ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_1_mux0009_F  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [0]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [0]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int_0_or0001 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [1]),
    .I5(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .O(\BU2/U0/N565 )
  );
  MUXF7   \BU2/U0/G_TX.txgen/txframer/d_out_int_1_mux0009  (
    .I0(\BU2/U0/N565 ),
    .I1(\BU2/U0/N566 ),
    .S(\BU2/U0/G_TX.txgen/txframer/terminate_found ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_1_mux0009_4131 )
  );
  LUT6 #(
    .INIT ( 64'hDDDDDDDDDDDDDDD8 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_18_mux0009_G  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [10]),
    .I2(\BU2/U0/G_TX.txgen/txframer/N62 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [18]),
    .O(\BU2/U0/N564 )
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_18_mux0009_F  (
    .I0(\BU2/U0/N242 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .I2(\BU2/U0/G_TX.txgen/txframer/N62 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .O(\BU2/U0/N563 )
  );
  MUXF7   \BU2/U0/G_TX.txgen/txframer/d_out_int_18_mux0009  (
    .I0(\BU2/U0/N563 ),
    .I1(\BU2/U0/N564 ),
    .S(\BU2/U0/G_TX.txgen/txframer/terminate_found ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_18_mux0009_4109 )
  );
  LUT4 #(
    .INIT ( 16'h88D8 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_out1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_control_932 ),
    .I2(\BU2/U0/N382 ),
    .I3(\BU2/U0/N362 ),
    .O(\BU2/U0/start_reg )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_27_mux00001_SW0  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [19]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [3]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .O(\BU2/U0/N561 )
  );
  LUT5 #(
    .INIT ( 32'h14001000 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<17>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [33]),
    .O(\BU2/U0/N165 )
  );
  LUT5 #(
    .INIT ( 32'h14001000 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<23>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [39]),
    .O(\BU2/U0/N163 )
  );
  LUT6 #(
    .INIT ( 64'hD77D7DD782282882 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_27_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [0]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [6]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [25]),
    .I4(\BU2/U0/N561 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [27]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_27_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_2_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [5]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [6]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [25]),
    .I4(\BU2/U0/N559 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [2]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_2_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_2_mux00001_SW0  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [26]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [7]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0003 ),
    .O(\BU2/U0/N559 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_6_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_2_and0000 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1 [6]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [3]),
    .I3(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/terminate_flags [4]),
    .I5(\BU2/U0/G_RX.rxgen/decode/terminate_flags [5]),
    .O(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_6_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_6_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_2_and0000 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flags [6]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [4]),
    .I3(\BU2/U0/G_RX.rxgen/decode/terminate_flags [5]),
    .I4(\BU2/U0/G_RX.rxgen/decode/terminate_flags [3]),
    .O(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_6_and0000 )
  );
  LUT6 #(
    .INIT ( 64'hFFF78880DDD58880 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_mux0000<1>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [2]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [1]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [2]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_mux0000 [1])
  );
  LUT6 #(
    .INIT ( 64'hF7778000D5558000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_mux0000<5>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [2]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [6]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_mux0000 [5])
  );
  LUT6 #(
    .INIT ( 64'h0C08040004000400 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<10>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [26]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [2]),
    .O(\BU2/U0/N131 )
  );
  LUT6 #(
    .INIT ( 64'h0C08040004000400 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<12>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [28]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [4]),
    .O(\BU2/U0/N129 )
  );
  LUT6 #(
    .INIT ( 64'h0C08040004000400 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<14>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [30]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [6]),
    .O(\BU2/U0/N127 )
  );
  LUT6 #(
    .INIT ( 64'h0C08040004000400 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<8>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [24]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [0]),
    .O(\BU2/U0/N125 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_15_mux0000_SW1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [3]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [4]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .O(\BU2/U0/N557 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_26_mux0000_SW1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [1]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [3]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [4]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .O(\BU2/U0/N555 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_mux0000<6>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [2]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [0]),
    .I4(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [1]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_mux0000 [6])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_4_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flags [0]),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flags [1]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [2]),
    .I3(\BU2/U0/G_RX.rxgen/decode/terminate_flags [4]),
    .I4(\BU2/U0/G_RX.rxgen/decode/terminate_flags [3]),
    .O(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_4_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_6_and000012  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flags [3]),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flags [0]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [1]),
    .I3(\BU2/U0/G_RX.rxgen/decode/terminate_flags [2]),
    .O(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_3_and0000 )
  );
  LUT6 #(
    .INIT ( 64'hD77D7DD782282882 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_15_mux0000  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [7]),
    .I4(\BU2/U0/N557 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [15]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_15_mux0000_3606 )
  );
  LUT6 #(
    .INIT ( 64'hD77D7DD782282882 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_26_mux0000  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [7]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [18]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .I4(\BU2/U0/N555 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [26]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_26_mux0000_3632 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAA6AAAAAAAAAA ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/Maccum_seq_cnt_xor<1>11  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/Maccum_seq_cnt_lut [1]),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_516 ),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_mismatch_505 ),
    .I3(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt [0]),
    .I4(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_520 ),
    .I5(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_inc [0]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/Result [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAFAE ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_26_mux0009_SW2  (
    .I0(\BU2/U0/G_TX.txgen/txframer/N62 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [26]),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [3]),
    .O(\BU2/U0/N256 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13_xor000093  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13_xor000034_4554 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13_xor000070_4555 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [21]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [9]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [20]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13_xor0000 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_6_xor000093  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_6_xor000034_4548 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_6_xor000070_4549 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [21]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [9]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [20]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_6_xor0000 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_13_xor000093  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/setb_13_xor000034_4584 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb_13_xor000070_4585 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [21]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [9]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [20]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_13_xor0000 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_6_xor000093  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/setb_6_xor000034_4578 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb_6_xor000070_4579 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [21]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [9]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [20]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_6_xor0000 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0C08 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_0_or0000_SW0_SW0  (
    .I0(\BU2/U0/int_tx_data_avail [0]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I3(\BU2/U0/int_tx_data_avail [7]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_dv_reg [0]),
    .O(\BU2/U0/N449 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0C08 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_2_or0000_SW0_SW0  (
    .I0(\BU2/U0/int_tx_data_avail [2]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I3(\BU2/U0/int_tx_data_avail [7]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_dv_reg [2]),
    .O(\BU2/U0/N447 )
  );
  LUT5 #(
    .INIT ( 32'h1F11FFFF ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In_SW1  (
    .I0(\BU2/U0/int_tx_data_avail [7]),
    .I1(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_underrun_int_1051 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .O(\BU2/U0/N341 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDADFDADFDAD ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<16>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_3281 ),
    .I1(\BU2/U0/N553 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_out_3280 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N01 )
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<16>1_SW0  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .O(\BU2/U0/N553 )
  );
  LUT5 #(
    .INIT ( 32'h44454444 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_40_mux001054  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/N65 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [40]),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_40_mux001054_5754 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_33_mux0009_SW1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [4]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [3]),
    .I2(\BU2/U0/G_TX.txgen/txframer/N62 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [33]),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .O(\BU2/U0/N299 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_3_or000011  (
    .I0(\BU2/U0/int_tx_data_avail [7]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .O(\BU2/U0/G_TX.txgen/is_data[7] )
  );
  LUT5 #(
    .INIT ( 32'h22AA0200 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_int_7_mux00041  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3207 ),
    .I2(\BU2/U0/int_tx_data_avail [7]),
    .I3(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .O(\BU2/U0/G_TX.txgen/is_pad [7])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_mux0000<2>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [3]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en[2] ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_mux0000 [2])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_mux0000<4>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [5]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en[4] ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_mux0000 [4])
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \BU2/U0/G_RX.rxgen/error_detection/start_errors_6_mux0003541  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/preserve_preamble_reg_1282 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .I2(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [48]),
    .I3(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [50]),
    .I4(\BU2/U0/G_RX.rxgen/error_detection/start_errors_6_mux000314_4948 ),
    .I5(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [54]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/start_errors_6_mux000354 )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \BU2/U0/G_RX.rxgen/error_detection/start_errors_5_mux0003541  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/preserve_preamble_reg_1282 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .I2(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [40]),
    .I3(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [42]),
    .I4(\BU2/U0/G_RX.rxgen/error_detection/start_errors_5_mux000314_4949 ),
    .I5(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [46]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/start_errors_5_mux000354 )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \BU2/U0/G_RX.rxgen/error_detection/start_errors_4_mux0003541  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/preserve_preamble_reg_1282 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .I2(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [32]),
    .I3(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [34]),
    .I4(\BU2/U0/G_RX.rxgen/error_detection/start_errors_4_mux000314_4950 ),
    .I5(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [38]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/start_errors_4_mux000354 )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \BU2/U0/G_RX.rxgen/error_detection/start_errors_3_mux0003541  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/preserve_preamble_reg_1282 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .I2(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [24]),
    .I3(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [26]),
    .I4(\BU2/U0/G_RX.rxgen/error_detection/start_errors_3_mux000314_4951 ),
    .I5(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [30]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/start_errors_3_mux000354 )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \BU2/U0/G_RX.rxgen/error_detection/start_errors_2_mux0003541  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/preserve_preamble_reg_1282 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .I2(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [16]),
    .I3(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [18]),
    .I4(\BU2/U0/G_RX.rxgen/error_detection/start_errors_2_mux000314_4952 ),
    .I5(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [22]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/start_errors_2_mux000354 )
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \BU2/U0/G_RX.rxgen/error_detection/start_errors_1_mux0004541  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/preserve_preamble_reg_1282 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .I2(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [10]),
    .I3(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [12]),
    .I4(\BU2/U0/G_RX.rxgen/error_detection/start_errors_1_mux000414_4953 ),
    .I5(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [8]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/start_errors_1_mux000454 )
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_mux0000<0>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [1]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en[0] ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_mux0000 [0])
  );
  LUT4 #(
    .INIT ( 16'h2220 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_data_int<0>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I2(\BU2/U0/int_tx_data_avail [0]),
    .I3(\BU2/U0/int_tx_data_avail [7]),
    .O(\BU2/U0/G_TX.txgen/is_data[0] )
  );
  LUT4 #(
    .INIT ( 16'h2220 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_data_int<2>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I2(\BU2/U0/int_tx_data_avail [2]),
    .I3(\BU2/U0/int_tx_data_avail [7]),
    .O(\BU2/U0/G_TX.txgen/is_data[2] )
  );
  LUT4 #(
    .INIT ( 16'h2220 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_data_int<1>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I2(\BU2/U0/int_tx_data_avail [1]),
    .I3(\BU2/U0/int_tx_data_avail [7]),
    .O(\BU2/U0/G_TX.txgen/is_data[1] )
  );
  LUT4 #(
    .INIT ( 16'h2220 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_data_int<4>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I2(\BU2/U0/int_tx_data_avail [4]),
    .I3(\BU2/U0/int_tx_data_avail [7]),
    .O(\BU2/U0/G_TX.txgen/is_data[4] )
  );
  LUT4 #(
    .INIT ( 16'h2220 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_data_int<5>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I2(\BU2/U0/int_tx_data_avail [5]),
    .I3(\BU2/U0/int_tx_data_avail [7]),
    .O(\BU2/U0/G_TX.txgen/is_data[5] )
  );
  LUT4 #(
    .INIT ( 16'h2220 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_data_int<6>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I2(\BU2/U0/int_tx_data_avail [6]),
    .I3(\BU2/U0/int_tx_data_avail [7]),
    .O(\BU2/U0/G_TX.txgen/is_data[6] )
  );
  LUT5 #(
    .INIT ( 32'h80800080 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_insert_int1  (
    .I0(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3207 ),
    .I3(\BU2/U0/int_tx_data_avail [7]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .O(\BU2/U0/G_TX.txgen/insert )
  );
  LUT6 #(
    .INIT ( 64'hDDDDDDDDDDDDDDD8 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_42_mux0009  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [34]),
    .I2(\BU2/U0/G_TX.txgen/txframer/N65 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I5(\BU2/U0/N459 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_42_mux0009_4128 )
  );
  LUT6 #(
    .INIT ( 64'h5555555504440400 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_and00001  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [11]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3207 ),
    .I3(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I5(\BU2/U0/int_tx_data_avail [7]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_4_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1 [4]),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flags [0]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [1]),
    .I3(\BU2/U0/G_RX.rxgen/decode/terminate_flags [2]),
    .I4(\BU2/U0/G_RX.rxgen/decode/terminate_flags [3]),
    .I5(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .O(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_4_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_reg2_5_xor0001_xo<0>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [6]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [25]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_5_xor0001 )
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<0>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [8]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [0]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [0])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<10>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [18]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [10]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [10])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<11>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [19]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [11]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [11])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<12>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [20]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [12]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [12])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<13>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [21]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [13]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [13])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<14>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [22]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [14]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [14])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<15>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [23]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [15]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [15])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<16>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [24]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [16]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [16])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<17>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [25]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [17]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [17])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<18>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [26]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [18]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [18])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<19>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [27]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [19]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [19])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<1>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [9]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [1]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [1])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<20>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [28]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [20]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [20])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<21>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [29]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [21]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [21])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<22>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [30]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [22]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [22])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<23>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [31]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [23]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [23])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<24>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [32]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [24]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [24])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<25>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [33]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [25]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [25])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<26>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [34]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [26]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [26])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<27>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [35]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [27]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [27])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<28>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [36]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [28]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [28])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<29>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [37]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [29]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [29])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<2>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [10]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [2]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [2])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<30>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [38]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [30]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [30])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<31>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [39]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [31]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [31])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<32>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [40]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [32]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [32])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<33>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [41]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [33]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [33])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<34>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [42]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [34]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [34])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<35>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [43]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [35]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [35])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<36>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [44]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [36]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [36])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<37>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [45]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [37]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [37])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<38>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [46]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [38]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [38])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<39>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [47]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [39])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<3>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [11]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [3]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [3])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<40>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [48]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [40]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [40])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<41>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [49]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [41]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [41])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<42>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [50]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [42]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [42])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<43>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [51]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [43]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [43])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<44>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [52]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [44]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [44])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<45>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [53]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [45]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [45])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<46>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [54]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [46]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [46])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<47>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [55]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [47]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [47])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<4>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [12]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [4]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [4])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<5>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [13]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [5]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [5])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<6>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [14]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [6]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [6])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<7>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [15]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [7]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [7])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<8>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [16]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [8]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [8])
  );
  LUT5 #(
    .INIT ( 32'hEA2AEE22 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<9>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [17]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [9]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [9])
  );
  LUT5 #(
    .INIT ( 32'hECE44C44 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_mux0000<3>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [4]),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [2]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_mux0000 [3])
  );
  LUT5 #(
    .INIT ( 32'hFFAAFDA8 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en<0>2  (
    .I0(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [0]),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [2]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [1]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en[0] )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_7_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_2_and0000 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl_2_and0000 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [3]),
    .I3(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1 [7]),
    .O(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_7_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<48>21  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_out_3280 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_3281 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N61 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<10>31  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_3281 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_out_3280 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N57 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \BU2/U0/G_TX.txgen/txframer/last_column_data_4_or00001  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [3]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [4]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [0]),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [1]),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [2]),
    .O(\BU2/U0/G_TX.txgen/txframer/last_column_data_4_or0000 )
  );
  LUT4 #(
    .INIT ( 16'hC040 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<48>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [48]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [48])
  );
  LUT4 #(
    .INIT ( 16'hC040 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<49>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [49]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [49])
  );
  LUT4 #(
    .INIT ( 16'hC040 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<50>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [50]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [50])
  );
  LUT4 #(
    .INIT ( 16'hC040 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<51>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [51]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [51])
  );
  LUT4 #(
    .INIT ( 16'hC040 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<52>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [52]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [52])
  );
  LUT4 #(
    .INIT ( 16'hC040 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<53>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [53]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [53])
  );
  LUT4 #(
    .INIT ( 16'hC040 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<54>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [54]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [54])
  );
  LUT4 #(
    .INIT ( 16'hC040 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001<55>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [55]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [55])
  );
  LUT4 #(
    .INIT ( 16'hFAF2 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_not00011  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_not0001 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<16>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [32]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/N119 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<18>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [34]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/N117 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<1>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [17]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/N115 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<20>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [36]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/N113 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<24>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [40]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/N111 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<26>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [42]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/N109 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<28>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [44]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/N107 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<30>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [46]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/N105 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<3>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [19]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/N103 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<48>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [0]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .O(\BU2/U0/N101 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<4>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [20]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/N99 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<50>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [2]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .O(\BU2/U0/N97 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<52>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [4]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .O(\BU2/U0/N95 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<54>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [6]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .O(\BU2/U0/N93 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<58>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [10]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .O(\BU2/U0/N91 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<5>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [21]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/N89 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<60>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [12]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .O(\BU2/U0/N87 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<62>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [14]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .O(\BU2/U0/N85 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<63>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [15]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .O(\BU2/U0/N83 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<6>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [22]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/N81 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<7>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [23]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/N79 )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<10>21  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_5_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1 [5]),
    .I1(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_2_and0000 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [4]),
    .I3(\BU2/U0/G_RX.rxgen/decode/terminate_flags [3]),
    .I4(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .O(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_5_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<49>11  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N22 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<11>11  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N51 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<40>31  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_out_3280 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_3281 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N66 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<10>31  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N21 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<0>11  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N28 )
  );
  LUT3 #(
    .INIT ( 8'hBF ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<56>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_3281 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_out_3280 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N23 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_10_mux000921  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .O(\BU2/U0/G_TX.txgen/txframer/N49 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4_xor000061  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [51]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [59]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [52]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4_xor0000_bdd10 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_4_xor000061  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [51]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [59]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [52]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_4_xor0000_bdd10 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<24>21  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_3281 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_out_3280 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N22 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_cmp_eq0000_inv_SW1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .O(\BU2/U0/N451 )
  );
  LUT6 #(
    .INIT ( 64'h080A080A080A0C0F ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_32_mux001016  (
    .I0(\BU2/U0/G_TX.txgen/txframer/last_column_data_4_or0000 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [32]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int_32_or0000 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [4]),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_32_mux001016_5749 )
  );
  LUT6 #(
    .INIT ( 64'hFFFDEEEC33312220 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_26_mux0009  (
    .I0(\BU2/U0/G_TX.txgen/txframer/terminate_found ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I3(\BU2/U0/N256 ),
    .I4(\BU2/U0/N254 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/preamble_reg [18]),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_26_mux0009_4114 )
  );
  LUT6 #(
    .INIT ( 64'hCCC08880CCC0CCC0 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1-In1301  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1_4452 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1-In18_5063 ),
    .I3(\BU2/U0/N551 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1-In130 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1-In1301_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1-In53_5064 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [0]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [5]),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [6]),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [7]),
    .O(\BU2/U0/N551 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_14_xor0000100  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [40]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [48]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [57]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [60]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [61]),
    .I5(\BU2/U0/N549 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_14_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_14_xor0000100_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [52]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [59]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_14_xor000060_4625 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [34]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [46]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [55]),
    .O(\BU2/U0/N549 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_6_xor0000100  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [41]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [42]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [57]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [58]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [61]),
    .I5(\BU2/U0/N547 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_6_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_6_xor0000100_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [52]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [59]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_6_xor000060_4612 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [34]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [55]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [56]),
    .O(\BU2/U0/N547 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_26_xor0000101  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [16]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [22]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [25]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [3]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [8]),
    .I5(\BU2/U0/N545 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_26_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_26_xor0000101_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [2]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [21]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [9]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_26_xor000071_4611 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [19]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [24]),
    .O(\BU2/U0/N545 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_5_xor0000101  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [0]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [10]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [22]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [24]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [26]),
    .I5(\BU2/U0/N543 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_5_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_5_xor0000101_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [2]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [21]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [9]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_5_xor000071_4608 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [23]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [8]),
    .O(\BU2/U0/N543 )
  );
  LUT6 #(
    .INIT ( 64'h4044404050555050 ))
  \BU2/U0/G_RX.rxgen/decode/terminate_control_mux0009<2>138  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flags [2]),
    .I1(\BU2/U0/G_RX.rxgen/decode/error_code_reg [2]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_control_or0003 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/terminate_control_or0004 ),
    .I4(\BU2/U0/N541 ),
    .I5(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [2]),
    .O(\BU2/U0/G_RX.rxgen/decode/terminate_control_mux0009<2>138_5519 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF4F44 ))
  \BU2/U0/G_RX.rxgen/decode/terminate_control_mux0009<2>138_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_control_or0006 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_control_or0007 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/error_code_reg [5]),
    .I3(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [5]),
    .I4(\BU2/U0/G_RX.rxgen/decode/terminate_flags [5]),
    .O(\BU2/U0/N541 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_14_xor0000100  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [40]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [48]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [57]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [60]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [61]),
    .I5(\BU2/U0/N539 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_14_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_14_xor0000100_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [52]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [59]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta_14_xor000060_4651 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [34]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [46]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [55]),
    .O(\BU2/U0/N539 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_6_xor0000100  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [41]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [42]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [57]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [58]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [61]),
    .I5(\BU2/U0/N537 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_6_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_6_xor0000100_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [52]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [59]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta_6_xor000060_4638 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [34]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [55]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [56]),
    .O(\BU2/U0/N537 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_26_xor0000101  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [16]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [22]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [25]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [3]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [8]),
    .I5(\BU2/U0/N535 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_26_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_26_xor0000101_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [2]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [21]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [9]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/setb_26_xor000071_4637 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [19]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [24]),
    .O(\BU2/U0/N535 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_5_xor0000101  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [0]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [10]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [22]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [24]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [26]),
    .I5(\BU2/U0/N533 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_5_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_5_xor0000101_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [2]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [21]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [9]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/setb_5_xor000071_4634 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [23]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [8]),
    .O(\BU2/U0/N533 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFFFEFE ))
  \BU2/U0/G_TX.txgen/txframer/c_out_2_or000043  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_data_reg [2]),
    .I4(\BU2/U0/N531 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .O(\BU2/U0/G_TX.txgen/txframer/c_out_2_or0000 )
  );
  LUT5 #(
    .INIT ( 32'h01010001 ))
  \BU2/U0/G_TX.txgen/txframer/c_out_2_or000043_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [2]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_pad_d1 [2]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_insert_d1_4177 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/c_out_2_or00005_5051 ),
    .O(\BU2/U0/N531 )
  );
  LUT6 #(
    .INIT ( 64'h6666666666666669 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [0]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [4]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [7]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [2]),
    .I5(\BU2/U0/N527 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut [0])
  );
  LUT5 #(
    .INIT ( 32'hFFFF1331 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<0>_SW0  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N10 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N20 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [5]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [6]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [4]),
    .O(\BU2/U0/N527 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/pause_vector_1_and00001  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_req_int_968 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/rx_enable_reg_984 ),
    .I2(\BU2/U0/G_RX.rxgen/add_pause_frame_srl16_2517 ),
    .I3(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .O(rx_statistics_vector[26])
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_14_xor0000106  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_14_xor000035_4910 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [9]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [20]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [2]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_14_xor000087_4911 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [4]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_14_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_28_xor0000106  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_28_xor000035_4904 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [9]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [20]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [2]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_28_xor000087_4905 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [13]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_28_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_12_xor000083  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_12_xor000035_4556 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_12_xor000060_4557 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [21]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [2]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [9]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [13]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_12_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_30_xor000083  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_30_xor000035_4552 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_30_xor000060_4553 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [2]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [20]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [28]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [4]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_30_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_14_xor0000106  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/setb_14_xor000035_4920 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [9]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [20]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [2]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/setb_14_xor000087_4921 ),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [4]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_14_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_28_xor0000106  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/setb_28_xor000035_4914 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [9]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [20]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [2]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/setb_28_xor000087_4915 ),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [13]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_28_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_12_xor000083  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/setb_12_xor000035_4586 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb_12_xor000060_4587 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [21]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [2]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [9]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [13]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_12_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_30_xor000083  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/setb_30_xor000035_4582 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb_30_xor000060_4583 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [2]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [20]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [28]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [4]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_30_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'hC4CFC4C4C5CFC5C5 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In_SW1  (
    .I0(\BU2/U0/int_tx_data_avail [7]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3207 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_underrun_int_1051 ),
    .I5(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .O(\BU2/U0/N360 )
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_next_cycle1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_next_reg_3246 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/underrun_reg_3261 ),
    .I2(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column_or0002 ),
    .I5(\BU2/U0/G_TX.txgen/pos [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_next_cycle )
  );
  LUT6 #(
    .INIT ( 64'h55FF555F44FF444F ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_33_mux0009_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/last_column_data_4_or0000 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [4]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int_32_or0000 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [33]),
    .I5(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .O(\BU2/U0/N298 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_27_xor000086  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_27_xor000035_4562 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_27_xor000060_4563 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [59]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [52]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [36]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_27_xor0000 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_31_xor000086  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_31_xor000035_4550 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_31_xor000060_4551 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [9]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [20]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [3]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_31_xor0000 )
  );
  LUT5 #(
    .INIT ( 32'h0C0C0C08 ))
  \BU2/U0/G_RX.rxgen/decode/terminate_flag_and0000155  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flag_and000049_4928 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/terminate_flag_and000076_4929 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/terminate_flag_and0000139_4930 ),
    .O(\BU2/U0/G_RX.rxgen/decode/terminate_flag_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_27_xor000086  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_27_xor000035_4592 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/seta_27_xor000060_4593 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [59]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [52]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [36]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_27_xor0000 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_31_xor000086  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/setb_31_xor000035_4580 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb_31_xor000060_4581 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [9]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [20]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [3]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_31_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0002 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0001 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [7]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_mux0000 )
  );
  LUT5 #(
    .INIT ( 32'h04040414 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_Out21  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1-In_947 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1_948 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1_4452 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2_4453 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_cmp_eq0001 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_16_xor000090  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_16_xor000035_4623 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [34]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_16_xor000088_4624 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_16_xor0000 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_22_xor000090  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_22_xor000035_4619 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [34]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_22_xor000088_4620 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_22_xor0000 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_16_xor000090  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_16_xor000035_4649 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [39]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [34]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/seta_16_xor000088_4650 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_16_xor0000 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_22_xor000090  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_22_xor000035_4645 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [39]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [34]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/seta_22_xor000088_4646 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_22_xor0000 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFBFFF ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<3>_SW0  (
    .I0(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I1(\BU2/U0/int_tx_data_avail [1]),
    .I2(\BU2/U0/int_tx_data_avail [0]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_next_reg_3246 ),
    .O(\BU2/U0/N121 )
  );
  LUT6 #(
    .INIT ( 64'h000080000000D000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/last_bytes<2>1  (
    .I0(\BU2/U0/int_tx_data_avail [5]),
    .I1(\BU2/U0/int_tx_data_avail [4]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N19 ),
    .I3(\BU2/U0/int_tx_data_avail [0]),
    .I4(\BU2/U0/int_tx_data_avail [7]),
    .I5(\BU2/U0/int_tx_data_avail [6]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/last_bytes [2])
  );
  LUT5 #(
    .INIT ( 32'hAF2F2F2F ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column_or00021  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3207 ),
    .I1(\BU2/U0/int_tx_data_avail [7]),
    .I2(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column_or0002 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<6>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column_or0002 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/underrun_reg_3261 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_next_reg_3246 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N11 )
  );
  LUT6 #(
    .INIT ( 64'h2222AAAA00020000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_int_4_mux00041  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3207 ),
    .I2(\BU2/U0/int_tx_data_avail [7]),
    .I3(\BU2/U0/int_tx_data_avail [4]),
    .I4(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .O(\BU2/U0/G_TX.txgen/is_pad [4])
  );
  LUT6 #(
    .INIT ( 64'h2222AAAA00020000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_int_5_mux00041  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3207 ),
    .I2(\BU2/U0/int_tx_data_avail [7]),
    .I3(\BU2/U0/int_tx_data_avail [5]),
    .I4(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .O(\BU2/U0/G_TX.txgen/is_pad [5])
  );
  LUT6 #(
    .INIT ( 64'h2222AAAA00020000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_int_6_mux00041  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3207 ),
    .I2(\BU2/U0/int_tx_data_avail [7]),
    .I3(\BU2/U0/int_tx_data_avail [6]),
    .I4(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .O(\BU2/U0/G_TX.txgen/is_pad [6])
  );
  LUT6 #(
    .INIT ( 64'hD77D7DD782282882 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_19_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [4]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0003 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [11]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [19]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_19_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hD77D7DD782282882 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_25_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [4]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_xor0002 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [17]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [25]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_25_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hD77D7DD782282882 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_30_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [3]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0003 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [22]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [30]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_30_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'h2020202000202020 ))
  \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_0_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [0]),
    .I3(\BU2/U0/G_RX.rxgen/decode/N59 ),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [0]),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [1]),
    .O(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_0_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h2020202000202020 ))
  \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_1_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [1]),
    .I3(\BU2/U0/G_RX.rxgen/decode/N58 ),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [8]),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [9]),
    .O(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_1_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h2020202000202020 ))
  \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_2_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [2]),
    .I3(\BU2/U0/G_RX.rxgen/decode/N57 ),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [16]),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [17]),
    .O(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_2_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h2020202000202020 ))
  \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_3_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [3]),
    .I3(\BU2/U0/G_RX.rxgen/decode/N56 ),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [24]),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [25]),
    .O(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_3_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h2020202000202020 ))
  \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_4_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [4]),
    .I3(\BU2/U0/G_RX.rxgen/decode/N55 ),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [32]),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [33]),
    .O(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_4_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h2020202000202020 ))
  \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_5_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [5]),
    .I3(\BU2/U0/G_RX.rxgen/decode/N54 ),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [40]),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [41]),
    .O(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_5_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h2020202000202020 ))
  \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_6_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [6]),
    .I3(\BU2/U0/G_RX.rxgen/decode/N60 ),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [48]),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [49]),
    .O(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_6_and0000 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_data_int<3>11  (
    .I0(\BU2/U0/int_tx_data_avail [3]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_data_int<3>1 )
  );
  LUT6 #(
    .INIT ( 64'h4040404040514040 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<0>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/underrun_reg_3261 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_next_reg_3246 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate [0]),
    .I3(\BU2/U0/int_tx_data_avail [0]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I5(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .O(\BU2/U0/G_TX.txgen/is_terminate [0])
  );
  LUT4 #(
    .INIT ( 16'h7F77 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In_SW0  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/int_tx_data_avail [7]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_underrun_int_1051 ),
    .O(\BU2/U0/N340 )
  );
  LUT6 #(
    .INIT ( 64'hFFFD2220DFDD0200 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<24>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N49 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [24]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N30 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFD2220DFDD0200 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<25>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N50 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [25]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N31 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [25])
  );
  LUT6 #(
    .INIT ( 64'hFFFD2220DFDD0200 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<26>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N51 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [26]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N24 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFD2220DFDD0200 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<27>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N52 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [27]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N25 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFD2220DFDD0200 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<28>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N53 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [28]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N26 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFD2220DFDD0200 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<29>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N54 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [29]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N27 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [29])
  );
  LUT6 #(
    .INIT ( 64'hFFFD2220DFDD0200 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<30>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N55 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [30]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N28 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [30])
  );
  LUT6 #(
    .INIT ( 64'hFFFD2220DFDD0200 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<31>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N56 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [31]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N29 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [31])
  );
  LUT6 #(
    .INIT ( 64'hFFF788807F770800 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<56>2  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N49 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [56]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N30 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [56])
  );
  LUT6 #(
    .INIT ( 64'hFFF788807F770800 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<57>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N50 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [57]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N31 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [57])
  );
  LUT6 #(
    .INIT ( 64'hFFF788807F770800 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<58>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N51 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [58]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N24 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [58])
  );
  LUT6 #(
    .INIT ( 64'hFFF788807F770800 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<59>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N52 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [59]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N25 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [59])
  );
  LUT6 #(
    .INIT ( 64'hFFF788807F770800 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<60>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N53 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [60]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N26 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [60])
  );
  LUT6 #(
    .INIT ( 64'hFFF788807F770800 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<61>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N54 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [61]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N27 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [61])
  );
  LUT6 #(
    .INIT ( 64'hFFF788807F770800 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<62>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N55 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [62]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N28 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [62])
  );
  LUT6 #(
    .INIT ( 64'hFFF788807F770800 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<63>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N56 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [63]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N29 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [63])
  );
  LUT6 #(
    .INIT ( 64'h55FF555F44FF444F ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_17_mux0009_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/N62 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [2]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int_20_or0000 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [17]),
    .I5(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .O(\BU2/U0/N301 )
  );
  LUT4 #(
    .INIT ( 16'hCC8C ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_mux0000<0>1  (
    .I0(\BU2/U0/start_reg ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb [4]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [0]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_reg_3184 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_mux0000 [0])
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_mux0000<3>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb [1]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [0]),
    .I2(\BU2/U0/start_reg ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_reg_3184 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_mux0000 [3])
  );
  LUT4 #(
    .INIT ( 16'hCC8C ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_mux0000<1>1  (
    .I0(\BU2/U0/start_reg ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb [3]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [0]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_reg_3184 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_mux0000 [1])
  );
  LUT4 #(
    .INIT ( 16'hCC8C ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_mux0000<2>1  (
    .I0(\BU2/U0/start_reg ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb [2]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [0]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_reg_3184 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_mux0000 [2])
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_pos_unsigned<0>51  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3207 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I3(\BU2/U0/int_tx_data_avail [7]),
    .I4(\BU2/U0/int_tx_data_avail [0]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N69 )
  );
  LUT6 #(
    .INIT ( 64'hFF54FF54FFFFFF54 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_3_or00001  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N23 ),
    .I1(\BU2/U0/int_tx_data_avail [3]),
    .I2(\BU2/U0/int_tx_data_avail [7]),
    .I3(\BU2/U0/G_TX.txgen/is_pad [3]),
    .I4(\BU2/U0/G_TX.txgen/insert ),
    .I5(\BU2/U0/G_TX.txgen/pos [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_3_or0000 )
  );
  LUT6 #(
    .INIT ( 64'h0000080000000000 ))
  \BU2/U0/G_RX.rxgen/decode/error_code_reg_0_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [0]),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [1]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [0]),
    .I3(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I5(\BU2/U0/G_RX.rxgen/decode/N59 ),
    .O(\BU2/U0/G_RX.rxgen/decode/error_code_reg_0_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h0000080000000000 ))
  \BU2/U0/G_RX.rxgen/decode/error_code_reg_1_and00002  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [1]),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [9]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [8]),
    .I3(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I5(\BU2/U0/G_RX.rxgen/decode/N58 ),
    .O(\BU2/U0/G_RX.rxgen/decode/error_code_reg_1_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h0000080000000000 ))
  \BU2/U0/G_RX.rxgen/decode/error_code_reg_2_and00002  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [2]),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [17]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [16]),
    .I3(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I5(\BU2/U0/G_RX.rxgen/decode/N57 ),
    .O(\BU2/U0/G_RX.rxgen/decode/error_code_reg_2_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h0000080000000000 ))
  \BU2/U0/G_RX.rxgen/decode/error_code_reg_3_and00002  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [3]),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [25]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [24]),
    .I3(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I5(\BU2/U0/G_RX.rxgen/decode/N56 ),
    .O(\BU2/U0/G_RX.rxgen/decode/error_code_reg_3_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h0000080000000000 ))
  \BU2/U0/G_RX.rxgen/decode/error_code_reg_4_and00002  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [4]),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [33]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [32]),
    .I3(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I5(\BU2/U0/G_RX.rxgen/decode/N55 ),
    .O(\BU2/U0/G_RX.rxgen/decode/error_code_reg_4_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h0000080000000000 ))
  \BU2/U0/G_RX.rxgen/decode/error_code_reg_5_and00002  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [5]),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [41]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [40]),
    .I3(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I5(\BU2/U0/G_RX.rxgen/decode/N54 ),
    .O(\BU2/U0/G_RX.rxgen/decode/error_code_reg_5_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h0000080000000000 ))
  \BU2/U0/G_RX.rxgen/decode/error_code_reg_6_and00002  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [6]),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [49]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [48]),
    .I3(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I5(\BU2/U0/G_RX.rxgen/decode/N60 ),
    .O(\BU2/U0/G_RX.rxgen/decode/error_code_reg_6_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555550004 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_24_mux001058  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [24]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [3]),
    .I5(\BU2/U0/G_TX.txgen/txframer/N62 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_24_mux001058_5753 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_7_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [7]),
    .I1(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_7_cmp_eq0000 ),
    .O(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_7_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_25_mux0009_SW1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [3]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [0]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [1]),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [2]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [25]),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .O(\BU2/U0/N293 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555550004 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_48_mux001059  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [48]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [6]),
    .I5(\BU2/U0/G_TX.txgen/txframer/N65 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_48_mux001059_5752 )
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/start_align_toggle1_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_underrun_int_1051 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/int_tx_data_avail [7]),
    .O(\BU2/U0/N412 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_13_mux0000_SW0  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [5]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [5]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [26]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [4]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_13_xor0002 ),
    .O(\BU2/U0/N67 )
  );
  LUT6 #(
    .INIT ( 64'h44E4444444444444 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<46>11  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [46]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [38]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<46>1 )
  );
  LUT6 #(
    .INIT ( 64'h44E4444444444444 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<44>11  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [44]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [36]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<44>1 )
  );
  LUT6 #(
    .INIT ( 64'h44E4444444444444 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<43>11  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [43]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [35]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<43>1 )
  );
  LUT6 #(
    .INIT ( 64'h44E4444444444444 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<42>11  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [42]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [34]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<42>1 )
  );
  LUT6 #(
    .INIT ( 64'h44E4444444444444 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<39>11  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [39]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [31]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<39>1 )
  );
  LUT6 #(
    .INIT ( 64'h44E4444444444444 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<38>11  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [38]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [30]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<38>1 )
  );
  LUT6 #(
    .INIT ( 64'h44E4444444444444 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<36>11  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [36]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [28]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<36>1 )
  );
  LUT6 #(
    .INIT ( 64'h44E4444444444444 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<35>11  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [35]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [27]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<35>1 )
  );
  LUT6 #(
    .INIT ( 64'h44E4444444444444 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<34>11  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [34]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [26]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<34>1 )
  );
  LUT6 #(
    .INIT ( 64'h44E4444444444444 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<32>11  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [32]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [24]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<32>1 )
  );
  LUT6 #(
    .INIT ( 64'h44E4444444444444 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<13>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [13]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [5]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[13] )
  );
  LUT6 #(
    .INIT ( 64'h44E4444444444444 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<11>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [11]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [3]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[11] )
  );
  LUT6 #(
    .INIT ( 64'h44E4444444444444 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<9>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [9]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [1]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[9] )
  );
  LUT6 #(
    .INIT ( 64'h44E4444444444444 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<33>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [33]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [25]),
    .O(\BU2/U0/int_tx_data[33] )
  );
  LUT6 #(
    .INIT ( 64'h44E4444444444444 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<37>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [37]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [29]),
    .O(\BU2/U0/int_tx_data[37] )
  );
  LUT6 #(
    .INIT ( 64'h44E4444444444444 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<41>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [41]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [33]),
    .O(\BU2/U0/int_tx_data[41] )
  );
  LUT6 #(
    .INIT ( 64'h44E4444444444444 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<45>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [45]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [37]),
    .O(\BU2/U0/int_tx_data[45] )
  );
  LUT6 #(
    .INIT ( 64'h44E4444444444444 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<47>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [47]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [39]),
    .O(\BU2/U0/int_tx_data[47] )
  );
  LUT6 #(
    .INIT ( 64'h0001000100010000 ))
  \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_6_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flags [0]),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flags [1]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [2]),
    .I3(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [6]),
    .I5(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .O(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_6_and0000 )
  );
  LUT6 #(
    .INIT ( 64'hFFF5FFFFFFF4FFFF ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_not00011  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt [2]),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_reg2_538 ),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_520 ),
    .I3(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_mismatch_505 ),
    .I4(\BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_516 ),
    .I5(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg2_539 ),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_not0001 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_not0001_G  (
    .I0(\BU2/U0/G_TX.txgen/ifs_mode_frame_4348 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [5]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [4]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [2]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1]),
    .O(\BU2/U0/N454 )
  );
  LUT6 #(
    .INIT ( 64'hF8F8F8F8F8F8F8F9 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_disable_or00002  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1_948 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_int_930 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_762 ),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_703 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_disable_or0000 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555550004 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_8_mux001058  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [8]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [1]),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [0]),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_8_mux001058_5751 )
  );
  LUT6 #(
    .INIT ( 64'hEFFFFFEF00101000 ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/Maccum_seq_cnt_lut<0>1  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_mismatch_505 ),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_520 ),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_516 ),
    .I3(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt [0]),
    .I4(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_inc [0]),
    .I5(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_rst_val [0]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/Maccum_seq_cnt_lut [0])
  );
  LUT6 #(
    .INIT ( 64'hEFFFFFEF00101000 ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/Maccum_seq_cnt_lut<1>1  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_mismatch_505 ),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_520 ),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_516 ),
    .I3(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt [1]),
    .I4(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_inc [1]),
    .I5(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_rst_val [1]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/Maccum_seq_cnt_lut [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF04404040 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_50_or00001  (
    .I0(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_insert_d1_4177 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [0]),
    .I4(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [1]),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_pad_d1 [6]),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_50_or0000 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAAAE ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_13_or00001  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_pad_d1 [1]),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_insert_d1_4177 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [1]),
    .I4(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .I5(\BU2/U0/G_TX.txgen/txframer/crc_data_reg [1]),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_13_or0000 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_40_mux0010312  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [5]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [3]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [4]),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [0]),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [1]),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [2]),
    .O(\BU2/U0/G_TX.txgen/txframer/N65 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF04040440 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_32_or00001  (
    .I0(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_insert_d1_4177 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [0]),
    .I4(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [1]),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_pad_d1 [4]),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_32_or0000 )
  );
  LUT6 #(
    .INIT ( 64'h232223222322FFFF ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<0>121_SW0  (
    .I0(\BU2/U0/int_underrun ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_underrun_2847 ),
    .I2(\BU2/U0/N309 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [7]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [5]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .O(\BU2/U0/N410 )
  );
  LUT6 #(
    .INIT ( 64'hD77D7DD782282882 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_0_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [7]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [1]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [0]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_0_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_12_mux0000_SW0  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [1]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [3]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [7]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30]),
    .O(\BU2/U0/N123 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_reg2_7_xor0002_Result1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [2]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [5]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [26]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0002 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_reg2_7_xor0001_Result1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [4]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [7]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0001 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_17_mux0009_SW1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [2]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [0]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [1]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [17]),
    .I4(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .O(\BU2/U0/N302 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<10>21  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [10]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [21]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [2]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N24 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<11>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [11]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [20]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [3]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N25 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<12>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [12]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [19]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [4]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N26 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<13>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [26]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [13]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [18]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [5]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N27 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<14>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [25]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [14]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [17]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [6]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N28 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<15>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [15]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [16]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [7]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N29 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<40>21  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [15]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [24]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [7]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [16]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N49 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<41>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [14]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [25]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [6]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [17]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N50 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<42>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [13]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [26]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [5]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [18]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N51 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<43>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [12]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [27]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [4]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [19]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N52 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<44>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [11]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [28]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [3]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [20]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N53 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<45>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [10]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [29]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [2]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [21]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N54 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<46>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [9]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [30]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [1]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [22]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N55 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<47>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [8]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [31]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [0]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [23]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N56 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<8>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [8]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [23]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [0]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N30 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<9>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [9]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [22]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [1]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N31 )
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_14_mux0000  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_15_xor0001 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_xor0002 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [6]),
    .I4(\BU2/U0/N525 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [14]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_14_mux0000_3602 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_14_mux0000_SW1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [3]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .O(\BU2/U0/N525 )
  );
  LUT6 #(
    .INIT ( 64'h080808080C080808 ))
  \BU2/U0/G_RX.rxgen/address_decoding/frame_is_vlan_and0000  (
    .I0(\BU2/U0/G_RX.rxgen/address_decoding/frame_is_vlan_1872 ),
    .I1(\BU2/U0/G_RX.rxgen/vlan_enable_held_2523 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I3(\BU2/U0/G_RX.rxgen/address_decoding/frame_is_vlan_and0000134_5060 ),
    .I4(\BU2/U0/G_RX.rxgen/address_decoding/frame_is_vlan_and0000170_5061 ),
    .I5(\BU2/U0/N523 ),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/frame_is_vlan_and0000_1871 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEFFF ))
  \BU2/U0/G_RX.rxgen/address_decoding/frame_is_vlan_and0000_SW1  (
    .I0(\BU2/U0/G_RX.rxgen/decode/length [3]),
    .I1(\BU2/U0/G_RX.rxgen/decode/length [5]),
    .I2(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/length [8]),
    .I4(\BU2/U0/G_RX.rxgen/decode/length [11]),
    .O(\BU2/U0/N523 )
  );
  LUT6 #(
    .INIT ( 64'h5555555500004000 ))
  \BU2/U0/G_RX.rxgen/address_decoding/control_enable_and0000  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I1(\BU2/U0/G_RX.rxgen/address_decoding/frame_is_vlan_and0000134_5060 ),
    .I2(\BU2/U0/G_RX.rxgen/address_decoding/frame_is_vlan_and0000170_5061 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .I4(\BU2/U0/N521 ),
    .I5(\BU2/U0/G_RX.rxgen/address_decoding/control_enable_1860 ),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/control_enable_and0000_1859 )
  );
  LUT4 #(
    .INIT ( 16'hFFBF ))
  \BU2/U0/G_RX.rxgen/address_decoding/control_enable_and0000_SW1  (
    .I0(\BU2/U0/G_RX.rxgen/decode/length [5]),
    .I1(\BU2/U0/G_RX.rxgen/decode/length [11]),
    .I2(\BU2/U0/G_RX.rxgen/decode/length [3]),
    .I3(\BU2/U0/G_RX.rxgen/decode/length [8]),
    .O(\BU2/U0/N521 )
  );
  LUT5 #(
    .INIT ( 32'h7DD72882 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_20_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [3]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [12]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [20]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_20_mux0000 )
  );
  LUT5 #(
    .INIT ( 32'h7DD72882 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_21_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [13]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [21]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_21_mux0000 )
  );
  LUT5 #(
    .INIT ( 32'h7DD72882 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_22_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [7]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [14]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [22]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_22_mux0000 )
  );
  LUT5 #(
    .INIT ( 32'h7DD72882 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_31_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [23]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [31]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_31_mux0000 )
  );
  LUT5 #(
    .INIT ( 32'h00C00080 ))
  \BU2/U0/G_TX.txgen/txframer/crc_data_next<0>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [0]),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_insert_d1_4177 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .I3(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [1]),
    .O(\BU2/U0/G_TX.txgen/txframer/crc_data_next [0])
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \BU2/U0/G_TX.txgen/txframer/crc_data_next<2>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/crc_insert_d1_4177 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [0]),
    .I4(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [1]),
    .O(\BU2/U0/G_TX.txgen/txframer/crc_data_next [2])
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<0>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [63]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<0>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<10>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [53]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<10>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<11>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [52]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<11>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<12>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [51]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<12>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<16>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [47]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<16>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<17>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [46]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<17>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<18>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [45]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<18>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<19>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [44]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<19>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<1>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [62]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<1>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<20>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [43]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<20>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<25>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [38]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<25>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<26>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [37]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<26>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<2>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [61]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<2>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<32>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [31]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<32>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<33>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [30]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<33>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<34>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [29]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<34>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<35>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [28]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<35>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<36>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [27]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<36>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<3>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [60]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<3>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<40>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [23]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<40>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<41>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [22]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<41>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<42>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [21]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<42>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<43>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [20]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<43>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<44>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [19]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<44>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<48>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [15]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<48>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<49>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [14]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<49>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<4>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [59]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<4>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<50>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [13]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<50>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<51>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [12]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<51>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<52>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [11]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<52>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<57>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [6]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<57>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<58>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [5]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<58>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<8>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [55]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<8>1 )
  );
  LUT5 #(
    .INIT ( 32'h22220002 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<9>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [54]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(NlwRenamedSig_OI_status_vector[0]),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .I4(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<9>1 )
  );
  LUT5 #(
    .INIT ( 32'h31333B33 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut<15>  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg2_707 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [15]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg2_702 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg_701 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [15]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [15])
  );
  LUT5 #(
    .INIT ( 32'h01010100 ))
  \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_5_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flags [0]),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flags [1]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [5]),
    .I4(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .O(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_5_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_3_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1 [3]),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flags [0]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [1]),
    .I3(\BU2/U0/G_RX.rxgen/decode/terminate_flags [2]),
    .I4(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .O(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_3_and0000 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \BU2/U0/G_TX.txgen/txframer/crc_insert_out_or00001  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I3(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_underrun_3269 ),
    .O(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_or0000 )
  );
  LUT5 #(
    .INIT ( 32'h31333B33 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut<14>  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg2_707 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [14]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg2_702 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg_701 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [14]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [14])
  );
  LUT5 #(
    .INIT ( 32'h31333B33 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut<13>  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg2_707 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [13]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg2_702 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg_701 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [13]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [13])
  );
  LUT5 #(
    .INIT ( 32'h31333B33 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut<12>  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg2_707 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [12]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg2_702 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg_701 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [12]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [12])
  );
  LUT5 #(
    .INIT ( 32'h31333B33 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut<11>  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg2_707 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [11]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg2_702 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg_701 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [11]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [11])
  );
  LUT5 #(
    .INIT ( 32'h31333B33 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut<10>  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg2_707 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [10]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg2_702 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg_701 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [10]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [10])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_10_mux0009_SW1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [1]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [0]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [10]),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .O(\BU2/U0/N305 )
  );
  LUT5 #(
    .INIT ( 32'h55555554 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_9_mux0009_SW1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [1]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [0]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [9]),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .O(\BU2/U0/N296 )
  );
  LUT5 #(
    .INIT ( 32'h01010001 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_56_mux0006_SW0  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_reg [7]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [7]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [56]),
    .O(\BU2/U0/N182 )
  );
  LUT5 #(
    .INIT ( 32'h8AAACFFF ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_58_mux0006_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [58]),
    .I1(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_insert_d1_4177 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [7]),
    .O(\BU2/U0/N180 )
  );
  LUT6 #(
    .INIT ( 64'h0000080000000000 ))
  \BU2/U0/G_TX.txgen/decode_frame/ctrl_int1  (
    .I0(\BU2/U0/G_TX.txgen/decode_frame/len_type [3]),
    .I1(\BU2/U0/G_TX.txgen/decode_frame/vlan_int170_5026 ),
    .I2(\BU2/U0/G_TX.txgen/decode_frame/len_type [0]),
    .I3(\BU2/U0/G_TX.txgen/decode_frame/vlan_int134_5025 ),
    .I4(\BU2/U0/G_TX.txgen/decode_frame/len_type [6]),
    .I5(\BU2/U0/G_TX.txgen/decode_frame/len_type [11]),
    .O(\BU2/U0/G_TX.txgen/decode_frame/ctrl_int )
  );
  LUT6 #(
    .INIT ( 64'hD77D7DD782282882 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_1_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_12_xor0002 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_xor0002 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0003 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_8_xor0001 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [1]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_1_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hD77D7DD782282882 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_3_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_8_xor0001 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_xor0002 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0003 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_15_xor0001 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [3]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_3_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'h4444554440405040 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<5>1111  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_underrun_2847 ),
    .I1(\BU2/U0/int_underrun ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [5]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [7]),
    .I4(\BU2/U0/N309 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<5>111 )
  );
  LUT5 #(
    .INIT ( 32'h31333B33 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut<9>  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg2_707 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [9]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg2_702 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg_701 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [9]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [9])
  );
  LUT5 #(
    .INIT ( 32'h31333B33 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut<8>  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg2_707 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [8]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg2_702 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg_701 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [8]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [8])
  );
  LUT5 #(
    .INIT ( 32'h31333B33 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut<7>  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg2_707 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [7]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg2_702 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg_701 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [7]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [7])
  );
  LUT5 #(
    .INIT ( 32'h31333B33 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut<6>  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg2_707 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [6]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg2_702 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg_701 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [6]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [6])
  );
  LUT5 #(
    .INIT ( 32'h31333B33 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut<5>  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg2_707 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [5]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg2_702 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg_701 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [5]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [5])
  );
  LUT5 #(
    .INIT ( 32'h31333B33 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut<4>  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg2_707 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [4]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg2_702 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg_701 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [4]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [4])
  );
  LUT5 #(
    .INIT ( 32'h31333B33 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut<3>  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg2_707 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [3]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg2_702 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg_701 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [3]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [3])
  );
  LUT5 #(
    .INIT ( 32'h31333B33 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut<2>  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg2_707 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [2]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg2_702 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg_701 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [2]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [2])
  );
  LUT5 #(
    .INIT ( 32'h31333B33 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut<1>  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg2_707 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [1]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg2_702 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg_701 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [1]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [1])
  );
  LUT5 #(
    .INIT ( 32'h31333B33 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut<0>  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg2_707 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [0]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg2_702 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg_701 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [0]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [0])
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en<2>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [0]),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [2]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en[2] )
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en<6>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [2]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [0]),
    .I4(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [1]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en[6] )
  );
  LUT5 #(
    .INIT ( 32'hBB88B380 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en<4>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [2]),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [1]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en[4] )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEEEF ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_16_mux001011  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [2]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [1]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [0]),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_16_mux001011_5729 )
  );
  LUT5 #(
    .INIT ( 32'hFF93FFFF ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<48>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_3281 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_out_3280 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N3 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and000060  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg5 [4]),
    .I1(\BU2/U0/G_RX.rxgen/error_detection/N22 ),
    .I2(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and00001110_5021 ),
    .I3(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and00001135_5022 ),
    .I4(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and000014_5023 ),
    .I5(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and000030_5024 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and0000 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5_and000088  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg5 [5]),
    .I1(\BU2/U0/G_RX.rxgen/error_detection/N22 ),
    .I2(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5_and00001114_5017 ),
    .I3(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5_and00001139_5018 ),
    .I4(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5_and000034_5019 ),
    .I5(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5_and000050_5020 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5_and0000 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_7_and000060  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg5 [7]),
    .I1(\BU2/U0/G_RX.rxgen/error_detection/N22 ),
    .I2(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and00001110_5021 ),
    .I3(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and00001135_5022 ),
    .I4(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_7_and000014_5015 ),
    .I5(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_7_and000030_5016 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_7_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555541010 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_51_mux001021  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/N65 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [7]),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [6]),
    .O(\BU2/U0/G_TX.txgen/txframer/N41 )
  );
  LUT6 #(
    .INIT ( 64'h008000A000800080 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_cst1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_int_930 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_cmp_eq0003 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/_mux0001 ),
    .I3(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I5(\BU2/U0/N353 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_cst )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0440 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_40_or00001  (
    .I0(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_insert_d1_4177 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [1]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_pad_d1 [5]),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_40_or0000 )
  );
  LUT5 #(
    .INIT ( 32'hDFDFDF9B ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<0>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_3281 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_out_3280 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N33 )
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_mux0000<4>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb [0]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [0]),
    .I2(\BU2/U0/start_reg ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_reg_3184 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_mux0000 [4])
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \BU2/U0/G_TX.txgen/txframer/crc_data_next<1>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/crc_insert_d1_4177 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [1]),
    .I2(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .O(\BU2/U0/G_TX.txgen/txframer/crc_data_next [1])
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_mux0001110  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg_701 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg2_707 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg2_702 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_mux0001103_4456 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_mux0001 )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_2_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flags [0]),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flags [1]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1 [2]),
    .O(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_2_and0000 )
  );
  LUT4 #(
    .INIT ( 16'hFF20 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_not00011  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg2_707 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg2_702 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg_701 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_713 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_not0001 )
  );
  LUT4 #(
    .INIT ( 16'h88D8 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_not00011  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/rx_custom_preamble_reg_1052 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_opcode_int_960 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/data_count [1]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/data_count [0]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_or00001  (
    .I0(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_or0000 )
  );
  LUT4 #(
    .INIT ( 16'h88D8 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In_SW0  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3207 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_underrun_int_1051 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .O(\BU2/U0/N359 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_xor000051  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [29]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [2]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [20]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [28]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_xor0000_bdd8 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_22_xor000051  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [29]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [2]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [20]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [28]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_22_xor0000_bdd8 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<10>41  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N27 )
  );
  LUT4 #(
    .INIT ( 16'hFCB8 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en<1>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [1]),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [2]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en[1] )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en<5>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [2]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [1]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en[5] )
  );
  LUT4 #(
    .INIT ( 16'hFBBF ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<40>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_3281 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_out_3280 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N5 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555504 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_32_mux001054  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [32]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [4]),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [3]),
    .I5(\BU2/U0/G_TX.txgen/txframer/N62 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_32_mux001054_5750 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<32>31  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_out_3280 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_3281 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N58 )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<32>51  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_3281 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_out_3280 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88CC88C8 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count<1>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/last_bytes_reg [1]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N71 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_past_3186 ),
    .I3(\BU2/U0/G_TX.txgen/jumbo_en_frame_4344 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_reg_3187 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N27 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [1])
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_24_or00001  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_pad_d1 [3]),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_insert_d1_4177 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_24_or0000 )
  );
  LUT6 #(
    .INIT ( 64'h0505050504050404 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_43_mux001031  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [7]),
    .I2(\BU2/U0/G_TX.txgen/txframer/N65 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int_40_or0000 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [5]),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [6]),
    .O(\BU2/U0/G_TX.txgen/txframer/N88 )
  );
  LUT6 #(
    .INIT ( 64'h0101010100000100 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_51_mux001031  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [6]),
    .I2(\BU2/U0/G_TX.txgen/txframer/N65 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [6]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int_50_or0000 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [7]),
    .O(\BU2/U0/G_TX.txgen/txframer/N89 )
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<10>15  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N75 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [18]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [26]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<10>15_5171 )
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<11>15  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N75 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [19]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [27]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<11>15_5169 )
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<12>15  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N75 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [20]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [28]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<12>15_5167 )
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<13>15  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N75 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [21]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [29]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<13>15_5165 )
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<14>15  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N75 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [22]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [30]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<14>15_5163 )
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<15>15  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N75 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [23]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [31]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<15>15_5161 )
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<8>15  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N75 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [16]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [24]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<8>15_5159 )
  );
  LUT5 #(
    .INIT ( 32'h88088000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<9>15  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N75 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [17]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [25]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<9>15_5154 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<5>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [58]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<5>11 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<7>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [56]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<7>11 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<13>112  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [50]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<13>11 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<14>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [49]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<14>11 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<15>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [48]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<15>11 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<21>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [42]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<21>11 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<22>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [41]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<22>11 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<23>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [40]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<23>11 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<30>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [33]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<30>11 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<31>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [32]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<31>11 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<37>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [26]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<37>11 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<39>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [24]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<39>11 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<45>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [18]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<45>11 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<46>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [17]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<46>11 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<47>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [16]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<47>11 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<53>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [10]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<53>11 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<54>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [9]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<54>11 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<55>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [8]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<55>11 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<62>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [1]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<62>11 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<63>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [0]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<63>11 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_underrun_or00001  (
    .I0(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_underrun_int_1051 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_underrun_or0000 )
  );
  LUT3 #(
    .INIT ( 8'h31 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/underrun_comb_inv1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_underrun_int_1051 ),
    .I1(\NlwRenamedSig_OI_tx_statistics_vector[3] ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/underrun_comb_inv )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<7>35_SW0  (
    .I0(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_next_reg_3246 ),
    .O(\BU2/U0/N400 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In45  (
    .I0(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3207 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In45_5706 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13_xor000041  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [21]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [9]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [20]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13_xor0000_bdd6 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \BU2/U0/G_RX.rxgen/decode/error_code_reg_7_and0000_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [7]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .O(\BU2/U0/N22 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_13_xor000041  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [21]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [9]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [20]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_13_xor0000_bdd6 )
  );
  LUT3 #(
    .INIT ( 8'h31 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<9>19  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_out_3280 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_3281 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<10>19 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_6_and000021  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flags [6]),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flags [4]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [5]),
    .O(\BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl_2_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_41_mux0009_SW1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [5]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [3]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [4]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N62 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [41]),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .O(\BU2/U0/N290 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80808088 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count<0>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N71 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/last_bytes_reg [0]),
    .I2(\BU2/U0/G_TX.txgen/jumbo_en_frame_4344 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_past_3186 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_reg_3187 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N27 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFDFFFDFFFCAAA8 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_2_mux0009111  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [0]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [6]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [7]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N65 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .O(\BU2/U0/G_TX.txgen/txframer/N28 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/N11  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_reg_525 ),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg_528 ),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/N11_510 )
  );
  LUT5 #(
    .INIT ( 32'h11001000 ))
  \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_7_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flags [3]),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [7]),
    .I3(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_2_and0000 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .O(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_7_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h5544554555445444 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_59_mux000611  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [7]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [6]),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/N65 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .O(\BU2/U0/G_TX.txgen/txframer/N44 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEFEEEEEEE ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/Mcount_data_count_val  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/control_complete ),
    .I1(\BU2/U0/N184 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_int_930 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_cmp_eq0003 ),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1_948 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/Mcount_data_count_val_945 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_9_xor0000_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [50]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [40]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [34]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [51]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_14_xor0000_bdd8 ),
    .O(\BU2/U0/N30 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_9_xor0000_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [50]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [40]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [39]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [34]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [51]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/seta_14_xor0000_bdd8 ),
    .O(\BU2/U0/N32 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/G_TX.txgen/txframer/error_reg_or00001  (
    .I0(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [6]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [7]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N65 ),
    .O(\BU2/U0/G_TX.txgen/txframer/error_reg_or0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_26_xor0000100  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [38]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [41]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [43]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [44]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [45]),
    .I5(\BU2/U0/N519 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_26_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_26_xor0000100_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [32]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [35]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [63]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_26_xor000083_4667 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [37]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [57]),
    .O(\BU2/U0/N519 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_3_xor0000100  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [38]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [45]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [49]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [55]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [62]),
    .I5(\BU2/U0/N517 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_3_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_3_xor0000100_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [44]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [46]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [54]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_3_xor000083_4666 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [48]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [56]),
    .O(\BU2/U0/N517 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_5_xor0000100  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [43]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [50]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [56]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [58]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [62]),
    .I5(\BU2/U0/N515 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_5_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_5_xor0000100_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [34]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [35]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [63]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_5_xor000083_4665 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [44]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [57]),
    .O(\BU2/U0/N515 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_0_xor0000100  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [10]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [16]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [3]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [31]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [5]),
    .I5(\BU2/U0/N513 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_0_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_0_xor0000100_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [15]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [19]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [8]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_0_xor000083_4664 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [18]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [26]),
    .O(\BU2/U0/N513 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_15_xor0000100  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [1]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [18]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [19]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [6]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [8]),
    .I5(\BU2/U0/N511 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_15_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_15_xor0000100_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [11]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [14]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [4]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_15_xor000083_4663 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [30]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [7]),
    .O(\BU2/U0/N511 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_29_xor0000100  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [16]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [18]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [19]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [22]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [8]),
    .I5(\BU2/U0/N509 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_29_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_29_xor0000100_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [1]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [11]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [12]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_29_xor000083_4662 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [3]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [6]),
    .O(\BU2/U0/N509 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_3_xor0000100  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [10]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [18]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [3]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [30]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [31]),
    .I5(\BU2/U0/N507 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_3_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_3_xor0000100_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [11]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [25]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [7]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_3_xor000083_4661 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [27]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [5]),
    .O(\BU2/U0/N507 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_4_xor0000100  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [16]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [18]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [19]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [25]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [30]),
    .I5(\BU2/U0/N505 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_4_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_4_xor0000100_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [15]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [17]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [4]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_4_xor000083_4660 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [22]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [6]),
    .O(\BU2/U0/N505 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_26_xor0000100  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [38]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [41]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [43]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [44]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [45]),
    .I5(\BU2/U0/N503 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_26_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_26_xor0000100_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [32]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [35]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [63]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/seta_26_xor000083_4675 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [37]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [57]),
    .O(\BU2/U0/N503 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_3_xor0000100  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [38]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [45]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [49]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [55]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [62]),
    .I5(\BU2/U0/N501 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_3_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_3_xor0000100_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [44]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [46]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [54]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/seta_3_xor000083_4674 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [48]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [56]),
    .O(\BU2/U0/N501 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_5_xor0000100  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [43]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [50]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [56]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [58]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [62]),
    .I5(\BU2/U0/N499 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_5_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_5_xor0000100_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [34]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [35]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [63]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/seta_5_xor000083_4673 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [44]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [57]),
    .O(\BU2/U0/N499 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_0_xor0000100  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [10]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [16]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [3]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [31]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [5]),
    .I5(\BU2/U0/N497 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_0_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_0_xor0000100_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [15]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [19]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [8]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/setb_0_xor000083_4672 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [18]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [26]),
    .O(\BU2/U0/N497 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_15_xor0000100  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [1]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [18]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [19]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [6]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [8]),
    .I5(\BU2/U0/N495 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_15_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_15_xor0000100_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [11]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [14]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [4]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/setb_15_xor000083_4671 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [30]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [7]),
    .O(\BU2/U0/N495 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_29_xor0000100  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [16]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [18]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [19]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [22]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [8]),
    .I5(\BU2/U0/N493 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_29_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_29_xor0000100_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [1]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [11]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [12]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/setb_29_xor000083_4670 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [3]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [6]),
    .O(\BU2/U0/N493 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_3_xor0000100  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [10]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [18]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [3]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [30]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [31]),
    .I5(\BU2/U0/N491 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_3_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_3_xor0000100_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [11]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [25]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [7]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/setb_3_xor000083_4669 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [27]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [5]),
    .O(\BU2/U0/N491 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_4_xor0000100  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [16]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [18]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [19]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [25]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [30]),
    .I5(\BU2/U0/N489 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_4_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_4_xor0000100_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [15]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [17]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [4]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/setb_4_xor000083_4668 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [22]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [6]),
    .O(\BU2/U0/N489 )
  );
  LUT5 #(
    .INIT ( 32'h80A08080 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_pos_unsigned<2>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3207 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I3(\BU2/U0/int_tx_data_avail [7]),
    .I4(\BU2/U0/N487 ),
    .O(\BU2/U0/G_TX.txgen/pos [2])
  );
  LUT6 #(
    .INIT ( 64'hC055CC5D00550055 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_pos_unsigned<2>_SW0  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_3208 ),
    .I1(\BU2/U0/int_tx_data_avail [0]),
    .I2(\BU2/U0/int_tx_data_avail [5]),
    .I3(\BU2/U0/int_tx_data_avail [4]),
    .I4(\BU2/U0/int_tx_data_avail [6]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N19 ),
    .O(\BU2/U0/N487 )
  );
  LUT6 #(
    .INIT ( 64'h0008000800080000 ))
  \BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000262  (
    .I0(xgmii_rxc_12[0]),
    .I1(xgmii_rxd_11[2]),
    .I2(xgmii_rxd_11[6]),
    .I3(xgmii_rxd_11[5]),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000188_4974 ),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000226_5755 ),
    .O(\BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000226  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000221_4975 ),
    .I1(xgmii_rxc_12[3]),
    .I2(xgmii_rxd_11[0]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000226_5755 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11_xor0000105  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11_xor000035_4924 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11_xor0000_bdd8 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [13]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11_xor000084_4925 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [7]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [12]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_not00011154  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_not0001134_4870 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_not0001170_4871 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_not00011127_4872 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [27]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [0]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [31]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_not00011154  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_not0001134_4867 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_not0001170_4868 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_not00011127_4869 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [15]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [23]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [26]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_not00011105  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_not0001135_4690 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [27]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [23]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [26]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_not00011103_4691 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_not00011105  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_not0001135_4688 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [21]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [28]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [27]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [15]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_not00011103_4689 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_13_xor0000106  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_13_xor000035_4686 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [44]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [56]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [32]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [35]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_13_xor0000104_4687 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_13_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_2_xor0000106  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_2_xor000035_4684 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [63]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [46]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [32]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_2_xor0000104_4685 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_2_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_7_xor0000106  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_7_xor000035_4682 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [35]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [63]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [34]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_7_xor0000104_4683 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_7_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_10_xor0000106  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_10_xor000035_4680 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [11]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [7]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [4]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [13]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_10_xor0000104_4681 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_10_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_23_xor0000106  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_23_xor000035_4678 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [14]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [7]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [4]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [13]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_23_xor0000104_4679 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_23_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_25_xor0000106  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_25_xor000035_4676 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [14]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [7]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [11]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [15]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_25_xor0000104_4677 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_25_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_11_xor0000105  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/setb_11_xor000035_4926 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb_11_xor0000_bdd8 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [13]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/setb_11_xor000084_4927 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [7]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [12]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_11_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_8_not00011154  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_8_not0001134_4876 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_8_not0001170_4877 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_8_not00011127_4878 ),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [0]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [31]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_8_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_9_not00011154  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_9_not0001134_4873 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_9_not0001170_4874 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_9_not00011127_4875 ),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [23]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_9_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_2_not00011105  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_2_not0001135_4709 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [0]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [23]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_2_not00011103_4710 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_2_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_31_not00011105  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_31_not0001135_4707 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [21]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_31_not00011103_4708 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_31_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_13_xor0000106  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_13_xor000035_4705 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [44]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [56]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [32]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [35]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/seta_13_xor0000104_4706 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_13_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_2_xor0000106  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_2_xor000035_4703 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [63]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [46]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [32]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [39]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/seta_2_xor0000104_4704 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_2_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_7_xor0000106  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_7_xor000035_4701 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [35]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [63]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [34]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [39]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/seta_7_xor0000104_4702 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_7_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_10_xor0000106  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/setb_10_xor000035_4699 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [11]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [7]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [4]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [13]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/setb_10_xor0000104_4700 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_10_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_23_xor0000106  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/setb_23_xor000035_4697 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [14]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [7]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [4]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [13]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/setb_23_xor0000104_4698 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_23_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_25_xor0000106  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/setb_25_xor000035_4695 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [14]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [7]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [11]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [15]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/setb_25_xor0000104_4696 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_25_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_40_mux001066  (
    .I0(\BU2/U0/G_TX.txgen/txframer/N83 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int_40_mux001024_5206 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/preamble_reg [32]),
    .I4(\BU2/U0/G_TX.txgen/txframer/N82 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int_40_mux001054_5754 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_40_mux0010 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_24_mux001069  (
    .I0(\BU2/U0/G_TX.txgen/txframer/N83 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int_24_mux001023_5204 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/preamble_reg [16]),
    .I4(\BU2/U0/G_TX.txgen/txframer/N82 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int_24_mux001058_5753 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_24_mux0010 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_48_mux001070  (
    .I0(\BU2/U0/G_TX.txgen/txframer/N83 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int_48_mux001022_5203 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/preamble_reg [40]),
    .I4(\BU2/U0/G_TX.txgen/txframer/N82 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int_48_mux001059_5752 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_48_mux0010 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_8_mux001069  (
    .I0(\BU2/U0/G_TX.txgen/txframer/N83 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int_8_mux001023_5200 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/preamble_reg [0]),
    .I4(\BU2/U0/G_TX.txgen/txframer/N82 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int_8_mux001058_5751 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_8_mux0010 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_32_mux001065  (
    .I0(\BU2/U0/G_TX.txgen/txframer/N83 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int_32_mux001016_5749 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/preamble_reg [24]),
    .I4(\BU2/U0/G_TX.txgen/txframer/N82 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int_32_mux001054_5750 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_32_mux0010 )
  );
  LUT3 #(
    .INIT ( 8'h2E ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<22>  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [22]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/N485 ),
    .O(\BU2/U0/int_tx_data[22] )
  );
  LUT5 #(
    .INIT ( 32'hFA2AFF2A ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<22>_SW2  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [14]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [38]),
    .O(\BU2/U0/N485 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFFFEFE ))
  \BU2/U0/G_TX.txgen/txframer/c_out_4_or0000  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [4]),
    .I4(\BU2/U0/N483 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .O(\BU2/U0/G_TX.txgen/txframer/c_out_4_or0000_4120 )
  );
  LUT6 #(
    .INIT ( 64'h1010100111111111 ))
  \BU2/U0/G_TX.txgen/txframer/c_out_4_or0000_SW2  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_pad_d1 [4]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [1]),
    .I4(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [0]),
    .I5(\BU2/U0/G_TX.txgen/txframer/crc_insert_d1_4177 ),
    .O(\BU2/U0/N483 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFFFEFE ))
  \BU2/U0/G_TX.txgen/txframer/c_out_6_or0000  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [6]),
    .I4(\BU2/U0/N481 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .O(\BU2/U0/G_TX.txgen/txframer/c_out_6_or0000_4123 )
  );
  LUT6 #(
    .INIT ( 64'h1001010111111111 ))
  \BU2/U0/G_TX.txgen/txframer/c_out_6_or0000_SW2  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_pad_d1 [6]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [1]),
    .I4(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [0]),
    .I5(\BU2/U0/G_TX.txgen/txframer/crc_insert_d1_4177 ),
    .O(\BU2/U0/N481 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFFFEFE ))
  \BU2/U0/G_TX.txgen/txframer/c_out_5_or0000  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [5]),
    .I4(\BU2/U0/N479 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .O(\BU2/U0/G_TX.txgen/txframer/c_out_5_or0000_4121 )
  );
  LUT5 #(
    .INIT ( 32'h10011111 ))
  \BU2/U0/G_TX.txgen/txframer/c_out_5_or0000_SW2  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_pad_d1 [5]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [1]),
    .I4(\BU2/U0/G_TX.txgen/txframer/crc_insert_d1_4177 ),
    .O(\BU2/U0/N479 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFFFEFE ))
  \BU2/U0/G_TX.txgen/txframer/c_out_0_or0000  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_data_reg [0]),
    .I4(\BU2/U0/N477 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .O(\BU2/U0/G_TX.txgen/txframer/c_out_0_or0000_4110 )
  );
  LUT6 #(
    .INIT ( 64'h1111111011111111 ))
  \BU2/U0/G_TX.txgen/txframer/c_out_0_or0000_SW2  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [0]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_pad_d1 [0]),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [1]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .I4(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [0]),
    .I5(\BU2/U0/G_TX.txgen/txframer/crc_insert_d1_4177 ),
    .O(\BU2/U0/N477 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFFFEFE ))
  \BU2/U0/G_TX.txgen/txframer/c_out_1_or0000  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_data_reg [1]),
    .I4(\BU2/U0/N475 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .O(\BU2/U0/G_TX.txgen/txframer/c_out_1_or0000_4112 )
  );
  LUT6 #(
    .INIT ( 64'h0101010001010101 ))
  \BU2/U0/G_TX.txgen/txframer/c_out_1_or0000_SW2  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [1]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_pad_d1 [1]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [1]),
    .I4(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .I5(\BU2/U0/G_TX.txgen/txframer/crc_insert_d1_4177 ),
    .O(\BU2/U0/N475 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_opcode_int_cmp_eq0000105  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_opcode_int_cmp_eq000070_5054 ),
    .I1(\BU2/U0/G_RX.rxgen/data [48]),
    .I2(\BU2/U0/G_RX.rxgen/data [49]),
    .I3(\BU2/U0/G_RX.rxgen/data [50]),
    .I4(\BU2/U0/G_RX.rxgen/data [51]),
    .I5(\BU2/U0/N473 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_opcode_int_cmp_eq0000 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFFFF ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_opcode_int_cmp_eq0000105_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/data [61]),
    .I1(\BU2/U0/G_RX.rxgen/data [58]),
    .I2(\BU2/U0/G_RX.rxgen/data [59]),
    .I3(\BU2/U0/G_RX.rxgen/data [60]),
    .I4(\BU2/U0/G_RX.rxgen/data [56]),
    .I5(\BU2/U0/G_RX.rxgen/data [62]),
    .O(\BU2/U0/N473 )
  );
  LUT6 #(
    .INIT ( 64'h4044404050555050 ))
  \BU2/U0/G_RX.rxgen/decode/terminate_control_mux0009<1>139  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flags [1]),
    .I1(\BU2/U0/G_RX.rxgen/decode/error_code_reg [1]),
    .I2(\BU2/U0/N471 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/error_code_reg [2]),
    .I4(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [2]),
    .I5(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [1]),
    .O(\BU2/U0/G_RX.rxgen/decode/terminate_control_mux0009<1>1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAFAAAE ))
  \BU2/U0/G_RX.rxgen/decode/terminate_control_mux0009<1>139_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flags [2]),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_control_or0006 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_control_or0004 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/terminate_control_or0005 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/terminate_control_or0007 ),
    .I5(\BU2/U0/G_RX.rxgen/decode/terminate_control_or0003 ),
    .O(\BU2/U0/N471 )
  );
  LUT6 #(
    .INIT ( 64'h1555555555555555 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column63  (
    .I0(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I1(\BU2/U0/int_tx_data_avail [0]),
    .I2(\BU2/U0/int_tx_data_avail [1]),
    .I3(\BU2/U0/int_tx_data_avail [2]),
    .I4(\BU2/U0/int_tx_data_avail [3]),
    .I5(\BU2/U0/N469 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column63_5739 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column63_SW0  (
    .I0(\BU2/U0/int_tx_data_avail [4]),
    .I1(\BU2/U0/int_tx_data_avail [5]),
    .I2(\BU2/U0/int_tx_data_avail [6]),
    .I3(\BU2/U0/int_tx_data_avail [7]),
    .O(\BU2/U0/N469 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_not00011147  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_not0001134_4855 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_not0001170_4856 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_not00011127_4857 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [24]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [15]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_not0001 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_not00011147  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_not0001134_4852 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_not0001170_4853 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_not00011127_4854 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [26]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [15]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_not0001 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_not00011147  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_not0001134_4849 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_not0001170_4850 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_not00011127_4851 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [26]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [24]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_not0001 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_1_not00011147  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_1_not0001134_4864 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_1_not0001170_4865 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_1_not00011127_4866 ),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [24]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_1_not0001 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_22_not00011147  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_22_not0001134_4861 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_22_not0001170_4862 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_22_not00011127_4863 ),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_22_not0001 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_7_not00011147  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_7_not0001134_4858 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_7_not0001170_4859 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_7_not00011127_4860 ),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [24]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_7_not0001 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_not0001189  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_not0001135_4632 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [27]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_not0001187_4633 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_not0001 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_not0001189  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_not0001135_4630 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [23]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [16]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_not0001187_4631 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_not0001 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_not0001189  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_not0001135_4628 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [24]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [19]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_not0001187_4629 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_not0001 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_17_xor000090  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_17_xor000035_4621 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [32]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [54]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_17_xor000088_4622 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_17_xor0000 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_23_xor000090  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_23_xor000035_4617 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [34]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [32]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_23_xor000088_4618 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_23_xor0000 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_28_xor000090  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_28_xor000035_4615 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [35]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_28_xor000088_4616 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_28_xor0000 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_29_xor000090  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_29_xor000035_4613 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [34]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [35]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_29_xor000088_4614 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_29_xor0000 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_2_xor000090  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_2_xor000035_4609 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [4]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [11]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_2_xor000088_4610 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_2_xor0000 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_19_not0001189  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_19_not0001135_4658 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [0]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_19_not0001187_4659 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_19_not0001 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_20_not0001189  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_20_not0001135_4656 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [23]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [16]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_20_not0001187_4657 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_20_not0001 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_21_not0001189  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_21_not0001135_4654 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [24]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_21_not0001187_4655 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_21_not0001 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_17_xor000090  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_17_xor000035_4647 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [32]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [54]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/seta_17_xor000088_4648 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_17_xor0000 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_23_xor000090  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_23_xor000035_4643 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [34]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [32]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/seta_23_xor000088_4644 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_23_xor0000 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_28_xor000090  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_28_xor000035_4641 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [39]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [35]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/seta_28_xor000088_4642 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_28_xor0000 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_29_xor000090  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_29_xor000035_4639 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [34]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [35]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/seta_29_xor000088_4640 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_29_xor0000 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_2_xor000090  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/setb_2_xor000035_4635 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [4]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [11]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/setb_2_xor000088_4636 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_2_xor0000 )
  );
  LUT4 #(
    .INIT ( 16'hFFBF ))
  \BU2/U0/G_RX.rxgen/decode/end_of_padding_or000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/end_of_padding_or000010_4966 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/counter [4]),
    .I2(\BU2/U0/G_RX.rxgen/decode/counter [5]),
    .I3(\BU2/U0/G_RX.rxgen/decode/end_of_padding_or000021_4967 ),
    .O(\BU2/U0/G_RX.rxgen/decode/end_of_padding_or0000 )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFFFFFFDFFFDF ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_reached_or000055  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_enable_3189 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_reached_or000021_5075 ),
    .I2(\BU2/U0/int_tx_data_avail [7]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_reached_or000010_5074 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_reached_or0000 )
  );
  LUT6 #(
    .INIT ( 64'h0004000400040000 ))
  \BU2/U0/G_RX.rxgen/error_detection/frame_len_error_stats_and000082  (
    .I0(\BU2/U0/G_RX.rxgen/type_frame_srl16_2518 ),
    .I1(\BU2/U0/G_RX.rxgen/exceed_length_type_srl16_2519 ),
    .I2(NlwRenamedSig_OI_rx_statistics_valid),
    .I3(\BU2/U0/G_RX.rxgen/error_detection/lt_check_srl16 ),
    .I4(\BU2/U0/G_RX.rxgen/error_detection/frame_len_error_stats_and000038_5044 ),
    .I5(\BU2/U0/G_RX.rxgen/error_detection/frame_len_error_stats_and000023_5043 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/frame_len_error_stats_and0000 )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<56>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [48]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [8]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N28 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [56]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[56] )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000226  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000221_5072 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [7]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[32] ),
    .O(\BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000226_5738 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA00880008 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column1281  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3207 ),
    .I2(\BU2/U0/int_tx_data_avail [7]),
    .I3(\BU2/U0/G_TX.txgen/pos [2]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column70_5244 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column63_5739 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column128 )
  );
  LUT6 #(
    .INIT ( 64'h0008000800080000 ))
  \BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000262  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [4]),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[34] ),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[38] ),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[37] ),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000188_5071 ),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000226_5738 ),
    .O(\BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAA8AAA ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and000096  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg5 [1]),
    .I1(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and000046_5030 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [13]),
    .I4(\BU2/U0/G_RX.rxgen/error_detection/N20 ),
    .I5(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and000010_5029 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and0000 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAA8AAA ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_2_and000088  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg5 [2]),
    .I1(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_2_and000039_5028 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [30]),
    .I4(\BU2/U0/G_RX.rxgen/error_detection/N20 ),
    .I5(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_2_and000010_5027 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_2_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_9_xor0000108  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_9_xor000034_4942 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_9_xor000070_4943 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [27]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [8]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [25]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_xor0000_bdd8 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_9_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_7_xor0000109  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_7_xor000035_4932 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_7_xor000071_4933 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [17]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [6]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [12]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13_xor0000_bdd6 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_7_xor0000 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4_xor0000101  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4_xor000034_4912 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4_xor000070_4913 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [63]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [44]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4_xor0000_bdd10 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4_xor0000 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_xor0000102  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_xor000035_4908 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_xor000071_4909 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [1]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [6]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_xor0000_bdd8 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_9_xor0000108  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/setb_9_xor000034_4944 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb_9_xor000070_4945 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [27]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [8]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [25]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/setb_22_xor0000_bdd8 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_9_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_7_xor0000109  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/setb_7_xor000035_4934 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb_7_xor000071_4935 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [17]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [6]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [12]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/setb_13_xor0000_bdd6 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_7_xor0000 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_4_xor0000101  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_4_xor000034_4922 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/seta_4_xor000070_4923 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [63]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [44]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/seta_4_xor0000_bdd10 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_4_xor0000 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_22_xor0000102  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/setb_22_xor000035_4918 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb_22_xor000071_4919 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [1]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [6]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/setb_22_xor0000_bdd8 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_22_xor0000 )
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or0000256  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or0000238_5050 ),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/last_seq_type [0]),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or0000151_5049 ),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or0000 )
  );
  LUT6 #(
    .INIT ( 64'hF0F080C0F0F0C0C0 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In1451  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In94_5184 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In124_5185 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_762 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In70_5183 ),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1-In_947 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In145 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFEEE ))
  \BU2/U0/G_RX.rxgen/address_decoding/type_not_length_not00011  (
    .I0(\BU2/U0/G_RX.rxgen/decode/length [15]),
    .I1(\BU2/U0/G_RX.rxgen/decode/length [13]),
    .I2(\BU2/U0/G_RX.rxgen/decode/length [9]),
    .I3(\BU2/U0/G_RX.rxgen/decode/length [10]),
    .I4(\BU2/U0/G_RX.rxgen/decode/length [11]),
    .I5(\BU2/U0/G_RX.rxgen/decode/length [14]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/type_not_length_not00011_5532 )
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<0>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [16]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [8]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [0]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[0] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/stage10_or000057  (
    .I0(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/stage10_or000032_4892 ),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/stage10_or000043_4893 ),
    .I3(xgmii_rxd_11[16]),
    .I4(xgmii_rxd_11[17]),
    .I5(\BU2/U0/N467 ),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/stage10_or0000 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/stage10_or000057_SW0  (
    .I0(xgmii_rxd_11[26]),
    .I1(xgmii_rxd_11[27]),
    .I2(xgmii_rxd_11[28]),
    .I3(xgmii_rxd_11[29]),
    .I4(xgmii_rxd_11[30]),
    .I5(xgmii_rxd_11[31]),
    .O(\BU2/U0/N467 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/stage1_or000057  (
    .I0(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/stage1_or000032_4890 ),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/stage1_or000043_4891 ),
    .I3(xgmii_rxd_11[48]),
    .I4(xgmii_rxd_11[49]),
    .I5(\BU2/U0/N465 ),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/stage1_or0000 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/stage1_or000057_SW0  (
    .I0(xgmii_rxd_11[58]),
    .I1(xgmii_rxd_11[59]),
    .I2(xgmii_rxd_11[60]),
    .I3(xgmii_rxd_11[61]),
    .I4(xgmii_rxd_11[62]),
    .I5(xgmii_rxd_11[63]),
    .O(\BU2/U0/N465 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF8FF888 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<15>  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [31]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N51 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I3(\BU2/U0/N463 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [15]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N22 ),
    .O(\BU2/U0/int_tx_data[15] )
  );
  LUT5 #(
    .INIT ( 32'h0808AA08 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<15>_SW2  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [7]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [7]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .O(\BU2/U0/N463 )
  );
  LUT5 #(
    .INIT ( 32'hDD5D8808 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut<1>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value [1]),
    .I2(\BU2/U0/G_TX.txgen/ifg_dic_frame_2712 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1_2713 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [1])
  );
  LUT5 #(
    .INIT ( 32'hDD5D8808 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut<0>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value [0]),
    .I2(\BU2/U0/G_TX.txgen/ifg_dic_frame_2712 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1_2713 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [0]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFD5AAAAAA80 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut<6>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1]),
    .I1(tx_ifg_delay_4[4]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/N12 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/min_ifg ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/N15 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [6]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [6])
  );
  LUT6 #(
    .INIT ( 64'hFDF75757A8A20202 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut<3>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1]),
    .I1(tx_ifg_delay_4[1]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/min_ifg ),
    .I3(tx_ifg_delay_4[0]),
    .I4(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [3]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [3])
  );
  LUT5 #(
    .INIT ( 32'h777D2228 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut<2>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1]),
    .I1(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I2(tx_ifg_delay_4[0]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/min_ifg ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF40405040 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_16_mux001072  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/N62 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/N82 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [16]),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .I5(\BU2/U0/N461 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_16_mux0010 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF008000800080 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_16_mux001072_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/N83 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int_16_mux001011_5729 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int_16_mux00103_5207 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int_20_or0000 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/preamble_reg [8]),
    .O(\BU2/U0/N461 )
  );
  LUT6 #(
    .INIT ( 64'hFCA8FCF8FCA8FCFD ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_42_mux0009_SW3  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [6]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [42]),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [7]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int_40_or0000 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [5]),
    .O(\BU2/U0/N459 )
  );
  LUT6 #(
    .INIT ( 64'hDDDDDFDFDDDDDDD8 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_50_mux0009  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [42]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [6]),
    .I3(\BU2/U0/N457 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/N65 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/N49 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_50_mux0009_4132 )
  );
  LUT5 #(
    .INIT ( 32'hAFAF888D ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_50_mux0009_SW3  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [7]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int_50_or0000 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [6]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [50]),
    .O(\BU2/U0/N457 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF8D888D888D88 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_49_mux0009  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [41]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [6]),
    .I3(\BU2/U0/N455 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/N82 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_49_mux0009_4179 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF8FCF8FD ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_49_mux0009_SW2  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [7]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [49]),
    .I2(\BU2/U0/G_TX.txgen/txframer/N65 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int_50_or0000 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [6]),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .O(\BU2/U0/N455 )
  );
  LUT5 #(
    .INIT ( 32'h08081908 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In23  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3207 ),
    .I3(\BU2/U0/start_reg ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3040 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In23_5534 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFCCCCCCC8 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_not0001_F  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .I1(\BU2/U0/G_TX.txgen/ifs_mode_frame_4348 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [5]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [4]),
    .I4(\BU2/U0/N329 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [0]),
    .O(\BU2/U0/N453 )
  );
  MUXF7   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_not0001  (
    .I0(\BU2/U0/N453 ),
    .I1(\BU2/U0/N454 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/frame_waiting ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_not0001_2714 )
  );
  MUXF7   \BU2/U0/G_RX.rxgen/error_detection/Mmux_terminate_ok_mux0002_2_f7  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/Mmux_terminate_ok_mux0002_4_1313 ),
    .I1(\BU2/U0/G_RX.rxgen/error_detection/Mmux_terminate_ok_mux0002_3_1315 ),
    .S(\BU2/U0/G_RX.rxgen/decode/length [2]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/terminate_ok_mux0002 )
  );
  LUT4 #(
    .INIT ( 16'h3020 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_error_int1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_reg_3187 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_past_3186 ),
    .O(\BU2/U0/G_TX.txgen/is_error )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF080808 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<32>_SW3  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [8]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N22 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [24]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [32]),
    .O(\BU2/U0/N228 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF080808 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<33>_SW3  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [9]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N22 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [25]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [33]),
    .O(\BU2/U0/N223 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF080808 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<34>_SW3  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [10]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N22 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [26]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [34]),
    .O(\BU2/U0/N218 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF080808 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<35>_SW3  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [11]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N22 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [27]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [35]),
    .O(\BU2/U0/N213 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF080808 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<36>_SW3  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [12]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N22 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [28]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [36]),
    .O(\BU2/U0/N208 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF080808 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<37>_SW3  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [13]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N22 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [29]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [37]),
    .O(\BU2/U0/N203 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF080808 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<38>_SW3  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [14]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N22 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [30]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [38]),
    .O(\BU2/U0/N198 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF080808 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<39>_SW3  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [15]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N22 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [31]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [39]),
    .O(\BU2/U0/N193 )
  );
  LUT6 #(
    .INIT ( 64'h555565559A9AAA9A ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut<6>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [2]),
    .I1(\BU2/U0/N421 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N7 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_2851 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .I5(\BU2/U0/N326 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut [6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF7FFFFFFF ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_cmp_eq0000_inv  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en[6] ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en[5] ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en[4] ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en[1] ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en[2] ),
    .I5(\BU2/U0/N451 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_cmp_eq0000_inv_3591 )
  );
  LUT6 #(
    .INIT ( 64'hFCFCFCFCFCFCFCFE ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_0_or0000  (
    .I0(\BU2/U0/G_TX.txgen/insert ),
    .I1(\BU2/U0/N449 ),
    .I2(\BU2/U0/G_TX.txgen/is_pad [0]),
    .I3(\BU2/U0/G_TX.txgen/pos [0]),
    .I4(\BU2/U0/G_TX.txgen/pos [1]),
    .I5(\BU2/U0/G_TX.txgen/pos [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_0_or0000_3223 )
  );
  LUT6 #(
    .INIT ( 64'hFCFCFCFCFCFEFEFE ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_2_or0000  (
    .I0(\BU2/U0/G_TX.txgen/insert ),
    .I1(\BU2/U0/N447 ),
    .I2(\BU2/U0/G_TX.txgen/is_pad [2]),
    .I3(\BU2/U0/G_TX.txgen/pos [0]),
    .I4(\BU2/U0/G_TX.txgen/pos [1]),
    .I5(\BU2/U0/G_TX.txgen/pos [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_2_or0000_3217 )
  );
  LUT6 #(
    .INIT ( 64'hAFAF0505EFFF0100 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/flip_int_mux0000  (
    .I0(\BU2/U0/N445 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/deferring_q_2853 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd4_3036 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/flip_save_2839 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/flip_int_3205 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/flip_int_mux0000_3243 )
  );
  LUT5 #(
    .INIT ( 32'h11F111FF ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/flip_int_mux0000_SW1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_reg_3184 ),
    .I1(\BU2/U0/start_reg ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3040 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .O(\BU2/U0/N445 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0202FFFF0200 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count<6>_SW0  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/in_frame_reg_3185 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/data_avail_reg [7]),
    .I2(\BU2/U0/G_TX.txgen/jumbo_en_frame_4344 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_past_3186 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [11]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_reg_3187 ),
    .O(\BU2/U0/N315 )
  );
  LUT6 #(
    .INIT ( 64'h1F1F11110F0F0001 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In741  (
    .I0(\BU2/U0/int_tx_data_avail [7]),
    .I1(\BU2/U0/int_underrun ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N3 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N23 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3040 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In45_5706 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In74 )
  );
  LUT4 #(
    .INIT ( 16'h515D ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/ack_out1  (
    .I0(\BU2/U0/N442 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/deferring_q_2853 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof ),
    .I3(\BU2/U0/N443 ),
    .O(\BU2/U0/int_data_ack )
  );
  LUT4 #(
    .INIT ( 16'hFFEF ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In11_SW1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I2(\BU2/U0/start_reg ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3040 ),
    .O(\BU2/U0/N443 )
  );
  LUT6 #(
    .INIT ( 64'h3333310177777555 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In11_SW0  (
    .I0(\BU2/U0/start_reg ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3040 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I3(\BU2/U0/int_tx_data_avail [7]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_reg_3184 ),
    .O(\BU2/U0/N442 )
  );
  LUT6 #(
    .INIT ( 64'h3C3C0F2D0F2D0F2D ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<2>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones<2>37_5660 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_or0000 ),
    .I2(\BU2/U0/N440 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [7]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_2845 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut [2])
  );
  LUT5 #(
    .INIT ( 32'h696969A5 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones<2>80_SW0  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifs_accum_add_4 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [4]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [2]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [0]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [1]),
    .O(\BU2/U0/N440 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_increment_on_sof_rstpot  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb [4]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_increment_on_sof_5234 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_increment_on_sof_rstpot_5676 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAABA888888B8 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_11_mux000921  (
    .I0(\BU2/U0/G_TX.txgen/txframer/N82 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [1]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [0]),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .O(\BU2/U0/G_TX.txgen/txframer/N36 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAABA888888B8 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_27_mux000921  (
    .I0(\BU2/U0/G_TX.txgen/txframer/N82 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [3]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/N62 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .O(\BU2/U0/G_TX.txgen/txframer/N38 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAFAA88888F88 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_43_mux001021  (
    .I0(\BU2/U0/G_TX.txgen/txframer/N82 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [5]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .I4(\BU2/U0/G_TX.txgen/txframer/N65 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .O(\BU2/U0/G_TX.txgen/txframer/N40 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAABA888888B8 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_19_mux000921  (
    .I0(\BU2/U0/G_TX.txgen/txframer/N82 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [2]),
    .I2(\BU2/U0/G_TX.txgen/txframer/N49 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [0]),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [1]),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .O(\BU2/U0/G_TX.txgen/txframer/N37 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAABA888888B8 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_35_mux001021  (
    .I0(\BU2/U0/G_TX.txgen/txframer/N82 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [4]),
    .I2(\BU2/U0/G_TX.txgen/txframer/N49 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [3]),
    .I4(\BU2/U0/G_TX.txgen/txframer/N62 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .O(\BU2/U0/G_TX.txgen/txframer/N39 )
  );
  LUT6 #(
    .INIT ( 64'hF333F00073335000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<0>12  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [0]),
    .I1(\BU2/U0/int_data_ack ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N17 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [8]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N3 ),
    .I5(\BU2/U0/N436 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<0>11_5315 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<0>1_SW0_SW0  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_alignment_3227 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/flip ),
    .O(\BU2/U0/N436 )
  );
  LUT6 #(
    .INIT ( 64'hBBBB111100000010 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones<2>37  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [5]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [6]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones<2>28_5273 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [3]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [4]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N7 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones<2>37_5660 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF5703FFFF0203 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<0>12  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_3281 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_out_3280 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N33 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N11 )
  );
  LUT6 #(
    .INIT ( 64'h5A6AA595A5955A6A ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut<2>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [2]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [1]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [4]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [0]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifs_accum_add_4 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFF20A020A020A0 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_59_mux000612  (
    .I0(\BU2/U0/N434 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_data_and0000 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/N83 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .I4(\BU2/U0/G_TX.txgen/txframer/preamble_reg [51]),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_59_mux00061 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_59_mux000621_SW4  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [59]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [7]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_reg [7]),
    .O(\BU2/U0/N434 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF20A020A020A0 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_62_mux000611  (
    .I0(\BU2/U0/N432 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_data_and0000 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/N83 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .I4(\BU2/U0/G_TX.txgen/txframer/preamble_reg [54]),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_62_mux00061 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_59_mux000621_SW3  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [62]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [7]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_reg [7]),
    .O(\BU2/U0/N432 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF20A020A020A0 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_63_mux000611  (
    .I0(\BU2/U0/N430 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_data_and0000 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/N83 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .I4(\BU2/U0/G_TX.txgen/txframer/preamble_reg [55]),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_63_mux00061 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_59_mux000621_SW2  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [63]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [7]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_reg [7]),
    .O(\BU2/U0/N430 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF20A020A020A0 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_60_mux000711  (
    .I0(\BU2/U0/N428 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_data_and0000 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/N83 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .I4(\BU2/U0/G_TX.txgen/txframer/preamble_reg [52]),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_60_mux00071 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_59_mux000621_SW1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [60]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [7]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_reg [7]),
    .O(\BU2/U0/N428 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF20A020A020A0 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_61_mux000611  (
    .I0(\BU2/U0/N426 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_data_and0000 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/N83 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .I4(\BU2/U0/G_TX.txgen/txframer/preamble_reg [53]),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_61_mux00061 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_59_mux000621_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [61]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [7]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_reg [7]),
    .O(\BU2/U0/N426 )
  );
  LUT6 #(
    .INIT ( 64'h5500FEAE00000000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<1>111  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3040 ),
    .I1(\BU2/U0/N423 ),
    .I2(\BU2/U0/int_tx_data_avail [7]),
    .I3(\BU2/U0/N424 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N3 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N3 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<1>11 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/ack_out1_SW1  (
    .I0(\BU2/U0/start_reg ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .O(\BU2/U0/N424 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/ack_out1_SW0  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I1(\BU2/U0/start_reg ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .O(\BU2/U0/N423 )
  );
  LUT3 #(
    .INIT ( 8'h2E ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<2>_SW2  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [6]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [5]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [4]),
    .O(\BU2/U0/N421 )
  );
  LUT6 #(
    .INIT ( 64'hF078F0780F0FF078 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut<4>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N10 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [0]),
    .I3(\BU2/U0/N419 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N20 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_2851 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut [4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>2_SW1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [6]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [5]),
    .O(\BU2/U0/N419 )
  );
  LUT6 #(
    .INIT ( 64'h59995AAA9999AAAA ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut<0>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_stretch_count_lut [0]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_2851 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N10 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N20 ),
    .I5(\BU2/U0/N417 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut [0])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>2_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [6]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [5]),
    .O(\BU2/U0/N417 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8D8D8DFF ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In_SW1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/N412 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3040 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/flip_save_2839 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .O(\BU2/U0/N346 )
  );
  LUT6 #(
    .INIT ( 64'hFF3FFF2AFFFFFFAA ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<7>1_SW1  (
    .I0(\BU2/U0/N410 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_zero ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [6]),
    .I3(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/flip_save_2839 ),
    .O(\BU2/U0/N338 )
  );
  LUT5 #(
    .INIT ( 32'hFFD8D8D8 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_17_mux0009  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [9]),
    .I2(\BU2/U0/N408 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/N82 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_17_mux0009_4095 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_17_mux0009_SW2  (
    .I0(\BU2/U0/N302 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/N65 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [7]),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [6]),
    .I4(\BU2/U0/N301 ),
    .O(\BU2/U0/N408 )
  );
  LUT5 #(
    .INIT ( 32'hFFD8D8D8 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_33_mux0009  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [25]),
    .I2(\BU2/U0/N406 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/N82 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_33_mux0009_4117 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_33_mux0009_SW2  (
    .I0(\BU2/U0/N299 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/N65 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [7]),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [6]),
    .I4(\BU2/U0/N298 ),
    .O(\BU2/U0/N406 )
  );
  LUT5 #(
    .INIT ( 32'hFFD8D8D8 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_25_mux0009  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [17]),
    .I2(\BU2/U0/N404 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/N82 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_25_mux0009_4113 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_25_mux0009_SW2  (
    .I0(\BU2/U0/N293 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/N65 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [7]),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [6]),
    .I4(\BU2/U0/N292 ),
    .O(\BU2/U0/N404 )
  );
  LUT5 #(
    .INIT ( 32'hFFD8D8D8 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_41_mux0009  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [33]),
    .I2(\BU2/U0/N402 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/N82 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_41_mux0009_4124 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_41_mux0009_SW2  (
    .I0(\BU2/U0/N290 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/N65 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [7]),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [6]),
    .I4(\BU2/U0/N289 ),
    .O(\BU2/U0/N402 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44400440 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifs_accum_add_41  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset [2]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [2]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset [1]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset [0]),
    .I4(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifs_accum_add_4 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000008000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_pos_unsigned<0>411  (
    .I0(\BU2/U0/int_tx_data_avail [4]),
    .I1(\BU2/U0/int_tx_data_avail [3]),
    .I2(\BU2/U0/int_tx_data_avail [1]),
    .I3(\BU2/U0/int_tx_data_avail [2]),
    .I4(\BU2/U0/int_tx_data_avail [5]),
    .I5(\BU2/U0/int_tx_data_avail [6]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N62 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA00008000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<7>651  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column_or0002 ),
    .I1(\BU2/U0/N400 ),
    .I2(\BU2/U0/G_TX.txgen/pos [0]),
    .I3(\BU2/U0/G_TX.txgen/pos [1]),
    .I4(\BU2/U0/G_TX.txgen/pos [2]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<7>18_5242 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<7>65 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAA56AAAAAA66 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<1>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_stretch_count [1]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N18 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [5]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [7]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_or0000 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N10 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut [1])
  );
  LUT6 #(
    .INIT ( 64'h59995AAA9999AAAA ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut<5>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [1]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_2851 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [5]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N18 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N10 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut [5])
  );
  LUT6 #(
    .INIT ( 64'h59995AAA9999AAAA ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut<1>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_stretch_count [1]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_2851 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [5]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N18 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N10 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAA00030002 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In_SW0  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/flip_save_2839 ),
    .I1(\BU2/U0/int_underrun ),
    .I2(\BU2/U0/int_tx_data_avail [7]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N23 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3040 ),
    .O(\BU2/U0/N345 )
  );
  LUT4 #(
    .INIT ( 16'h5554 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_11_mux0009221  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [6]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [7]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N65 ),
    .O(\BU2/U0/G_TX.txgen/txframer/N82 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_16_mux0010510  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [6]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [7]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N65 ),
    .O(\BU2/U0/G_TX.txgen/txframer/N83 )
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_increment_on_sof  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_increment_on_sof_rstpot_5676 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_increment_on_sof_5234 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF080808 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<0>  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [0]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N11 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [0]),
    .I5(\BU2/U0/N398 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [0])
  );
  LUT6 #(
    .INIT ( 64'hA8A0888028200800 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<0>_SW2  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N75 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [16]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [24]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [8]),
    .O(\BU2/U0/N398 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF080808 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<1>  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N11 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [1]),
    .I5(\BU2/U0/N396 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [1])
  );
  LUT6 #(
    .INIT ( 64'hA8A0888028200800 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<1>_SW2  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N75 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [17]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [25]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [9]),
    .O(\BU2/U0/N396 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF080808 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<2>  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N11 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [2]),
    .I5(\BU2/U0/N394 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [2])
  );
  LUT6 #(
    .INIT ( 64'hA8A0888028200800 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<2>_SW2  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N75 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [18]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [26]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [10]),
    .O(\BU2/U0/N394 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF080808 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<3>  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [3]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N11 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [3]),
    .I5(\BU2/U0/N392 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [3])
  );
  LUT6 #(
    .INIT ( 64'hA8A0888028200800 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<3>_SW2  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N75 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [19]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [27]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [11]),
    .O(\BU2/U0/N392 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF080808 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<4>  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [4]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N11 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [4]),
    .I5(\BU2/U0/N390 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [4])
  );
  LUT6 #(
    .INIT ( 64'hA8A0888028200800 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<4>_SW2  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N75 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [20]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [28]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [12]),
    .O(\BU2/U0/N390 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF080808 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<5>  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [5]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N11 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [5]),
    .I5(\BU2/U0/N388 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [5])
  );
  LUT6 #(
    .INIT ( 64'hA8A0888028200800 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<5>_SW2  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N75 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [21]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [29]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [13]),
    .O(\BU2/U0/N388 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF080808 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<6>  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [6]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N11 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [6]),
    .I5(\BU2/U0/N386 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [6])
  );
  LUT6 #(
    .INIT ( 64'hA8A0888028200800 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<6>_SW2  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N75 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [22]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [30]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [14]),
    .O(\BU2/U0/N386 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF080808 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<7>  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [7]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N11 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [7]),
    .I5(\BU2/U0/N384 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [7])
  );
  LUT6 #(
    .INIT ( 64'hA8A0888028200800 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<7>_SW2  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N75 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [23]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [31]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [15]),
    .O(\BU2/U0/N384 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1-In_SW3  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_762 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1_948 ),
    .O(\BU2/U0/N382 )
  );
  LUT4 #(
    .INIT ( 16'h11F1 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In11  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_reg_3184 ),
    .I1(\BU2/U0/start_reg ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/deferring_q_2853 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N3 )
  );
  LUT6 #(
    .INIT ( 64'h3332323233333333 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_in_frame_rstpot1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [2]),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [4]),
    .I3(\BU2/U0/int_data_ack ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N3 ),
    .I5(\BU2/U0/N375 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_in_frame_rstpot )
  );
  LUT6 #(
    .INIT ( 64'h0000000080800003 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<1>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [2]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [3]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [4]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [6]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [5]),
    .I5(\BU2/U0/N364 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N18 )
  );
  FD   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_in_frame  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_in_frame_rstpot ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_in_frame_5245 )
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones<1>21  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [2]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [3]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [1]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [0]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [4]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_2845 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N10 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEEEEEEE ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones<3>  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [2]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N7 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [6]),
    .I4(\BU2/U0/N379 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [4]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones [3])
  );
  LUT5 #(
    .INIT ( 32'h4000C000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones<3>_SW1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [7]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [4]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [5]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_2845 ),
    .O(\BU2/U0/N379 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_and0000  (
    .I0(\BU2/U0/N377 ),
    .I1(\BU2/U0/int_underrun ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones [3]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones [0]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones [1]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof )
  );
  LUT3 #(
    .INIT ( 8'hBF ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof_and0000_SW0_SW0  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_alignment_3227 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [5]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof_2841 ),
    .O(\BU2/U0/N377 )
  );
  LUT4 #(
    .INIT ( 16'h5501 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_in_frame_or0000_SW0_SW0  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [5]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_column_2665 ),
    .O(\BU2/U0/N375 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1  (
    .I0(\BU2/U0/N373 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [0]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N20 )
  );
  LUT6 #(
    .INIT ( 64'h9001000000000001 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>1_SW2  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [6]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [5]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [4]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [3]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [2]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [1]),
    .O(\BU2/U0/N373 )
  );
  LUT5 #(
    .INIT ( 32'h55101010 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones<2>80  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_or0000 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [7]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones<2>37_5660 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_2845 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones [2])
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_xor<13>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [10]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_xor<13>_rt_3109 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<11>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [11]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<11>_rt_3074 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [10]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_rt_2812 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/decode/Mcount_counter_xor<12>_rt  (
    .I0(\BU2/U0/G_RX.rxgen/decode/counter [15]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_xor<12>_rt_1856 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy<0>_rt  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [8]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy<0>_rt_4354 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<3>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [0]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<3>_rt_3139 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<4>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<4>_rt_3136 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<5>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<5>_rt_3133 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<6>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [3]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<6>_rt_3130 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<7>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [4]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<7>_rt_3127 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<8>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [5]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<8>_rt_3124 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<9>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [6]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<9>_rt_3121 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<10>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [7]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<10>_rt_3118 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<11>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [8]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<11>_rt_3115 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<12>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [9]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<12>_rt_3112 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<1>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<1>_rt_3104 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<2>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<2>_rt_3101 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<3>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [3]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<3>_rt_3098 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<4>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [4]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<4>_rt_3095 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<5>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [5]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<5>_rt_3092 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<6>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [6]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<6>_rt_3089 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<7>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [7]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<7>_rt_3086 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<8>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [8]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<8>_rt_3083 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<9>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [9]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<9>_rt_3080 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<10>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [10]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<10>_rt_3077 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<0>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [0]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<0>_rt_3071 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I4_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/Q0_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I4_rt_3029 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I298_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/Q1_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I298_rt_3027 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I4_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q0_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I4_rt_3015 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I26_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q1_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I26_rt_3013 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I233_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q2_ASSIGN_S ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I233_rt_3010 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I246_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q3_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I246_rt_3007 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I285_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q6_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I285_rt_2998 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I272_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q5_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I272_rt_3001 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I259_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q4_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I259_rt_3004 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I298_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q7_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I298_rt_2995 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I4_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q0_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I4_rt_2983 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I26_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q1_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I26_rt_2981 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I233_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q2_ASSIGN_S ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I233_rt_2978 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I246_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q3_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I246_rt_2975 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I285_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q6_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I285_rt_2966 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I272_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q5_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I272_rt_2969 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I259_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q4_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I259_rt_2972 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I298_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q7_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I298_rt_2963 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I4_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q0_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I4_rt_2951 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I26_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q1_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I26_rt_2949 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I233_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q2_ASSIGN_S ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I233_rt_2946 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I246_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q3_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I246_rt_2943 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I285_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q6_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I285_rt_2934 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I272_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q5_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I272_rt_2937 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I259_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q4_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I259_rt_2940 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I298_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q7_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I298_rt_2931 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I4_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q0_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I4_rt_2919 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I26_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q1_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I26_rt_2917 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I233_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q2_ASSIGN_S ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I233_rt_2914 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I246_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q3_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I246_rt_2911 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I285_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q6_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I285_rt_2902 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I272_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q5_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I272_rt_2905 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I259_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q4_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I259_rt_2908 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I298_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q7_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I298_rt_2899 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I4_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q0_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I4_rt_2887 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I26_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q1_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I26_rt_2885 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I233_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q2_ASSIGN_S ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I233_rt_2882 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I246_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q3_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I246_rt_2879 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I285_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q6_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I285_rt_2870 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I272_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q5_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I272_rt_2873 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I259_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q4_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I259_rt_2876 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I298_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q7_ASSIGN_LI ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I298_rt_2867 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<14>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [10]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<14>_rt_2810 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<13>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [9]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<13>_rt_2808 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<12>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [8]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<12>_rt_2806 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [7]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_rt_2804 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<10>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [6]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<10>_rt_2802 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<9>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [5]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<9>_rt_2800 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<8>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [4]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<8>_rt_2798 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<7>_rt  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [3]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<7>_rt_2796 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<11>_rt  (
    .I0(\BU2/U0/G_RX.rxgen/decode/counter [14]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<11>_rt_1854 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<10>_rt  (
    .I0(\BU2/U0/G_RX.rxgen/decode/counter [13]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<10>_rt_1852 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<9>_rt  (
    .I0(\BU2/U0/G_RX.rxgen/decode/counter [12]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<9>_rt_1850 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<8>_rt  (
    .I0(\BU2/U0/G_RX.rxgen/decode/counter [11]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<8>_rt_1848 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<7>_rt  (
    .I0(\BU2/U0/G_RX.rxgen/decode/counter [10]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<7>_rt_1846 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<6>_rt  (
    .I0(\BU2/U0/G_RX.rxgen/decode/counter [9]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<6>_rt_1844 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<5>_rt  (
    .I0(\BU2/U0/G_RX.rxgen/decode/counter [8]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<5>_rt_1842 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<4>_rt  (
    .I0(\BU2/U0/G_RX.rxgen/decode/counter [7]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<4>_rt_1840 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<3>_rt  (
    .I0(\BU2/U0/G_RX.rxgen/decode/counter [6]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<3>_rt_1838 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<2>_rt  (
    .I0(\BU2/U0/G_RX.rxgen/decode/counter [5]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<2>_rt_1836 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<1>_rt  (
    .I0(\BU2/U0/G_RX.rxgen/decode/counter [4]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<1>_rt_1834 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/X36_1I4_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/Q0_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/X36_1I4_rt_1228 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/X36_1I298_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/Q1_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/X36_1I298_rt_1226 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I4_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q0_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I4_rt_1214 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I26_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q1_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I26_rt_1212 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I233_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q2_ASSIGN_S ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I233_rt_1209 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I246_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q3_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I246_rt_1206 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I285_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q6_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I285_rt_1197 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I272_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q5_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I272_rt_1200 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I259_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q4_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I259_rt_1203 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I298_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q7_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I298_rt_1194 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I4_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q0_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I4_rt_1182 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I26_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q1_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I26_rt_1180 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I233_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q2_ASSIGN_S ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I233_rt_1177 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I246_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q3_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I246_rt_1174 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I285_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q6_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I285_rt_1165 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I272_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q5_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I272_rt_1168 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I259_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q4_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I259_rt_1171 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I298_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q7_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I298_rt_1162 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I4_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q0_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I4_rt_1150 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I26_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q1_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I26_rt_1148 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I233_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q2_ASSIGN_S ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I233_rt_1145 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I246_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q3_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I246_rt_1142 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I285_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q6_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I285_rt_1133 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I272_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q5_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I272_rt_1136 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I259_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q4_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I259_rt_1139 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I298_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q7_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I298_rt_1130 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I4_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q0_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I4_rt_1118 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I26_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q1_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I26_rt_1116 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I233_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q2_ASSIGN_S ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I233_rt_1113 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I246_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q3_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I246_rt_1110 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I285_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q6_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I285_rt_1101 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I272_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q5_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I272_rt_1104 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I259_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q4_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I259_rt_1107 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I298_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q7_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I298_rt_1098 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I4_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q0_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I4_rt_1086 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I26_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q1_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I26_rt_1084 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I233_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q2_ASSIGN_S ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I233_rt_1081 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I246_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q3_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I246_rt_1078 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I285_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q6_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I285_rt_1069 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I272_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q5_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I272_rt_1072 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I259_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q4_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I259_rt_1075 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I298_rt  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q7_ASSIGN_LI ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I298_rt_1066 )
  );
  FDRSE   \BU2/U0/G_RX.rxgen/decode/frame  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .D(\BU2/host_miim_rdy ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/frame_1807 )
  );
  FDRS #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_and0000 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay [7]),
    .S(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<2>1111  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [2]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset [0]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset [1]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<2>111 )
  );
  FDRS #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<2>111 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1]),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [2])
  );
  FDRS #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_5  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<5>111 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [4]),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [5])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_12_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [4]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [12]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N84 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_12_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_12  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_12_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N36 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [12])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_11_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [3]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [11]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N84 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_11_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_11  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_11_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N36 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [11])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/is_terminate_d1_7  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<7>65 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/underrun_reg_3261 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [7])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_59  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_59_mux00061 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N44 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [59])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_62  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_62_mux00061 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N44 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [62])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_63  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_63_mux00061 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N44 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [63])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_60  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_60_mux00071 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N44 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [60])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_61  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_61_mux00061 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N44 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [61])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_55_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [47]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [55]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N89 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_55_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_55  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_55_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N41 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [55])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_54_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [46]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [54]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N89 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_54_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_54  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_54_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N41 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [54])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_53_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [45]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [53]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N89 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_53_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_53  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_53_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N41 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [53])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_52_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [44]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [52]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N89 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_52_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_52  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_52_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N41 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [52])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_47_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [39]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [47]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N88 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_47_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_47  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_47_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N40 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [47])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<63>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [63]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [55]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[63] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_63  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[63] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N83 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [63])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<62>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [62]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [54]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[62] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_62  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[62] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N85 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [62])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<60>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [60]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [52]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[60] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_60  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[60] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N87 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [60])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<58>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [58]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [50]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[58] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_58  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[58] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N91 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [58])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_56  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[56] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N21 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [56])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<54>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [54]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [46]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[54] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_54  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[54] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N93 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [54])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<52>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [52]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [44]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[52] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_52  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[52] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N95 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [52])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<50>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [50]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [42]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[50] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_50  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[50] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N97 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [50])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<48>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [48]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [40]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[48] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_48  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[48] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N101 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [48])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_46  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<46>1 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [46])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_44  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<44>1 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [44])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_43  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<43>1 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N51 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [43])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_42  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<42>1 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [42])
  );
  LUT5 #(
    .INIT ( 32'h75552000 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<40>11  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [32]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [40]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<40>1 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_40  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<40>1 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N28 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [40])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_39  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<39>1 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N51 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [39])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_38  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<38>1 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [38])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_36  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<36>1 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [36])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_35  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<35>1 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N51 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [35])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_34  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<34>1 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [34])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_32  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<32>1 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [32])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<30>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [30]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [22]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[30] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_30  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[30] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N105 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [30])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<28>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [28]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [20]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[28] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_28  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[28] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N107 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [28])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<26>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [26]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [18]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[26] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_26  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[26] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N109 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [26])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<24>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [24]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [16]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[24] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_24  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[24] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N111 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [24])
  );
  LUT5 #(
    .INIT ( 32'h75552000 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<23>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [15]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [23]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[23] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_23  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[23] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N163 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [23])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<20>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [20]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [12]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[20] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_20  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[20] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N113 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [20])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<18>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [18]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [10]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[18] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_18  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[18] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N117 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [18])
  );
  LUT5 #(
    .INIT ( 32'h75552000 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<17>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [9]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [17]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[17] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_17  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[17] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N165 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [17])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<16>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [16]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [8]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[16] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_16  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[16] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N119 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [16])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<14>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [14]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [6]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[14] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_14  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[14] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N127 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [14])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_13  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[13] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N159 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [13])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<12>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [12]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [4]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[12] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_12  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[12] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N129 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [12])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_11  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[11] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N161 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [11])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<10>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [10]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[10] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_10  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[10] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N131 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [10])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_9  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[9] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N157 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [9])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<8>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [8]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [0]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[8] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_8  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[8] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N125 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [8])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<7>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [7]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N27 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [15]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[7] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_7  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[7] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N79 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [7])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<6>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [6]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N27 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [14]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[6] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_6  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[6] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N81 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [6])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<5>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [5]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N27 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [13]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[5] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_5  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[5] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N89 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [5])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<4>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [4]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N27 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [12]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[4] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_4  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[4] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N99 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [4])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<3>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [3]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N27 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [11]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[3] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_3  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[3] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N103 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [3])
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<1>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [1]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N27 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [9]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N17 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[1] )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[1] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/N115 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [1])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_in_d1_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out[0] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N28 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [0])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_46_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [38]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [46]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N88 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_46_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_46  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_46_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N40 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [46])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_51_mux001011  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [43]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [51]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N89 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_51_mux00101 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_51  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_51_mux00101 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N41 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [51])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_45_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [37]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [45]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N88 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_45_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_45  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_45_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N40 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [45])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_39_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [31]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [39]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N87 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_39_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_39  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_39_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N39 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [39])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_44_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [36]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [44]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N88 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_44_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_44  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_44_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N40 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [44])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_43_mux001011  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [35]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [43]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N88 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_43_mux00101 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_43  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_43_mux00101 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N40 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [43])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_38_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [30]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [38]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N87 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_38_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_38  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_38_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N39 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [38])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_37_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [29]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [37]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N87 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_37_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_37  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_37_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N39 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [37])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_36_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [28]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [36]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N87 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_36_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_36  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_36_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N39 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [36])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_35_mux001011  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [27]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [35]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N87 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_35_mux00101 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_35  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_35_mux00101 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N39 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [35])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_29_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [21]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [29]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N86 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_29_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_29  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_29_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N38 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [29])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_28_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [20]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [28]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N86 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_28_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_28  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_28_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N38 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [28])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_27_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [19]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [27]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N86 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_27_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_27  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_27_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N38 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [27])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_31_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [23]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [31]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N86 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_31_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_31  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_31_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N38 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [31])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_30_mux001011  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [22]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [30]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N86 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_30_mux00101 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_30  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_30_mux00101 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N38 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [30])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_19_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [11]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [19]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N85 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_19_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_19  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_19_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N37 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [19])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_23_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [15]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [23]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N85 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_23_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_23  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_23_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N37 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [23])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/is_data_d1_3  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_data_int<3>1 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/is_data[7] ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [3])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_22_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [14]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [22]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N85 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_22_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_22  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_22_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N37 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [22])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_21_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [13]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [21]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N85 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_21_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_21  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_21_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N37 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [21])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_20_mux001011  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [12]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [20]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N85 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_20_mux00101 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_20  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_20_mux00101 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N37 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [20])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_14_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [6]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [14]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N84 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_14_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_14  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_14_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N36 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [14])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_15_mux000911  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [7]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [15]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N84 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_15_mux00091 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_15  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_15_mux00091 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N36 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [15])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_13_mux001011  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/preamble_reg [5]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [13]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N84 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_13_mux00101 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_13  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_13_mux00101 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/N36 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [13])
  );
  FDRS   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_reg  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column128 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column0_5243 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_reg_4521 )
  );
  FDRS #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In74 ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_or0000 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3-In23_5534 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 )
  );
  FDRS   \BU2/U0/G_RX.rxgen/address_decoding/type_not_length  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/address_decoding/type_not_length_not00011_5532 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/length [12]),
    .Q(\BU2/U0/G_RX.rxgen/address_decoding/type_not_length_4440 )
  );
  FDRS   \BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux0002111 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/length [2]),
    .Q(\BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl [1])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux0002112  (
    .I0(\BU2/U0/G_RX.rxgen/decode/length [1]),
    .I1(\BU2/U0/G_RX.rxgen/decode/length [0]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux000211 )
  );
  FDRS   \BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux000211 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/length [2]),
    .Q(\BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl [0])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_7_or000011  (
    .I0(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [7]),
    .I1(\BU2/U0/G_RX.rxgen/decode/length_match_reg2_1255 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/less_than_2bytes_1471 ),
    .O(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid_7_or00001 )
  );
  FDRS   \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid_7_or00001 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [7])
  );
  LUT5 #(
    .INIT ( 32'h88880008 ))
  \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_6_or000011  (
    .I0(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [6]),
    .I1(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [7]),
    .I2(\BU2/U0/G_RX.rxgen/decode/length_match_reg2_1255 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/less_than_2bytes_1471 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl [6]),
    .O(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid_6_or00001 )
  );
  FDRS   \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid_6_or00001 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [6])
  );
  LUT5 #(
    .INIT ( 32'h88880008 ))
  \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_5_or000011  (
    .I0(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [5]),
    .I1(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [7]),
    .I2(\BU2/U0/G_RX.rxgen/decode/length_match_reg2_1255 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/less_than_2bytes_1471 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl [5]),
    .O(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid_5_or00001 )
  );
  FDRS   \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid_5_or00001 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [5])
  );
  LUT5 #(
    .INIT ( 32'h88880008 ))
  \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_4_or000011  (
    .I0(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [4]),
    .I1(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [7]),
    .I2(\BU2/U0/G_RX.rxgen/decode/length_match_reg2_1255 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/less_than_2bytes_1471 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl [4]),
    .O(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid_4_or00001 )
  );
  FDRS   \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid_4_or00001 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [4])
  );
  LUT5 #(
    .INIT ( 32'h88880008 ))
  \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_3_or000011  (
    .I0(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [3]),
    .I1(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [7]),
    .I2(\BU2/U0/G_RX.rxgen/decode/length_match_reg2_1255 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/less_than_2bytes_1471 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl [3]),
    .O(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid_3_or00001 )
  );
  FDRS   \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid_3_or00001 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [3])
  );
  LUT5 #(
    .INIT ( 32'h88880008 ))
  \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_2_or000011  (
    .I0(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [2]),
    .I1(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [7]),
    .I2(\BU2/U0/G_RX.rxgen/decode/length_match_reg2_1255 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/less_than_2bytes_1471 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl [2]),
    .O(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid_2_or00001 )
  );
  FDRS   \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid_2_or00001 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [2])
  );
  LUT5 #(
    .INIT ( 32'h88880008 ))
  \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_1_or000011  (
    .I0(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [1]),
    .I1(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [7]),
    .I2(\BU2/U0/G_RX.rxgen/decode/length_match_reg2_1255 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/less_than_2bytes_1471 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl [1]),
    .O(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid_1_or00001 )
  );
  FDRS   \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid_1_or00001 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [1])
  );
  LUT5 #(
    .INIT ( 32'h88880008 ))
  \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_0_or000011  (
    .I0(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [0]),
    .I1(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [7]),
    .I2(\BU2/U0/G_RX.rxgen/decode/length_match_reg2_1255 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/less_than_2bytes_1471 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl [0]),
    .O(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid_0_or00001 )
  );
  FDRS   \BU2/U0/G_RX.rxgen/decode/data_bytes_valid_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid_0_or00001 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [0])
  );
  FDRS   \BU2/U0/G_RX.rxgen/decode/terminate_control_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/terminate_control_mux0009<2>138_5519 ),
    .R(\BU2/U0/G_RX.rxgen/decode/terminate_control_or0000 ),
    .S(\BU2/U0/G_RX.rxgen/decode/terminate_control_mux0009<2>15_4899 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/terminate_control [0])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \BU2/U0/G_RX.rxgen/error_detection/receive_error_not00011  (
    .I0(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2 [4]),
    .I1(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2 [3]),
    .I2(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2 [2]),
    .I3(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2 [7]),
    .I4(\BU2/U0/N2 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/receive_error_not00011_5518 )
  );
  FDRS   \BU2/U0/G_RX.rxgen/error_detection/receive_error  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/receive_error_not00011_5518 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2 [5]),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/receive_error_1320 )
  );
  FDRS   \BU2/U0/G_RX.rxgen/error_detection/start_errors_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/start_errors_6_mux000354 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/error_detection/N32 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/start_errors [6])
  );
  FDRS   \BU2/U0/G_RX.rxgen/error_detection/start_errors_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/start_errors_5_mux000354 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/error_detection/N32 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/start_errors [5])
  );
  FDRS   \BU2/U0/G_RX.rxgen/error_detection/frame_complete_ext1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/length_match_reg2_1255 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/error_detection/frame_complete_1256 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/frame_complete_ext1_5515 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/G_RX.rxgen/error_detection/frame_complete_ext2_or000011  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/frame_complete_1256 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/length_match_reg2_1255 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/frame_complete_ext2_or00001 )
  );
  FDRS   \BU2/U0/G_RX.rxgen/error_detection/frame_complete_ext2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/frame_complete_ext2_or00001 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/error_detection/frame_complete_ext1_5515 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/frame_complete_ext2_1287 )
  );
  FDRS   \BU2/U0/G_RX.rxgen/error_detection/start_errors_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/start_errors_4_mux000354 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/error_detection/N32 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/start_errors [4])
  );
  FDRS   \BU2/U0/G_RX.rxgen/error_detection/start_errors_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/start_errors_3_mux000354 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/error_detection/N32 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/start_errors [3])
  );
  FDRS   \BU2/U0/G_RX.rxgen/error_detection/start_errors_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/start_errors_2_mux000354 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/error_detection/N32 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/start_errors [2])
  );
  FDRS   \BU2/U0/G_RX.rxgen/error_detection/start_errors_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/start_errors_1_mux000454 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/error_detection/N32 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/start_errors [1])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \BU2/U0/G_RX.rxgen/error_detection/start_error_not000111  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/start_errors [4]),
    .I1(\BU2/U0/G_RX.rxgen/error_detection/start_errors [5]),
    .I2(\BU2/U0/G_RX.rxgen/error_detection/start_errors [6]),
    .I3(\BU2/U0/G_RX.rxgen/error_detection/start_errors [1]),
    .I4(\BU2/U0/G_RX.rxgen/error_detection/start_errors [2]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/start_error_not00011 )
  );
  FDRS   \BU2/U0/G_RX.rxgen/error_detection/start_error  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/start_error_not00011 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/error_detection/start_errors [3]),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/start_error_1318 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_frame_out11  (
    .I0(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .I1(\BU2/U0/G_RX.rxgen/add_pause_frame_srl16_2517 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_opcode_int_966 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/rx_enable_reg_984 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_frame_out1 )
  );
  FDRS   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_bad_frame_int  (
    .C(rx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_frame_out1 ),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .S(\NlwRenamedSig_OI_rx_statistics_vector[1] ),
    .Q(rx_bad_frame)
  );
  FDRS   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In145 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In55_5182 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2_4453 )
  );
  FDRS   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1-In130 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1-In0_5062 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1_4452 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_to_tx_or000011  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_in1_594 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_in2_592 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_to_tx_or00001 )
  );
  FDRS   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_to_tx  (
    .C(rx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_to_tx_or00001 ),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_in3_593 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_to_tx_708 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \BU2/U0/int_tx_dic11  (
    .I0(configuration_vector_8[62]),
    .I1(configuration_vector_8[57]),
    .I2(configuration_vector_8[53]),
    .O(\BU2/U0/int_tx_dic1 )
  );
  FDR   \BU2/U0/G_TX.txgen/ifg_dic_reg  (
    .C(tx_clk0),
    .D(\BU2/U0/int_tx_dic1 ),
    .R(configuration_vector_8[54]),
    .Q(\BU2/U0/G_TX.txgen/ifg_dic_reg_4342 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_d1_63  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/pipe_dout [63]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [63])
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_d1_62  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/pipe_dout [62]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [62])
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_d1_61  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/pipe_dout [61]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [61])
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_d1_60  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/pipe_dout [60]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [60])
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_d1_59  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/pipe_dout [59]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [59])
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_d1_58  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/pipe_dout [58]),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [58])
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_d1_57  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/pipe_dout [57]),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [57])
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_d1_56  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/pipe_dout [56]),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [56])
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_d1_55  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/pipe_dout [55]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [55])
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_d1_54  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/pipe_dout [54]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [54])
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_d1_53  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/pipe_dout [53]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [53])
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_d1_52  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/pipe_dout [52]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [52])
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_d1_51  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/pipe_dout [51]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [51])
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_d1_50  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/pipe_dout [50]),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [50])
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_d1_49  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/pipe_dout [49]),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [49])
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_d1_48  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/pipe_dout [48]),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [48])
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_d1_47  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/pipe_dout [47]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [47])
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_d1_46  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/pipe_dout [46]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [46])
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_d1_45  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/pipe_dout [45]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [45])
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_d1_44  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/pipe_dout [44]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [44])
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_d1_43  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/pipe_dout [43]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [43])
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_d1_42  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/pipe_dout [42]),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [42])
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_d1_41  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/pipe_dout [41]),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [41])
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_d1_40  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/pipe_dout [40]),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [40])
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_d1_39  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/pipe_dout [39]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [39])
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_d1_38  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/pipe_dout [38]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [38])
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_d1_37  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/pipe_dout [37]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [37])
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_d1_36  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/pipe_dout [36]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [36])
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_d1_35  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/pipe_dout [35]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [35])
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_d1_34  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/pipe_dout [34]),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [34])
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_d1_33  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/pipe_dout [33]),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [33])
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_d1_32  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/pipe_dout [32]),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_d1 [32])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<63>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [63]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [31]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<63>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_63  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<63>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [63])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<62>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [62]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [30]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<62>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_62  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<62>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [62])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<61>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [61]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [29]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<61>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_61  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<61>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [61])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<60>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [60]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [28]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<60>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_60  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<60>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [60])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<59>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [59]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [27]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<59>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_59  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<59>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [59])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<58>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [58]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [26]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<58>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_58  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<58>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [58])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<57>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [57]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [25]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<57>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_57  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<57>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [57])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<56>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [56]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [24]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<56>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_56  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<56>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [56])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<55>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [55]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [23]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<55>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_55  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<55>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [55])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<54>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [54]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [22]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<54>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_54  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<54>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [54])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<53>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [53]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [21]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<53>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_53  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<53>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [53])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<52>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [52]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [20]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<52>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_52  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<52>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [52])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<51>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [51]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [19]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<51>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_51  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<51>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [51])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<50>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [50]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [18]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<50>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_50  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<50>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [50])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<49>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [49]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [17]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<49>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_49  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<49>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [49])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<48>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [48]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [16]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<48>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_48  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<48>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [48])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<47>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [47]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [15]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<47>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_47  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<47>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [47])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<46>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [46]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [14]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<46>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_46  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<46>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [46])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<45>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [45]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [13]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<45>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_45  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<45>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [45])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<44>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [44]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [12]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<44>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_44  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<44>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [44])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<43>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [43]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [11]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<43>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_43  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<43>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [43])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<42>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [42]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [10]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<42>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_42  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<42>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [42])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<41>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [41]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [9]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<41>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_41  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<41>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [41])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<40>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [40]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [8]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<40>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_40  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<40>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [40])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<39>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [39]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [7]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<39>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_39  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<39>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [39])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<38>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [38]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [6]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<38>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_38  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<38>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [38])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<37>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [37]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [5]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<37>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_37  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<37>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [37])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<36>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [36]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [4]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<36>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_36  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<36>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [36])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<35>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [35]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [3]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<35>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_35  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<35>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [35])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<34>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [34]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [2]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<34>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_34  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<34>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [34])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<33>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [33]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [1]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<33>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_33  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<33>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [33])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<32>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [32]),
    .I2(\BU2/U0/G_TX.txgen/pipe_dout [0]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<32>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_32  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<32>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [32])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<31>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [31]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [63]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<31>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_31  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<31>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<30>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [30]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [62]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<30>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_30  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<30>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<29>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [29]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [61]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<29>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_29  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<29>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<28>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [28]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [60]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<28>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_28  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<28>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<27>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [27]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [59]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<27>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_27  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<27>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<26>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [26]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [58]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<26>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_26  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<26>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<25>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [25]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [57]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<25>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_25  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<25>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<24>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [24]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [56]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<24>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_24  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<24>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<23>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [23]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [55]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<23>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_23  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<23>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<22>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [22]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [54]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<22>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_22  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<22>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<21>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [21]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [53]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<21>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_21  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<21>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<20>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [20]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [52]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<20>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_20  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<20>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<19>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [19]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [51]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<19>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_19  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<19>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<18>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [18]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [50]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<18>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_18  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<18>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<17>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [17]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [49]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<17>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_17  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<17>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<16>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [16]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [48]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<16>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_16  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<16>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<15>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [15]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [47]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<15>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_15  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<15>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<14>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [14]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [46]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<14>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_14  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<14>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<13>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [13]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [45]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<13>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_13  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<13>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<12>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [12]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [44]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<12>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_12  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<12>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<11>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [11]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [43]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<11>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_11  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<11>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<10>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [10]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [42]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<10>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_10  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<10>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<9>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [9]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [41]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<9>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_9  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<9>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<8>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [8]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [40]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<8>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_8  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<8>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<7>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [7]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [39]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<7>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_7  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<7>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<6>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [6]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [38]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<6>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_6  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<6>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<5>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [5]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [37]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<5>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_5  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<5>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<4>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [4]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [36]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<4>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_4  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<4>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<3>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [3]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [35]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<3>11 )
  );
  FDR   \BU2/U0/G_TX.txgen/startalignment/d_out_3  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<3>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<2>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [2]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [34]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<2>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<2>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<1>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [1]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [33]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<1>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<1>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<0>111  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/pipe_dout [0]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/d_d1 [32]),
    .O(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<0>11 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/d_out_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/d_out_mux0002<0>11 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/d_out [0])
  );
  FDS #(
    .INIT ( 1'b1 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<0>11_5315 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<1>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<3>111  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset [2]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset [0]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<3>11 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_3  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<3>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3])
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<4>111  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset [1]),
    .I1(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset [0]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [2]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<4>11 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_4  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<4>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [4])
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<6>111  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N17 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [8]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [6]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_zero ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<6>11 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_6  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<6>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [6])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_58  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<5>11 ),
    .S(\BU2/U0/rsgen/G_TX.transmit_link_fail/N4 ),
    .Q(xgmii_txd_9[58])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_57  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<29>11 ),
    .S(\BU2/U0/G_TX.txgen/startalignment/d_out [57]),
    .Q(xgmii_txd_9[57])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_56  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<7>11 ),
    .S(\BU2/U0/rsgen/G_TX.transmit_link_fail/N4 ),
    .Q(xgmii_txd_9[56])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_50  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<13>11 ),
    .S(\BU2/U0/rsgen/G_TX.transmit_link_fail/N4 ),
    .Q(xgmii_txd_9[50])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_49  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<14>11 ),
    .S(\BU2/U0/rsgen/G_TX.transmit_link_fail/N4 ),
    .Q(xgmii_txd_9[49])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_48  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<15>11 ),
    .S(\BU2/U0/rsgen/G_TX.transmit_link_fail/N4 ),
    .Q(xgmii_txd_9[48])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_42  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<21>11 ),
    .S(\BU2/U0/rsgen/G_TX.transmit_link_fail/N4 ),
    .Q(xgmii_txd_9[42])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_41  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<22>11 ),
    .S(\BU2/U0/rsgen/G_TX.transmit_link_fail/N4 ),
    .Q(xgmii_txd_9[41])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_40  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<23>11 ),
    .S(\BU2/U0/rsgen/G_TX.transmit_link_fail/N4 ),
    .Q(xgmii_txd_9[40])
  );
  LUT4 #(
    .INIT ( 16'hAFA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<24>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [39]),
    .I1(NlwRenamedSig_OI_status_vector[1]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .I3(NlwRenamedSig_OI_status_vector[0]),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<24>11 )
  );
  FDR   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_39  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<24>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(xgmii_txd_9[39])
  );
  LUT4 #(
    .INIT ( 16'hAFA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<27>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [36]),
    .I1(NlwRenamedSig_OI_status_vector[1]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .I3(NlwRenamedSig_OI_status_vector[0]),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<27>11 )
  );
  FDR   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_36  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<27>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(xgmii_txd_9[36])
  );
  LUT4 #(
    .INIT ( 16'hAFA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<28>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [35]),
    .I1(NlwRenamedSig_OI_status_vector[1]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .I3(NlwRenamedSig_OI_status_vector[0]),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<28>11 )
  );
  FDR   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_35  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<28>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(xgmii_txd_9[35])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_34  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<29>11 ),
    .S(\BU2/U0/G_TX.txgen/startalignment/d_out [34]),
    .Q(xgmii_txd_9[34])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_33  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<30>11 ),
    .S(\BU2/U0/rsgen/G_TX.transmit_link_fail/N4 ),
    .Q(xgmii_txd_9[33])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_32  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<31>11 ),
    .S(\BU2/U0/rsgen/G_TX.transmit_link_fail/N4 ),
    .Q(xgmii_txd_9[32])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_26  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<37>11 ),
    .S(\BU2/U0/rsgen/G_TX.transmit_link_fail/N4 ),
    .Q(xgmii_txd_9[26])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_25  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<29>11 ),
    .S(\BU2/U0/G_TX.txgen/startalignment/d_out [25]),
    .Q(xgmii_txd_9[25])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_24  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<39>11 ),
    .S(\BU2/U0/rsgen/G_TX.transmit_link_fail/N4 ),
    .Q(xgmii_txd_9[24])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_18  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<45>11 ),
    .S(\BU2/U0/rsgen/G_TX.transmit_link_fail/N4 ),
    .Q(xgmii_txd_9[18])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_17  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<46>11 ),
    .S(\BU2/U0/rsgen/G_TX.transmit_link_fail/N4 ),
    .Q(xgmii_txd_9[17])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_16  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<47>11 ),
    .S(\BU2/U0/rsgen/G_TX.transmit_link_fail/N4 ),
    .Q(xgmii_txd_9[16])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_10  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<53>11 ),
    .S(\BU2/U0/rsgen/G_TX.transmit_link_fail/N4 ),
    .Q(xgmii_txd_9[10])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_9  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<54>11 ),
    .S(\BU2/U0/rsgen/G_TX.transmit_link_fail/N4 ),
    .Q(xgmii_txd_9[9])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_8  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<55>11 ),
    .S(\BU2/U0/rsgen/G_TX.transmit_link_fail/N4 ),
    .Q(xgmii_txd_9[8])
  );
  LUT4 #(
    .INIT ( 16'hAFA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<56>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [7]),
    .I1(NlwRenamedSig_OI_status_vector[1]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .I3(NlwRenamedSig_OI_status_vector[0]),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<56>11 )
  );
  FDR   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_7  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<56>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(xgmii_txd_9[7])
  );
  LUT4 #(
    .INIT ( 16'hAFA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<59>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [4]),
    .I1(NlwRenamedSig_OI_status_vector[1]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .I3(NlwRenamedSig_OI_status_vector[0]),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<59>11 )
  );
  FDR   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_4  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<59>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(xgmii_txd_9[4])
  );
  LUT4 #(
    .INIT ( 16'hAFA2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<60>111  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/d_out [3]),
    .I1(NlwRenamedSig_OI_status_vector[1]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .I3(NlwRenamedSig_OI_status_vector[0]),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<60>11 )
  );
  FDR   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_3  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<60>11 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(xgmii_txd_9[3])
  );
  LUT4 #(
    .INIT ( 16'hFF54 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<61>111  (
    .I0(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(NlwRenamedSig_OI_status_vector[1]),
    .I3(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<29>11 )
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_2  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<29>11 ),
    .S(\BU2/U0/G_TX.txgen/startalignment/d_out [2]),
    .Q(xgmii_txd_9[2])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_1  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<62>11 ),
    .S(\BU2/U0/rsgen/G_TX.transmit_link_fail/N4 ),
    .Q(xgmii_txd_9[1])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_0  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<63>11 ),
    .S(\BU2/U0/rsgen/G_TX.transmit_link_fail/N4 ),
    .Q(xgmii_txd_9[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/deferring_int1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/deferring_q_2853 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/deferring )
  );
  LUT4 #(
    .INIT ( 16'h8A02 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones<2>28  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [1]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [0]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones<2>28_5273 )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<1>1_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [1]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [0]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .O(\BU2/U0/N364 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_out_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_reg_815 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_disable_764 ),
    .O(\BU2/U0/N362 )
  );
  LUT6 #(
    .INIT ( 64'h1111111110000010 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones<0>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [7]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_or0000 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N10 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [5]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [6]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N20 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones [0])
  );
  LUT5 #(
    .INIT ( 32'h05050400 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones<1>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [7]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [5]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_or0000 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N10 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N18 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones [1])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_waiting1  (
    .I0(\BU2/U0/start_reg ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_reg_3184 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/frame_waiting )
  );
  LUT6 #(
    .INIT ( 64'hFF88F8888F888888 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3040 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/deferring ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N3 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I4(\BU2/U0/N359 ),
    .I5(\BU2/U0/N360 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In_3039 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEAAFFFFAAAA ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<0>11  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [7]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [5]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_column_2665 ),
    .I4(\BU2/U0/N355 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N3 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF20A0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<0>11_SW0  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_zero ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_alignment_3227 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [6]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/flip_save_2839 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [0]),
    .O(\BU2/U0/N355 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF30313020 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1-In  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_int_930 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/N353 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_703 ),
    .I4(\BU2/U0/N352 ),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_cmp_eq0003 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1-In_947 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1-In_SW1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2_4453 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1_4452 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1_948 ),
    .O(\BU2/U0/N353 )
  );
  LUT4 #(
    .INIT ( 16'hFCB8 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1-In_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2_4453 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1_948 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_762 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1_4452 ),
    .O(\BU2/U0/N352 )
  );
  LUT6 #(
    .INIT ( 64'h0004000400040000 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_Out6  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_703 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1_948 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_713 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/control_complete ),
    .I5(\BU2/U0/N350 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_cmp_eq0003 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_Out6_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2_4453 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1_4452 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_762 ),
    .O(\BU2/U0/N350 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones<1>111  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [3]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [4]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [5]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [6]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N19 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones<2>21  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [2]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [3]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [1]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [0]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N7 )
  );
  LUT6 #(
    .INIT ( 64'hAAFFAAAA8ADF8A8A ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd4_3036 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/deferring ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/frame_waiting ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N3 ),
    .I4(\BU2/U0/N345 ),
    .I5(\BU2/U0/N346 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In_3034 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_or0000411  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/control_complete )
  );
  LUT6 #(
    .INIT ( 64'h8008FFFF80088008 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<0>2  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N10 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [6]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [5]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_2851 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N20 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof [0])
  );
  LUT6 #(
    .INIT ( 64'h3302FF0233DFFFDF ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N3 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3207 ),
    .I2(\BU2/U0/N341 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I5(\BU2/U0/N340 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In_3037 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_or00001  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [2]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [4]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_or0000 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/underrun_out1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_underrun_int_1051 ),
    .O(\BU2/U0/int_underrun )
  );
  LUT6 #(
    .INIT ( 64'h040C0C0C8C0C0C0C ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<7>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [0]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_alignment_3227 ),
    .I2(\BU2/U0/N337 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/flip ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [8]),
    .I5(\BU2/U0/N338 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<7>1_2848 )
  );
  LUT4 #(
    .INIT ( 16'hF7FF ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<7>1_SW0  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/flip_save_2839 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [6]),
    .I2(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_zero ),
    .O(\BU2/U0/N337 )
  );
  LUT4 #(
    .INIT ( 16'h2220 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<0>121  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_column_2665 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/drop_defer_in_eof ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [5]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N17 )
  );
  LUT6 #(
    .INIT ( 64'hCCF0F0F0AAAAAAAA ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/deferring_o  (
    .I0(\BU2/U0/N333 ),
    .I1(\BU2/U0/N335 ),
    .I2(\BU2/U0/N334 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/flip ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [0]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [8]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/deferring_o_2852 )
  );
  LUT6 #(
    .INIT ( 64'hA8B8ECFC88B8CCFC ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/deferring_o_SW2  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_alignment_3227 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_in_frame_5245 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [6]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_zero ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_column_2665 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/flip_save_2839 ),
    .O(\BU2/U0/N335 )
  );
  LUT6 #(
    .INIT ( 64'h22EE02CE02CE02CE ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/deferring_o_SW1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [6]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_in_frame_5245 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_zero ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_column_2665 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_alignment_3227 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/flip_save_2839 ),
    .O(\BU2/U0/N334 )
  );
  LUT5 #(
    .INIT ( 32'hEEAEAEAE ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/deferring_o_SW0  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_in_frame_5245 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [6]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_zero ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/flip_save_2839 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_alignment_3227 ),
    .O(\BU2/U0/N333 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column70  (
    .I0(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column70_5244 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column0  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_next_reg_3246 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/underrun_reg_3261 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column0_5243 )
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<7>18  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N74 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N19 ),
    .I2(\BU2/U0/int_tx_data_avail [0]),
    .I3(\BU2/U0/int_tx_data_avail [6]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N67 ),
    .I5(\BU2/U0/int_tx_data_avail [7]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<7>18_5242 )
  );
  LUT5 #(
    .INIT ( 32'hF4444444 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<1>2  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_2851 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N18 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N10 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [5]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/Mcount_frame_offset_xor<1>11  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset [1]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset [0]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/Result [1])
  );
  LUT6 #(
    .INIT ( 64'h55565A6A5A5AAAAA ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_stretch_count<3>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [3]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [0]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [2]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [1]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifs_accum_add_4 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [4]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088008800880 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_out<4>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N10 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N29 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [4]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N23 ),
    .O(\BU2/U0/int_tx_data_avail [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088008800880 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_out<5>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N10 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N29 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [5]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N23 ),
    .O(\BU2/U0/int_tx_data_avail [5])
  );
  LUT6 #(
    .INIT ( 64'hBEAA3C00AAAA0000 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_out<6>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [6]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N29 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N23 ),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N10 ),
    .O(\BU2/U0/int_tx_data_avail [6])
  );
  LUT3 #(
    .INIT ( 8'hF4 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_out<2>111  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_control_932 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2_4453 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1_4452 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N10 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<15>11  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N29 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_disable_or000011  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_int_930 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N23 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_not0001_SW0  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [2]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1]),
    .O(\BU2/U0/N329 )
  );
  LUT6 #(
    .INIT ( 64'hFF5CFFFFA3000000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<2>  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [4]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [6]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [5]),
    .I3(\BU2/U0/N327 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N7 ),
    .I5(\BU2/U0/N326 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof [2])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<2>_SW1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_2851 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .O(\BU2/U0/N327 )
  );
  LUT6 #(
    .INIT ( 64'hFDF10000F0F00000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof<2>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [2]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [1]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_2845 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [0]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/N19 ),
    .O(\BU2/U0/N326 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_increment_on_sof_5234 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb [4]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en )
  );
  LUT6 #(
    .INIT ( 64'hCACC0AC0C00C0000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_past  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_reached_reg_3192 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_reached_3191 ),
    .I2(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I3(\BU2/U0/N324 ),
    .I4(\BU2/U0/int_tx_data_avail [6]),
    .I5(\BU2/U0/int_tx_data_avail [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_past_3186 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_past_SW0  (
    .I0(\NlwRenamedSig_OI_tx_statistics_vector[19] ),
    .I1(\BU2/U0/G_TX.txgen/vlan_en_frame_4346 ),
    .O(\BU2/U0/N324 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFB ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/tx_success_or00001  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/error_reg_3182 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_reg_4521 ),
    .I2(\NlwRenamedSig_OI_tx_statistics_vector[3] ),
    .I3(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I4(\BU2/U0/int_underrun ),
    .I5(\BU2/U0/G_TX.txgen/is_error ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/tx_success_or0000 )
  );
  LUT6 #(
    .INIT ( 64'h111111111111F111 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<5>  (
    .I0(\BU2/U0/int_tx_data_avail [5]),
    .I1(\BU2/U0/N322 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N11 ),
    .I3(\BU2/U0/G_TX.txgen/pos [0]),
    .I4(\BU2/U0/G_TX.txgen/pos [1]),
    .I5(\BU2/U0/G_TX.txgen/pos [2]),
    .O(\BU2/U0/G_TX.txgen/is_terminate [5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF7FFFFFFF ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<5>_SW0  (
    .I0(\BU2/U0/int_tx_data_avail [4]),
    .I1(\BU2/U0/int_tx_data_avail [0]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column_or0002 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N67 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N19 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/underrun_reg_3261 ),
    .O(\BU2/U0/N322 )
  );
  LUT6 #(
    .INIT ( 64'h005500550C5D0055 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<6>  (
    .I0(\BU2/U0/int_tx_data_avail [6]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N11 ),
    .I2(\BU2/U0/G_TX.txgen/pos [0]),
    .I3(\BU2/U0/N320 ),
    .I4(\BU2/U0/G_TX.txgen/pos [1]),
    .I5(\BU2/U0/G_TX.txgen/pos [2]),
    .O(\BU2/U0/G_TX.txgen/is_terminate [6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF7FFFFFFF ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<6>_SW0  (
    .I0(\BU2/U0/int_tx_data_avail [0]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column_or0002 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N74 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N67 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N19 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/underrun_reg_3261 ),
    .O(\BU2/U0/N320 )
  );
  LUT6 #(
    .INIT ( 64'h000400040004FFFF ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<4>  (
    .I0(\BU2/U0/G_TX.txgen/pos [1]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N11 ),
    .I2(\BU2/U0/G_TX.txgen/pos [0]),
    .I3(\BU2/U0/G_TX.txgen/pos [2]),
    .I4(\BU2/U0/int_tx_data_avail [4]),
    .I5(\BU2/U0/N318 ),
    .O(\BU2/U0/G_TX.txgen/is_terminate [4])
  );
  LUT5 #(
    .INIT ( 32'hFFFF7FFF ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<4>_SW0  (
    .I0(\BU2/U0/int_tx_data_avail [0]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column_or0002 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N67 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N19 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/underrun_reg_3261 ),
    .O(\BU2/U0/N318 )
  );
  LUT6 #(
    .INIT ( 64'hFCFFFCCCF4F7B080 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count<6>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [6]),
    .I1(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I2(\BU2/U0/N316 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [3]),
    .I4(\BU2/U0/N315 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_reg [7]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [6])
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count<6>_SW1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/in_frame_reg_3185 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/data_avail_reg [7]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [11]),
    .O(\BU2/U0/N316 )
  );
  LUT6 #(
    .INIT ( 64'hBEAA3C00AAAA0000 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_out<2>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [2]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N29 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N23 ),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N10 ),
    .O(\BU2/U0/int_tx_data_avail [2])
  );
  LUT6 #(
    .INIT ( 64'hBEAA3C00AAAA0000 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_out<3>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [3]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N29 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N23 ),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N10 ),
    .O(\BU2/U0/int_tx_data_avail [3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80000080 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_pos_unsigned<0>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N69 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_3208 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N14 ),
    .I3(\BU2/U0/int_tx_data_avail [1]),
    .I4(\BU2/U0/int_tx_data_avail [2]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N62 ),
    .O(\BU2/U0/G_TX.txgen/pos [0])
  );
  LUT6 #(
    .INIT ( 64'hFEAAFC00AAAA0000 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_out<1>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [1]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N29 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N23 ),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N10 ),
    .O(\BU2/U0/int_tx_data_avail [1])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_pos_unsigned<2>21  (
    .I0(\BU2/U0/int_tx_data_avail [1]),
    .I1(\BU2/U0/int_tx_data_avail [3]),
    .I2(\BU2/U0/int_tx_data_avail [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N19 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_16_mux0010412  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [0]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [1]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [2]),
    .O(\BU2/U0/G_TX.txgen/txframer/N62 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/G_TX.txgen/txframer/terminate_found1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [6]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [7]),
    .I2(\BU2/U0/G_TX.txgen/txframer/N65 ),
    .O(\BU2/U0/G_TX.txgen/txframer/terminate_found )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_mux0000<0>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1_2713 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_value_extended [5]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_mux0000 [0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_mux0000<1>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1_2713 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_value_extended [4]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_mux0000 [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0C0F080A ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_column  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .I1(\BU2/U0/N309 ),
    .I2(\BU2/U0/int_underrun ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [7]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [5]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_underrun_2847 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_column_2665 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_column_SW0  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_2845 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_2842 ),
    .O(\BU2/U0/N309 )
  );
  LUT6 #(
    .INIT ( 64'hF5F7F0F205070002 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_57_mux0007  (
    .I0(\BU2/U0/G_TX.txgen/txframer/terminate_found ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [7]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I4(\BU2/U0/N307 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/preamble_reg [49]),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_57_mux0007_4184 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02032233 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_57_mux0007_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [57]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_reg [7]),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_data_and0000 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [7]),
    .I4(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .O(\BU2/U0/N307 )
  );
  LUT6 #(
    .INIT ( 64'hFFFDEEEC33312220 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_10_mux0009  (
    .I0(\BU2/U0/G_TX.txgen/txframer/terminate_found ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I3(\BU2/U0/N305 ),
    .I4(\BU2/U0/N304 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/preamble_reg [2]),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_10_mux0009_4201 )
  );
  LUT6 #(
    .INIT ( 64'h222F2222333F3333 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_10_mux0009_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [10]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int_13_or0000 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [0]),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [1]),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [1]),
    .O(\BU2/U0/N304 )
  );
  LUT6 #(
    .INIT ( 64'hFFFDEEEC33312220 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_9_mux0009  (
    .I0(\BU2/U0/G_TX.txgen/txframer/terminate_found ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I3(\BU2/U0/N296 ),
    .I4(\BU2/U0/N295 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/preamble_reg [1]),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_9_mux0009_4183 )
  );
  LUT6 #(
    .INIT ( 64'h222F2222333F3333 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_9_mux0009_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [9]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int_13_or0000 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [0]),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [1]),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [1]),
    .O(\BU2/U0/N295 )
  );
  LUT6 #(
    .INIT ( 64'h222F2222333F3333 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_25_mux0009_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [25]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int_24_or0000 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [3]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N62 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [3]),
    .O(\BU2/U0/N292 )
  );
  LUT6 #(
    .INIT ( 64'h222F2222333F3333 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_41_mux0009_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [41]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int_40_or0000 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [5]),
    .I3(\BU2/U0/G_TX.txgen/txframer/last_column_data_4_or0000 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [5]),
    .O(\BU2/U0/N289 )
  );
  LUT6 #(
    .INIT ( 64'hFAFAFAFEFEFEFEFA ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_4_or00001  (
    .I0(\BU2/U0/G_TX.txgen/is_data[4] ),
    .I1(\BU2/U0/G_TX.txgen/insert ),
    .I2(\BU2/U0/G_TX.txgen/is_pad [4]),
    .I3(\BU2/U0/G_TX.txgen/pos [0]),
    .I4(\BU2/U0/G_TX.txgen/pos [1]),
    .I5(\BU2/U0/G_TX.txgen/pos [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_4_or0000 )
  );
  LUT6 #(
    .INIT ( 64'hFAFEFEFEFEFAFAFA ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_6_or00001  (
    .I0(\BU2/U0/G_TX.txgen/is_data[6] ),
    .I1(\BU2/U0/G_TX.txgen/insert ),
    .I2(\BU2/U0/G_TX.txgen/is_pad [6]),
    .I3(\BU2/U0/G_TX.txgen/pos [0]),
    .I4(\BU2/U0/G_TX.txgen/pos [1]),
    .I5(\BU2/U0/G_TX.txgen/pos [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_6_or0000 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF088008800880 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_out<7>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N10 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N29 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [7]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N23 ),
    .O(\BU2/U0/int_tx_data_avail [7])
  );
  LUT6 #(
    .INIT ( 64'hFFFF888088808880 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_out<0>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N29 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N10 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [0]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N23 ),
    .O(\BU2/U0/int_tx_data_avail [0])
  );
  LUT6 #(
    .INIT ( 64'hF080808080808080 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_pos_unsigned<1>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N19 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N74 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N69 ),
    .I3(\BU2/U0/int_tx_data_avail [1]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_3208 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N14 ),
    .O(\BU2/U0/G_TX.txgen/pos [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00101010 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_int_0_mux00051  (
    .I0(\BU2/U0/int_tx_data_avail [0]),
    .I1(\BU2/U0/int_tx_data_avail [7]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N72 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_3208 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3207 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N25 ),
    .O(\BU2/U0/G_TX.txgen/is_pad [0])
  );
  LUT6 #(
    .INIT ( 64'hFFEEFFEEFFEEFFFE ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_1_or00001  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_dv_reg [1]),
    .I1(\BU2/U0/G_TX.txgen/is_data[1] ),
    .I2(\BU2/U0/G_TX.txgen/insert ),
    .I3(\BU2/U0/G_TX.txgen/is_pad [1]),
    .I4(\BU2/U0/G_TX.txgen/pos [1]),
    .I5(\BU2/U0/G_TX.txgen/pos [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_1_or0000 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAEEA ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_5_or00001  (
    .I0(\BU2/U0/G_TX.txgen/is_pad [5]),
    .I1(\BU2/U0/G_TX.txgen/insert ),
    .I2(\BU2/U0/G_TX.txgen/pos [1]),
    .I3(\BU2/U0/G_TX.txgen/pos [2]),
    .I4(\BU2/U0/G_TX.txgen/is_data[5] ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_5_or0000 )
  );
  LUT4 #(
    .INIT ( 16'hC080 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_data_valid_next<0>1  (
    .I0(\BU2/U0/G_TX.txgen/pos [0]),
    .I1(\BU2/U0/G_TX.txgen/pos [2]),
    .I2(\BU2/U0/G_TX.txgen/insert ),
    .I3(\BU2/U0/G_TX.txgen/pos [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_data_valid_next [0])
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_data_valid_next<2>1  (
    .I0(\BU2/U0/G_TX.txgen/insert ),
    .I1(\BU2/U0/G_TX.txgen/pos [2]),
    .I2(\BU2/U0/G_TX.txgen/pos [0]),
    .I3(\BU2/U0/G_TX.txgen/pos [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_data_valid_next [2])
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_pos_unsigned<0>31  (
    .I0(\BU2/U0/int_tx_data_avail [3]),
    .I1(\BU2/U0/int_tx_data_avail [4]),
    .I2(\BU2/U0/int_tx_data_avail [6]),
    .I3(\BU2/U0/int_tx_data_avail [5]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N14 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/next_terminate<0>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N11 ),
    .I1(\BU2/U0/G_TX.txgen/pos [2]),
    .I2(\BU2/U0/G_TX.txgen/pos [0]),
    .I3(\BU2/U0/G_TX.txgen/pos [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/next_terminate [0])
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/next_terminate<1>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N11 ),
    .I1(\BU2/U0/G_TX.txgen/pos [0]),
    .I2(\BU2/U0/G_TX.txgen/pos [1]),
    .I3(\BU2/U0/G_TX.txgen/pos [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/next_terminate [1])
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/next_terminate<2>1  (
    .I0(\BU2/U0/G_TX.txgen/pos [1]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N11 ),
    .I2(\BU2/U0/G_TX.txgen/pos [0]),
    .I3(\BU2/U0/G_TX.txgen/pos [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/next_terminate [2])
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/next_terminate<3>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N11 ),
    .I1(\BU2/U0/G_TX.txgen/pos [2]),
    .I2(\BU2/U0/G_TX.txgen/pos [0]),
    .I3(\BU2/U0/G_TX.txgen/pos [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/next_terminate [3])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_data_valid_next<1>1  (
    .I0(\BU2/U0/G_TX.txgen/pos [1]),
    .I1(\BU2/U0/G_TX.txgen/pos [2]),
    .I2(\BU2/U0/G_TX.txgen/insert ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_data_valid_next [1])
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_and00001  (
    .I0(\BU2/U0/G_TX.txgen/jumbo_en_frame_4344 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_past_3186 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_reg_3187 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_and0000 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_7_or00001  (
    .I0(\BU2/U0/G_TX.txgen/pos [2]),
    .I1(\BU2/U0/G_TX.txgen/insert ),
    .I2(\BU2/U0/G_TX.txgen/is_pad [7]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_7_or0000 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<7>221  (
    .I0(\BU2/U0/int_tx_data_avail [4]),
    .I1(\BU2/U0/int_tx_data_avail [5]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N74 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/zero_i_cmp_eq0000  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [1]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [0]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [7]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [6]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [5]),
    .I5(\BU2/U0/N282 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_zero )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/zero_i_cmp_eq0000_SW0  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [4]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [3]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [2]),
    .O(\BU2/U0/N282 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_16_mux00103  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [2]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [16]),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_16_mux00103_5207 )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0F0F080A0C0F ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_40_mux001024  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [40]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [5]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int_40_or0000 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [5]),
    .I5(\BU2/U0/G_TX.txgen/txframer/last_column_data_4_or0000 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_40_mux001024_5206 )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0F0F080A0C0F ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_24_mux001023  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [24]),
    .I1(\BU2/U0/G_TX.txgen/txframer/N62 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int_24_or0000 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [3]),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [3]),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_24_mux001023_5204 )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0F0F080A0C0F ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_48_mux001022  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [48]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [6]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int_50_or0000 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [6]),
    .I5(\BU2/U0/G_TX.txgen/txframer/N65 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_48_mux001022_5203 )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0F0F080A0C0F ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_8_mux001023  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [8]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [0]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int_13_or0000 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [1]),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [1]),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_8_mux001023_5200 )
  );
  LUT6 #(
    .INIT ( 64'h222F2222333F3333 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_26_mux0009_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [26]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int_24_or0000 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [3]),
    .I3(\BU2/U0/G_TX.txgen/txframer/N62 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/N49 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [3]),
    .O(\BU2/U0/N254 )
  );
  LUT5 #(
    .INIT ( 32'hF5F5F5E4 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_34_mux0009_SW1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [4]),
    .I2(\BU2/U0/G_TX.txgen/txframer/preamble_reg [26]),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [34]),
    .O(\BU2/U0/N247 )
  );
  LUT5 #(
    .INIT ( 32'hAFAB0501 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_34_mux0009_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [4]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int_32_or0000 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [34]),
    .I4(\BU2/U0/G_TX.txgen/txframer/preamble_reg [26]),
    .O(\BU2/U0/N246 )
  );
  LUT5 #(
    .INIT ( 32'hAFAB0501 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_18_mux0009_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [2]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int_20_or0000 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [18]),
    .I4(\BU2/U0/G_TX.txgen/txframer/preamble_reg [10]),
    .O(\BU2/U0/N242 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAA888A8 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count<10>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N71 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_and0000 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [7]),
    .I3(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [10]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N27 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44400040 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count<11>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_and0000 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N71 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [8]),
    .I3(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [11]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N27 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [11])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44400040 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count<12>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_and0000 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N71 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [9]),
    .I3(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [12]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N27 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [12])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44400040 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count<13>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_and0000 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N71 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [10]),
    .I3(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [13]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N27 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [13])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAA888A8 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count<2>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N71 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_and0000 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/last_bytes_reg [2]),
    .I3(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [2]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N27 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAA888A8 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count<3>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N71 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_and0000 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [3]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N27 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44400040 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count<4>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_and0000 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N71 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [4]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N27 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAA888A8 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count<5>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N71 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_and0000 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [2]),
    .I3(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [5]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N27 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAA888A8 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count<7>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N71 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_and0000 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [4]),
    .I3(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [7]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N27 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAA888A8 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count<8>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N71 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_and0000 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [5]),
    .I3(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [8]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N27 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44400040 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count<9>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_and0000 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N71 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [6]),
    .I3(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [9]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N27 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_stretch_count_lut<0>11  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [0]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [4]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_stretch_count_lut [0])
  );
  LUT3 #(
    .INIT ( 8'h9C ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_stretch_count<1>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [0]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [1]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [4]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_stretch_count [1])
  );
  LUT6 #(
    .INIT ( 64'hDFFF8FFFDAAA8AAA ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_or0000  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/control_complete ),
    .I1(\BU2/U0/N236 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1-In_947 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_int_930 ),
    .I4(\BU2/U0/N235 ),
    .I5(\BU2/U0/N184 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_or0000_939 )
  );
  LUT5 #(
    .INIT ( 32'hFFFEBBBB ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_or0000_SW2  (
    .I0(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2_4453 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1_4452 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1_948 ),
    .O(\BU2/U0/N236 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0201 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_or0000_SW1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2_4453 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1_4452 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1_948 ),
    .I4(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .O(\BU2/U0/N235 )
  );
  LUT6 #(
    .INIT ( 64'hFFF788807F770800 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_control_or0000  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1-In_947 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_int_930 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I3(\BU2/U0/N231 ),
    .I4(\BU2/U0/N230 ),
    .I5(\BU2/U0/N232 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_control_or0000_931 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFCC8C ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_control_or0000_SW2  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1_4452 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1_948 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_762 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2_4453 ),
    .I4(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .O(\BU2/U0/N232 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEEEF ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_control_or0000_SW1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2_4453 ),
    .I1(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_762 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1_948 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1_4452 ),
    .O(\BU2/U0/N231 )
  );
  LUT4 #(
    .INIT ( 16'hFFEF ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_control_or0000_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2_4453 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1_4452 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_762 ),
    .I3(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .O(\BU2/U0/N230 )
  );
  LUT5 #(
    .INIT ( 32'hDDD9FFFF ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_and000021  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1_948 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2_4453 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1_4452 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1-In_947 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N31 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_amber_reg_or00001  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N31 ),
    .I1(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_726 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_amber_reg_or0000 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_and00001  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_enable_reg_1041 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_726 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N31 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_and0000 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In124  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_disable_764 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_reg_815 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In124_5185 )
  );
  LUT4 #(
    .INIT ( 16'hAF27 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In94  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1_4452 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [0]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2_4453 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_int_930 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In94_5184 )
  );
  LUT4 #(
    .INIT ( 16'hC040 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In70  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [0]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1_4452 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1_948 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_int_930 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In70_5183 )
  );
  LUT4 #(
    .INIT ( 16'h04AE ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In55  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2_4453 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In26_5181 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1_4452 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/ack_int_715 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In55_5182 )
  );
  LUT4 #(
    .INIT ( 16'hFF28 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In26  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_762 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1_948 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_control_932 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2-In26_5181 )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<32>_SW1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [24]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N58 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [8]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [32]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .O(\BU2/U0/N226 )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<33>_SW1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [25]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N58 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [9]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [33]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .O(\BU2/U0/N221 )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<34>_SW1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [26]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N58 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [10]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [34]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .O(\BU2/U0/N216 )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<35>_SW1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [27]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N58 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [11]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [35]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .O(\BU2/U0/N211 )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<36>_SW1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [28]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N58 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [12]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [36]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .O(\BU2/U0/N206 )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<37>_SW1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [29]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N58 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [13]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [37]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .O(\BU2/U0/N201 )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<38>_SW1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [30]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N58 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [14]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [38]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .O(\BU2/U0/N196 )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<39>_SW1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [31]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N58 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [15]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [39]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 ),
    .O(\BU2/U0/N191 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEEEAEEEAEEEA ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<10>43  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<10>15_5171 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [10]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N33 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<10>19 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N24 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFEEEAEEEAEEEA ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<11>43  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<11>15_5169 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [11]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N33 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<10>19 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N25 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [11])
  );
  LUT6 #(
    .INIT ( 64'hFFFFEEEAEEEAEEEA ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<12>43  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<12>15_5167 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [12]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N33 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<10>19 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N26 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [12])
  );
  LUT6 #(
    .INIT ( 64'hFFFFEEEAEEEAEEEA ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<13>43  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<13>15_5165 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [13]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N33 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<10>19 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N27 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [13])
  );
  LUT6 #(
    .INIT ( 64'hFFFFEEEAEEEAEEEA ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<14>43  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<14>15_5163 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [14]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N33 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<10>19 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N28 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [14])
  );
  LUT6 #(
    .INIT ( 64'hFFFFEEEAEEEAEEEA ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<15>43  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<15>15_5161 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [15]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N33 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<10>19 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N29 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [15])
  );
  LUT6 #(
    .INIT ( 64'hFFFFEEEAEEEAEEEA ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<8>43  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<8>15_5159 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [8]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N33 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<10>19 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N30 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFEEEAEEEAEEEA ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<9>43  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<9>15_5154 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [9]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N33 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<10>19 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N31 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N68 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [9])
  );
  LUT6 #(
    .INIT ( 64'h5555555555110001 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_2_mux00091  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int_0_or0001 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [0]),
    .I3(\BU2/U0/G_TX.txgen/txframer/terminate_found ),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [2]),
    .I5(\BU2/U0/G_TX.txgen/txframer/N28 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_2_mux0009 )
  );
  LUT6 #(
    .INIT ( 64'h0004111500040004 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_27_mux000931  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/terminate_found ),
    .I2(\BU2/U0/G_TX.txgen/txframer/N62 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [3]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int_24_or0000 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [3]),
    .O(\BU2/U0/G_TX.txgen/txframer/N86 )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<48>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [24]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N61 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [48]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N3 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N14 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N23 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [48])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<49>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [25]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N61 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [49]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N3 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N15 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N23 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [49])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<50>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [26]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N61 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [50]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N3 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N16 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N23 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [50])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<51>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [27]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N61 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [51]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N3 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N17 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N23 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [51])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<52>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [28]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N61 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [52]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N3 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N18 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N23 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [52])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<53>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [29]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N61 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [53]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N3 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N19 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N23 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [53])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<54>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [30]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N61 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [54]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N3 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N20 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N23 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [54])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<55>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [31]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N61 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [55]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N3 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N21 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N23 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [55])
  );
  LUT5 #(
    .INIT ( 32'h04150404 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_11_mux000931  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/terminate_found ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [0]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int_13_or0000 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [1]),
    .O(\BU2/U0/G_TX.txgen/txframer/N84 )
  );
  LUT5 #(
    .INIT ( 32'h04150404 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_19_mux000931  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/terminate_found ),
    .I2(\BU2/U0/G_TX.txgen/txframer/N62 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int_20_or0000 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [2]),
    .O(\BU2/U0/G_TX.txgen/txframer/N85 )
  );
  LUT5 #(
    .INIT ( 32'h04150404 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_35_mux001031  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/terminate_found ),
    .I2(\BU2/U0/G_TX.txgen/txframer/last_column_data_4_or0000 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int_32_or0000 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [4]),
    .O(\BU2/U0/G_TX.txgen/txframer/N87 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAA08 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_3_mux00101  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [3]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [0]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int_0_or0001 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/terminate_found ),
    .I4(\BU2/U0/G_TX.txgen/txframer/N28 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_3_mux0010 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAA08 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_4_mux00091  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [4]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [0]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int_0_or0001 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/terminate_found ),
    .I4(\BU2/U0/G_TX.txgen/txframer/N28 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_4_mux0009 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAA08 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_5_mux00091  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [5]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [0]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int_0_or0001 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/terminate_found ),
    .I4(\BU2/U0/G_TX.txgen/txframer/N28 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_5_mux0009 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAA08 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_6_mux00091  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [6]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [0]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int_0_or0001 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/terminate_found ),
    .I4(\BU2/U0/G_TX.txgen/txframer/N28 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_6_mux0009 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAA08 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_7_mux00091  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [7]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [0]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int_0_or0001 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/terminate_found ),
    .I4(\BU2/U0/G_TX.txgen/txframer/N28 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_7_mux0009 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_3281 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_out_3280 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i_and0000 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In21  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N23 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In111  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N72 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_in_column21  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N25 )
  );
  LUT3 #(
    .INIT ( 8'hF1 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/Mcount_data_count_val_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2_4453 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1_4452 ),
    .I2(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .O(\BU2/U0/N184 )
  );
  LUT6 #(
    .INIT ( 64'hFF55FF55BA10FA50 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_56_mux0006  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .I2(\BU2/U0/N182 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/preamble_reg [48]),
    .I4(\BU2/U0/G_TX.txgen/txframer/crc_data_and0000 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/terminate_found ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_56_mux0006_4182 )
  );
  LUT6 #(
    .INIT ( 64'hFF55FF55FF55BA10 ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_58_mux0006  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_reg [7]),
    .I2(\BU2/U0/N180 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/preamble_reg [50]),
    .I4(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .I5(\BU2/U0/G_TX.txgen/txframer/terminate_found ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_58_mux0006_4185 )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<16>2  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [24]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N57 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [16]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N01 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N14 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N22 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [16])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<17>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [25]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N57 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [17]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N01 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N15 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N22 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [17])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<18>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [26]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N57 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [18]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N01 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N16 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N22 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [18])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<19>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [27]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N57 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [19]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N01 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N17 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N22 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [19])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<20>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [28]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N57 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [20]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N01 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N18 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N22 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [20])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<21>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [29]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N57 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [21]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N01 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N19 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N22 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [21])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<22>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [30]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N57 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [22]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N01 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N20 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N22 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [22])
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<23>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [31]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N57 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [23]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N01 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N21 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N22 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [23])
  );
  LUT6 #(
    .INIT ( 64'hA880A880A8808080 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_stretch_count_cy<3>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [3]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [2]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifs_accum_add_4 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [4]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [0]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_stretch_count_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h5555555555555557 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/min_ifg_or0000  (
    .I0(\BU2/U0/G_TX.txgen/ifg_extension_reg_4352 ),
    .I1(tx_ifg_delay_4[7]),
    .I2(tx_ifg_delay_4[6]),
    .I3(tx_ifg_delay_4[5]),
    .I4(tx_ifg_delay_4[4]),
    .I5(\BU2/U0/N176 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/min_ifg )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/min_ifg_or0000_SW0  (
    .I0(tx_ifg_delay_4[3]),
    .I1(tx_ifg_delay_4[2]),
    .O(\BU2/U0/N176 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF3666 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_xor<2>11  (
    .I0(tx_ifg_delay_4[1]),
    .I1(tx_ifg_delay_4[2]),
    .I2(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I3(tx_ifg_delay_4[0]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/min_ifg ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value[2] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF99939393 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_xor<3>11  (
    .I0(tx_ifg_delay_4[2]),
    .I1(tx_ifg_delay_4[3]),
    .I2(tx_ifg_delay_4[1]),
    .I3(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I4(tx_ifg_delay_4[0]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/min_ifg ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value[3] )
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_or0000137  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_or000034_5106 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_or000070_5107 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_or000095_5108 ),
    .I3(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_or0000 )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_or000095  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [14]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [15]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [13]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [12]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [11]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_or000095_5108 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_or000070  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [9]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [10]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [8]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [7]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [6]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [5]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_or000070_5107 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_or000034  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_713 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [4]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [3]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [2]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [1]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [0]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_or000034_5106 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA02000000 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and00001  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_reg_815 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1_948 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1-In_947 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_762 ),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_disable_764 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFDA8 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_xor<5>11  (
    .I0(tx_ifg_delay_4[5]),
    .I1(tx_ifg_delay_4[4]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/N12 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/N15 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/min_ifg ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value[5] )
  );
  LUT6 #(
    .INIT ( 64'h2222222220000020 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/last_bytes<0>1  (
    .I0(\BU2/U0/int_tx_data_avail [0]),
    .I1(\BU2/U0/int_tx_data_avail [7]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N14 ),
    .I3(\BU2/U0/int_tx_data_avail [1]),
    .I4(\BU2/U0/int_tx_data_avail [2]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N62 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/last_bytes [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<40>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [40]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N5 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N49 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N58 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N30 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N66 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [40])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<41>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [41]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N5 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N50 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N58 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N31 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N66 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [41])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<42>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [42]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N5 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N51 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N58 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N24 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N66 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [42])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<43>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [43]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N5 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N52 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N58 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N25 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N66 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [43])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<44>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [44]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N5 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N53 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N58 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N26 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N66 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [44])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<45>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [45]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N5 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N54 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N58 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N27 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N66 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [45])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<46>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [46]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N5 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N55 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N58 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N28 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N66 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [46])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<47>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [47]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N5 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N56 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N58 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N29 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N66 ),
    .O(\BU2/U0/G_TX.txgen/pipe_dout [47])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAEAEAE ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_20_or00001  (
    .I0(\BU2/U0/G_TX.txgen/txframer/crc_data_reg [2]),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_data_and0000 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [0]),
    .I4(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [1]),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_pad_d1 [2]),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_20_or0000 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<10>311  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_3281 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_out_3280 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N75 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<6>211  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_next_reg_3246 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N67 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \BU2/U0/G_TX.txgen/txframer/crc_data_and00001  (
    .I0(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_insert_d1_4177 ),
    .O(\BU2/U0/G_TX.txgen/txframer/crc_data_and0000 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFF0E1 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_xor<6>11  (
    .I0(tx_ifg_delay_4[4]),
    .I1(tx_ifg_delay_4[5]),
    .I2(tx_ifg_delay_4[6]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/N12 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/min_ifg ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value[6] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF00FE01 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_xor<7>11  (
    .I0(tx_ifg_delay_4[4]),
    .I1(tx_ifg_delay_4[5]),
    .I2(tx_ifg_delay_4[6]),
    .I3(tx_ifg_delay_4[7]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/N12 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/min_ifg ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value[7] )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/G_RX.rxgen/address_decoding/add_match_lower_or00001  (
    .I0(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .I1(\BU2/U0/G_RX.rxgen/address_decoding/add_match_lower_cmp_ne0000 ),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/add_match_lower_or0000 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/G_RX.rxgen/address_decoding/add_match_upper_or00001  (
    .I0(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .I1(\BU2/U0/G_RX.rxgen/address_decoding/add_match_upper_cmp_ne0000 ),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/add_match_upper_or0000 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_reached_or000021  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [6]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [7]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [8]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [9]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [10]),
    .I5(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_reached_or000021_5075 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_reached_or000010  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [0]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [1]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [2]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [3]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [4]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [5]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_reached_or000010_5074 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAA8AA ))
  \BU2/U0/G_RX.rxgen/error_detection/bad_frame_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/end_crc_pipeline_1290 ),
    .I1(\NlwRenamedSig_OI_rx_statistics_vector[20] ),
    .I2(\NlwRenamedSig_OI_rx_statistics_vector[28] ),
    .I3(\BU2/U0/G_RX.rxgen/exceed_min_frame_srl16_2521 ),
    .I4(\BU2/U0/G_RX.rxgen/error_detection/N28 ),
    .I5(\BU2/U0/G_RX.rxgen/error_detection/control_len_error_1285 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/bad_frame_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \BU2/U0/G_RX.rxgen/error_detection/good_frame_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/end_crc_pipeline_1290 ),
    .I1(\BU2/U0/G_RX.rxgen/exceed_min_frame_srl16_2521 ),
    .I2(\BU2/U0/G_RX.rxgen/error_detection/control_len_error_1285 ),
    .I3(\NlwRenamedSig_OI_rx_statistics_vector[28] ),
    .I4(\NlwRenamedSig_OI_rx_statistics_vector[20] ),
    .I5(\BU2/U0/G_RX.rxgen/error_detection/N28 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/good_frame_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h55555444 ))
  \BU2/U0/G_RX.rxgen/error_detection/fcs_error_and00001  (
    .I0(NlwRenamedSig_OI_rx_statistics_valid),
    .I1(\BU2/U0/G_RX.rxgen/error_detection/N28 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I3(\BU2/U0/G_RX.rxgen/error_detection/termination_error_1236 ),
    .I4(\BU2/U0/G_RX.rxgen/error_detection/start_error_srl16 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/fcs_error_and0000 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/G_RX.rxgen/error_detection/good_frame_or000011  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/bad_crc_1242 ),
    .I1(\BU2/U0/G_RX.rxgen/error_detection/fcs_error_1254 ),
    .I2(\BU2/U0/G_RX.rxgen/error_detection/receive_error_srl16 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/N28 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000221  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[36] ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[35] ),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [6]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [5]),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[33] ),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[39] ),
    .O(\BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000221_5072 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000188  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or000010_5065 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or000021_5066 ),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or000061_5067 ),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or000097_5068 ),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000166_5069 ),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000170_5070 ),
    .O(\BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000188_5071 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000170  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[60] ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[61] ),
    .O(\BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000170_5070 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000166  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[53] ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[54] ),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[52] ),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[51] ),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[63] ),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[62] ),
    .O(\BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000166_5069 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or000097  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[44] ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[45] ),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[43] ),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[39] ),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[59] ),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[55] ),
    .O(\BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or000097_5068 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or000061  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg[57] ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[58] ),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[36] ),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[35] ),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[47] ),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[46] ),
    .O(\BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or000061_5067 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or000021  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[41] ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[42] ),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[48] ),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[49] ),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[50] ),
    .I5(\BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg[56] ),
    .O(\BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or000021_5066 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or000010  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [5]),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [6]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [7]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[32] ),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[33] ),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[40] ),
    .O(\BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or000010_5065 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1-In53  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [0]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [4]),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [3]),
    .I3(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [2]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_int_930 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [1]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1-In53_5064 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA08AA ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1-In18  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [0]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_int_930 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_reg_815 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_disable_764 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1-In18_5063 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1-In0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/ack_int_715 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2_4453 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1-In0_5062 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \BU2/U0/G_RX.rxgen/address_decoding/frame_is_vlan_and0000186  (
    .I0(\BU2/U0/G_RX.rxgen/address_decoding/frame_is_vlan_and0000134_5060 ),
    .I1(\BU2/U0/G_RX.rxgen/address_decoding/frame_is_vlan_and0000170_5061 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/length [5]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/N01 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \BU2/U0/G_RX.rxgen/address_decoding/frame_is_vlan_and0000170  (
    .I0(\BU2/U0/G_RX.rxgen/decode/length [13]),
    .I1(\BU2/U0/G_RX.rxgen/decode/length [14]),
    .I2(\BU2/U0/G_RX.rxgen/decode/length [0]),
    .I3(\BU2/U0/G_RX.rxgen/decode/length [1]),
    .I4(\BU2/U0/G_RX.rxgen/decode/length [2]),
    .I5(\BU2/U0/G_RX.rxgen/decode/length [4]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/frame_is_vlan_and0000170_5061 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \BU2/U0/G_RX.rxgen/address_decoding/frame_is_vlan_and0000134  (
    .I0(\BU2/U0/G_RX.rxgen/decode/length [15]),
    .I1(\BU2/U0/G_RX.rxgen/decode/length [6]),
    .I2(\BU2/U0/G_RX.rxgen/decode/length [7]),
    .I3(\BU2/U0/G_RX.rxgen/decode/length [9]),
    .I4(\BU2/U0/G_RX.rxgen/decode/length [10]),
    .I5(\BU2/U0/G_RX.rxgen/decode/length [12]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/frame_is_vlan_and0000134_5060 )
  );
  LUT6 #(
    .INIT ( 64'h00FF00FF00800000 ))
  \BU2/U0/G_RX.rxgen/address_decoding/add_control_enable_and0000  (
    .I0(\BU2/U0/G_RX.rxgen/address_decoding/N01 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/length [3]),
    .I2(\BU2/U0/G_RX.rxgen/decode/length [11]),
    .I3(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I4(\BU2/U0/N167 ),
    .I5(\BU2/U0/G_RX.rxgen/address_decoding/add_control_enable_1870 ),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/add_control_enable_and0000_1869 )
  );
  LUT5 #(
    .INIT ( 32'h44404040 ))
  \BU2/U0/G_RX.rxgen/address_decoding/add_control_enable_and0000_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/length [8]),
    .I1(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .I2(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_1862 ),
    .I3(\BU2/U0/G_RX.rxgen/address_decoding/add_match_lower_1868 ),
    .I4(\BU2/U0/G_RX.rxgen/address_decoding/add_match_upper_1864 ),
    .O(\BU2/U0/N167 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<11>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N51 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [27]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N27 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [3]),
    .O(\BU2/U0/N161 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<13>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N51 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [29]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N27 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [5]),
    .O(\BU2/U0/N159 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<9>_SW0  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N51 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [25]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N27 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [1]),
    .O(\BU2/U0/N157 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00101010 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_int_2_mux00051  (
    .I0(\BU2/U0/int_tx_data_avail [2]),
    .I1(\BU2/U0/int_tx_data_avail [7]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N72 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_3208 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3207 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N25 ),
    .O(\BU2/U0/G_TX.txgen/is_pad [2])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/G_TX.txgen/txframer/is_error_comb1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 ),
    .O(\BU2/U0/G_TX.txgen/txframer/is_error_comb )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_opcode_int_cmp_eq000070  (
    .I0(\BU2/U0/G_RX.rxgen/data [55]),
    .I1(\BU2/U0/G_RX.rxgen/data [57]),
    .I2(\BU2/U0/G_RX.rxgen/data [54]),
    .I3(\BU2/U0/G_RX.rxgen/data [53]),
    .I4(\BU2/U0/G_RX.rxgen/data [52]),
    .I5(\BU2/U0/G_RX.rxgen/data [63]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_opcode_int_cmp_eq000070_5054 )
  );
  LUT4 #(
    .INIT ( 16'h0410 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_opcode_int_not00011  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_opcode_int_cmp_eq0000 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/rx_custom_preamble_reg_1052 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/data_count [0]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/data_count [1]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_opcode_int_not0001 )
  );
  LUT4 #(
    .INIT ( 16'h0820 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_req_int_not00011  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_opcode_int_cmp_eq0000 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/rx_custom_preamble_reg_1052 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/data_count [0]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/data_count [1]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_req_int_not0001 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_not00011  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1_2713 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_column_2665 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_not0001 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_not00011  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [7]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_column_2665 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_not0001 )
  );
  LUT6 #(
    .INIT ( 64'hFCA8FCA8FCFDFCEC ))
  \BU2/U0/G_RX.rxgen/decode/length_match_reg1_mux0002  (
    .I0(\BU2/U0/G_RX.rxgen/decode/length [1]),
    .I1(\BU2/U0/N155 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/length_match_1331 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/length [2]),
    .I4(\BU2/U0/G_RX.rxgen/decode/length_match_cmp_eq0000 ),
    .I5(\BU2/U0/G_RX.rxgen/decode/start_flag_reg1_1648 ),
    .O(\BU2/U0/G_RX.rxgen/decode/length_match_reg1_mux0002_1364 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/G_RX.rxgen/decode/length_match_reg1_mux0002_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/less_than_10bytes_1357 ),
    .O(\BU2/U0/N155 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \BU2/U0/G_TX.txgen/txframer/c_out_2_or00005  (
    .I0(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [0]),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [1]),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .O(\BU2/U0/G_TX.txgen/txframer/c_out_2_or00005_5051 )
  );
  LUT6 #(
    .INIT ( 64'h0009000900890019 ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or0000238  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/last_seq_type [1]),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_reg [1]),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg_528 ),
    .I3(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_reg [0]),
    .I4(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg [1]),
    .I5(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg [0]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or0000238_5050 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF5D5D5D ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or0000151  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_reg_525 ),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or000041_5046 ),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_516 ),
    .I3(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or0000129_5047 ),
    .I4(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or0000130_5048 ),
    .I5(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or0000151_5049 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or0000130  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/last_seq_type [0]),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_reg [0]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or0000130_5048 )
  );
  LUT5 #(
    .INIT ( 32'h8002CC33 ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or0000129  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg [0]),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/last_seq_type [1]),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg [1]),
    .I3(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_reg [1]),
    .I4(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg_528 ),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or0000129_5047 )
  );
  LUT5 #(
    .INIT ( 32'h9009FFFF ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or000041  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg [1]),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_reg [1]),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg [0]),
    .I3(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_reg [0]),
    .I4(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg_528 ),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or000041_5046 )
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \BU2/U0/G_RX.rxgen/synchronise/start_lane0_comb_and0000  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[5] ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[4] ),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[3] ),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[1] ),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[7] ),
    .I5(\BU2/U0/N138 ),
    .O(\BU2/U0/G_RX.rxgen/synchronise/start_lane0_comb )
  );
  LUT4 #(
    .INIT ( 16'hF7FF ))
  \BU2/U0/G_RX.rxgen/synchronise/start_lane0_comb_and0000_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[6] ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[0] ),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[2] ),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [0]),
    .O(\BU2/U0/N138 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/G_RX.rxgen/synchronise/mux_control_or00001  (
    .I0(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/start_lane0_comb ),
    .O(\BU2/U0/G_RX.rxgen/synchronise/mux_control_or0000 )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \BU2/U0/G_RX.rxgen/error_detection/frame_len_error_stats_and000038  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/terminate_ok_1294 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/padding_1782 ),
    .I2(\BU2/U0/G_RX.rxgen/error_detection/frame_complete_reg_1288 ),
    .I3(\BU2/U0/G_RX.rxgen/error_detection/frame_complete_ext2_1287 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/frame_len_error_stats_and000038_5044 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0808AA08 ))
  \BU2/U0/G_RX.rxgen/error_detection/frame_len_error_stats_and000023  (
    .I0(\BU2/U0/G_RX.rxgen/decode/padding_1782 ),
    .I1(\BU2/U0/G_RX.rxgen/error_detection/end_crc_pipeline_1290 ),
    .I2(\BU2/U0/G_RX.rxgen/exceed_min_frame_srl16_2521 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/padding_length_match_1283 ),
    .I4(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1 [0]),
    .I5(\NlwRenamedSig_OI_rx_statistics_vector[28] ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/frame_len_error_stats_and000023_5043 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and00001155  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg5 [3]),
    .I1(\BU2/U0/G_RX.rxgen/error_detection/N21 ),
    .I2(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and000092_5042 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and0000 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and000092  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [16]),
    .I2(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and00008_5039 ),
    .I3(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and000033_5040 ),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .I5(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and000068_5041 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and000092_5042 )
  );
  LUT5 #(
    .INIT ( 32'h7FFFFFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and000068  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [21]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [1]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [29]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [5]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and000068_5041 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFBFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and000033  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [23]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [6]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [3]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and000033_5040 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and00008  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [9]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [31]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [8]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [7]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [14]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and00008_5039 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_6_and0000115  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg5 [6]),
    .I1(\BU2/U0/G_RX.rxgen/error_detection/N21 ),
    .I2(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_6_and000092_5038 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_6_and0000 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_6_and000092  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15]),
    .I2(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_6_and00008_5035 ),
    .I3(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_6_and000033_5036 ),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .I5(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_6_and000068_5037 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_6_and000092_5038 )
  );
  LUT5 #(
    .INIT ( 32'h7FFFFFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_6_and000068  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [23]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [31]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [3]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [7]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [8]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_6_and000068_5037 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFBFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_6_and000033  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [9]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [14]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [16]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [1]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_6_and000033_5036 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_6_and00008  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [6]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [21]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [5]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [29]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_6_and00008_5035 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and00001197  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and00001110_5031 ),
    .I1(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and00001139_5032 ),
    .I2(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and00001175_5033 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/N20 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and00001175  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [14]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [1]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [29]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and00001175_5033 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBFFFFFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and00001139  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [3]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [2]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [6]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [7]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [8]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [22]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and00001139_5032 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and00001110  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [31]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [21]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [11]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [10]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [9]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [5]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and00001110_5031 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and000046  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [16]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [23]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [24]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [4]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and000046_5030 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and000010  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [17]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [30]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [0]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and000010_5029 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBFFFFFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_2_and000039  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [24]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [17]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [0]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [23]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_2_and000039_5028 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_2_and000010  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [16]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [13]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [4]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_2_and000010_5027 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \BU2/U0/G_TX.txgen/decode_frame/vlan_int186  (
    .I0(\BU2/U0/G_TX.txgen/decode_frame/vlan_int134_5025 ),
    .I1(\BU2/U0/G_TX.txgen/decode_frame/vlan_int170_5026 ),
    .I2(\BU2/U0/G_TX.txgen/decode_frame/len_type [6]),
    .O(\BU2/U0/G_TX.txgen/decode_frame/N01 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \BU2/U0/G_TX.txgen/decode_frame/vlan_int170  (
    .I0(\BU2/U0/G_TX.txgen/decode_frame/len_type [15]),
    .I1(\BU2/U0/G_TX.txgen/decode_frame/len_type [14]),
    .I2(\BU2/U0/G_TX.txgen/decode_frame/len_type [1]),
    .I3(\BU2/U0/G_TX.txgen/decode_frame/len_type [2]),
    .I4(\BU2/U0/G_TX.txgen/decode_frame/len_type [4]),
    .I5(\BU2/U0/G_TX.txgen/decode_frame/len_type [5]),
    .O(\BU2/U0/G_TX.txgen/decode_frame/vlan_int170_5026 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \BU2/U0/G_TX.txgen/decode_frame/vlan_int134  (
    .I0(\BU2/U0/G_TX.txgen/decode_frame/len_type [7]),
    .I1(\BU2/U0/G_TX.txgen/decode_frame/len_type [8]),
    .I2(\BU2/U0/G_TX.txgen/decode_frame/len_type [9]),
    .I3(\BU2/U0/G_TX.txgen/decode_frame/len_type [10]),
    .I4(\BU2/U0/G_TX.txgen/decode_frame/len_type [12]),
    .I5(\BU2/U0/G_TX.txgen/decode_frame/len_type [13]),
    .O(\BU2/U0/G_TX.txgen/decode_frame/vlan_int134_5025 )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and000030  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [7]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [2]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and000030_5024 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and000014  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [29]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [0]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [6]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and000014_5023 )
  );
  LUT5 #(
    .INIT ( 32'h7FFFFFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and00001135  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [5]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [1]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [10]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [14]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [31]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and00001135_5022 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and00001110  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [13]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [30]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [9]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [4]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [3]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and00001110_5021 )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5_and000050  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [0]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [3]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [4]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5_and000050_5020 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF7FFFFFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5_and000034  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [5]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [10]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [30]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [2]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5_and000034_5019 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5_and00001156  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/N22 ),
    .I1(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5_and00001114_5017 ),
    .I2(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5_and00001139_5018 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/N19 )
  );
  LUT5 #(
    .INIT ( 32'h7FFFFFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5_and00001139  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [9]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [7]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [13]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5_and00001139_5018 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5_and00001114  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [31]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [14]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [6]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [1]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [29]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5_and00001114_5017 )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_7_and000030  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [6]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [29]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_7_and000030_5016 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_7_and000014  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [2]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [0]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [7]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_7_and000014_5015 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_early_0_and000045  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg4 [0]),
    .I1(\BU2/U0/G_RX.rxgen/error_detection/N19 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [30]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [10]),
    .I4(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_early_0_and00008_5012 ),
    .I5(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_early_0_and000019_5013 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_early_0_and0000 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_early_0_and000019  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [2]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_early_0_and000019_5013 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_early_0_and00008  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [4]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [3]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [0]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [5]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_early_0_and00008_5012 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBFFFFFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and0000111  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [24]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [22]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [23]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [16]),
    .I5(\BU2/U0/N136 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/N22 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFDFFFFFFFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and0000111_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [11]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [17]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [8]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [21]),
    .O(\BU2/U0/N136 )
  );
  LUT6 #(
    .INIT ( 64'hF9F1F8F009010800 ))
  \BU2/U0/G_RX.rxgen/decode/number_of_bytes_0_mux0003  (
    .I0(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [6]),
    .I1(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [5]),
    .I2(\BU2/U0/G_RX.rxgen/decode/term_flag_reg_1611 ),
    .I3(\BU2/U0/N35 ),
    .I4(\BU2/U0/N133 ),
    .I5(\BU2/U0/G_RX.rxgen/decode/term_control_reg [0]),
    .O(\BU2/U0/G_RX.rxgen/decode/number_of_bytes_0_mux0003_1335 )
  );
  LUT6 #(
    .INIT ( 64'h0000000090010000 ))
  \BU2/U0/G_RX.rxgen/decode/number_of_bytes_0_mux0003_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [4]),
    .I1(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [3]),
    .I2(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [2]),
    .I3(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [1]),
    .I4(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [0]),
    .I5(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [7]),
    .O(\BU2/U0/N133 )
  );
  LUT6 #(
    .INIT ( 64'hD77D7DD782282882 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_12_mux0000  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [4]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_8_xor0001 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0002 ),
    .I4(\BU2/U0/N123 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [12]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_12_mux0000_3598 )
  );
  LUT6 #(
    .INIT ( 64'h3333001000100010 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<3>  (
    .I0(\BU2/U0/int_tx_data_avail [3]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/underrun_reg_3261 ),
    .I2(\BU2/U0/int_tx_data_avail [2]),
    .I3(\BU2/U0/N121 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_next_reg_3246 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate [3]),
    .O(\BU2/U0/G_TX.txgen/is_terminate [3])
  );
  LUT6 #(
    .INIT ( 64'hD77D7DD782282882 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_5_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_xor0002 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0001 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_5_xor0001 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_xor0001 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [5]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_5_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hD77D7DD782282882 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_xor0002 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_5_xor0001 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_xor0001 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_xor0002 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [6]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<19>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [11]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [35]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N51 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [19]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .O(\BU2/U0/int_tx_data[19] )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<21>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [13]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [37]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N51 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [21]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .O(\BU2/U0/int_tx_data[21] )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<25>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [17]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [41]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N51 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [25]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .O(\BU2/U0/int_tx_data[25] )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<27>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [19]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [43]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N51 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [27]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .O(\BU2/U0/int_tx_data[27] )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<29>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [21]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [45]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N51 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [29]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .O(\BU2/U0/int_tx_data[29] )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<2>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [18]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N51 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [10]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N27 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [2]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .O(\BU2/U0/int_tx_data[2] )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<31>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [23]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [47]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N51 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [31]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .O(\BU2/U0/int_tx_data[31] )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<49>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [41]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [1]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N22 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [49]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .O(\BU2/U0/int_tx_data[49] )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<51>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [43]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [3]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N22 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [51]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .O(\BU2/U0/int_tx_data[51] )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<53>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [45]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [5]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N22 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [53]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .O(\BU2/U0/int_tx_data[53] )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<55>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [47]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [7]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N22 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [55]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .O(\BU2/U0/int_tx_data[55] )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<57>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [49]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [9]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N22 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [57]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .O(\BU2/U0/int_tx_data[57] )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<59>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [51]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [11]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N22 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [59]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .O(\BU2/U0/int_tx_data[59] )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<61>1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [53]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [13]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N22 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [61]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .O(\BU2/U0/int_tx_data[61] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00101010 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_int_1_mux00051  (
    .I0(\BU2/U0/int_tx_data_avail [1]),
    .I1(\BU2/U0/int_tx_data_avail [7]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N72 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_3208 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3207 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N25 ),
    .O(\BU2/U0/G_TX.txgen/is_pad [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00101010 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_int_3_mux00051  (
    .I0(\BU2/U0/int_tx_data_avail [3]),
    .I1(\BU2/U0/int_tx_data_avail [7]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N72 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_3208 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3207 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N25 ),
    .O(\BU2/U0/G_TX.txgen/is_pad [3])
  );
  LUT6 #(
    .INIT ( 64'h2222200020002000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/last_bytes<1>1  (
    .I0(\BU2/U0/int_tx_data_avail [0]),
    .I1(\BU2/U0/int_tx_data_avail [7]),
    .I2(\BU2/U0/int_tx_data_avail [1]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N14 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N19 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N74 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/last_bytes [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAAAE ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_0_or00011  (
    .I0(\BU2/U0/G_TX.txgen/txframer/crc_data_reg [0]),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_data_and0000 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .I3(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [0]),
    .I4(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [1]),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_pad_d1 [0]),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_0_or0001 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<16>21  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [16]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [0]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [8]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N14 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<17>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [17]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [1]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [9]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N15 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<18>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [18]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [2]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [10]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N16 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<19>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [19]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [3]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [11]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N17 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<20>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [20]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [4]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [12]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N18 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<21>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [21]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [5]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [13]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N19 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<22>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [22]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [6]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [14]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N20 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/d_out_i<23>11  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [23]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [7]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [15]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/N21 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \BU2/U0/G_TX.txgen/decode_frame/vlan_int2  (
    .I0(\BU2/U0/G_TX.txgen/decode_frame/len_type [0]),
    .I1(\BU2/U0/G_TX.txgen/vlan_en_frame_4346 ),
    .I2(\BU2/U0/G_TX.txgen/decode_frame/len_type [11]),
    .I3(\BU2/U0/G_TX.txgen/decode_frame/len_type [3]),
    .I4(\BU2/U0/G_TX.txgen/decode_frame/N01 ),
    .O(\BU2/U0/G_TX.txgen/decode_frame/vlan_int )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<0>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [0]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<10>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [21]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [10]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<11>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [20]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [11]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<12>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [19]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [12]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<13>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [18]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [13]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<14>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [17]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [14]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<15>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [16]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [15]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<16>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [15]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [16]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<17>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [14]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [17]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<18>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [13]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [18]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<19>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [12]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [19]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<1>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [1]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<20>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [11]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [20]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<21>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [10]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [21]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<22>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [9]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [22]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<23>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [8]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [23]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<24>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [7]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [24]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<25>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [6]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [25]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<26>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [5]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [26]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<27>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [4]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [27]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<28>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [3]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [28]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<29>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [29]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<2>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [2]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<30>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [30]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<31>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [0]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [31]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<3>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [3]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<4>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [4]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<5>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [26]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [5]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<6>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [25]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [6]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<7>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [7]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<8>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [23]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [8]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc<9>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [22]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [9]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [9])
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_6_and0000111  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flags [0]),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flags [1]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [2]),
    .O(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_2_and0000 )
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  \BU2/U0/G_RX.rxgen/decode/terminate_control_or00061  (
    .I0(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [6]),
    .I1(\BU2/U0/G_RX.rxgen/decode/error_code_reg [6]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [6]),
    .O(\BU2/U0/G_RX.rxgen/decode/terminate_control_or0006 )
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  \BU2/U0/G_RX.rxgen/decode/terminate_control_or00071  (
    .I0(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [7]),
    .I1(\BU2/U0/G_RX.rxgen/decode/error_code_reg [7]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [7]),
    .O(\BU2/U0/G_RX.rxgen/decode/terminate_control_or0007 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_reg2_6_xor0001_Result1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [3]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_xor0001 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_reg2_6_xor0002_Result1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [1]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_xor0002 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_reg2_7_xor0003_Result1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0003 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_reg2_8_xor0001_Result1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [6]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [25]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_8_xor0001 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_5_and000011  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flags [4]),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flags [5]),
    .O(\BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl_1_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h0001010111111111 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_xor<5>141  (
    .I0(tx_ifg_delay_4[3]),
    .I1(tx_ifg_delay_4[4]),
    .I2(tx_ifg_delay_4[1]),
    .I3(tx_ifg_delay_4[0]),
    .I4(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I5(tx_ifg_delay_4[2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/N15 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA888 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_base_load_value_xor<4>111  (
    .I0(tx_ifg_delay_4[2]),
    .I1(tx_ifg_delay_4[1]),
    .I2(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I3(tx_ifg_delay_4[0]),
    .I4(tx_ifg_delay_4[3]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/N12 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_not000111  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg_701 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg2_707 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg2_702 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000221  (
    .I0(xgmii_rxd_11[4]),
    .I1(xgmii_rxd_11[3]),
    .I2(xgmii_rxc_12[2]),
    .I3(xgmii_rxc_12[1]),
    .I4(xgmii_rxd_11[1]),
    .I5(xgmii_rxd_11[7]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000221_4975 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000188  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or000010_4968 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or000021_4969 ),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or000061_4970 ),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or000097_4971 ),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000166_4972 ),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000170_4973 ),
    .O(\BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000188_4974 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000170  (
    .I0(xgmii_rxd_11[31]),
    .I1(xgmii_rxd_11[3]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000170_4973 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000166  (
    .I0(xgmii_rxd_11[27]),
    .I1(xgmii_rxd_11[28]),
    .I2(xgmii_rxd_11[23]),
    .I3(xgmii_rxd_11[22]),
    .I4(xgmii_rxd_11[7]),
    .I5(xgmii_rxd_11[4]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000166_4972 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or000097  (
    .I0(xgmii_rxd_11[15]),
    .I1(xgmii_rxd_11[19]),
    .I2(xgmii_rxd_11[14]),
    .I3(xgmii_rxd_11[13]),
    .I4(xgmii_rxd_11[30]),
    .I5(xgmii_rxd_11[29]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or000097_4971 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or000061  (
    .I0(xgmii_rxd_11[8]),
    .I1(xgmii_rxd_11[9]),
    .I2(xgmii_rxd_11[12]),
    .I3(xgmii_rxd_11[11]),
    .I4(xgmii_rxd_11[21]),
    .I5(xgmii_rxd_11[20]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or000061_4970 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or000021  (
    .I0(xgmii_rxd_11[17]),
    .I1(xgmii_rxd_11[18]),
    .I2(xgmii_rxd_11[1]),
    .I3(xgmii_rxd_11[24]),
    .I4(xgmii_rxd_11[25]),
    .I5(xgmii_rxd_11[26]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or000021_4969 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or000010  (
    .I0(xgmii_rxc_12[1]),
    .I1(xgmii_rxc_12[2]),
    .I2(xgmii_rxc_12[3]),
    .I3(xgmii_rxd_11[0]),
    .I4(xgmii_rxd_11[10]),
    .I5(xgmii_rxd_11[16]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or000010_4968 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/G_RX.rxgen/decode/end_of_padding_or000021  (
    .I0(\BU2/U0/G_RX.rxgen/decode/counter [12]),
    .I1(\BU2/U0/G_RX.rxgen/decode/counter [13]),
    .I2(\BU2/U0/G_RX.rxgen/decode/counter [14]),
    .I3(\BU2/U0/G_RX.rxgen/decode/counter [15]),
    .I4(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .I5(\BU2/U0/G_RX.rxgen/decode/counter [3]),
    .O(\BU2/U0/G_RX.rxgen/decode/end_of_padding_or000021_4967 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/G_RX.rxgen/decode/end_of_padding_or000010  (
    .I0(\BU2/U0/G_RX.rxgen/decode/counter [6]),
    .I1(\BU2/U0/G_RX.rxgen/decode/counter [7]),
    .I2(\BU2/U0/G_RX.rxgen/decode/counter [8]),
    .I3(\BU2/U0/G_RX.rxgen/decode/counter [9]),
    .I4(\BU2/U0/G_RX.rxgen/decode/counter [10]),
    .I5(\BU2/U0/G_RX.rxgen/decode/counter [11]),
    .O(\BU2/U0/G_RX.rxgen/decode/end_of_padding_or000010_4966 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80000000 ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_or0000  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [6]),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [5]),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [4]),
    .I3(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [3]),
    .I4(\BU2/U0/N75 ),
    .I5(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_or0000_515 )
  );
  LUT5 #(
    .INIT ( 32'h008000C0 ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_or0000_SW0  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [0]),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [1]),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [2]),
    .I3(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_507 ),
    .I4(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_499 ),
    .O(\BU2/U0/N75 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEEEFFEE ))
  \BU2/U0/G_TX.txgen/txframer/c_out_3_or0000  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .I3(\BU2/U0/N73 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/crc_data_and0000 ),
    .I5(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .O(\BU2/U0/G_TX.txgen/txframer/c_out_3_or0000_4118 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \BU2/U0/G_TX.txgen/txframer/c_out_3_or0000_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_pad_d1 [3]),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [3]),
    .O(\BU2/U0/N73 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAEAFFFFFFFFFF ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_underrun_or0000  (
    .I0(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [7]),
    .I2(\BU2/U0/N71 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [5]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [3]),
    .I5(\BU2/U0/int_underrun ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_underrun_or0000_2846 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_underrun_or0000_SW0  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_2845 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_2842 ),
    .O(\BU2/U0/N71 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAABAAAF ))
  \BU2/U0/G_TX.txgen/txframer/c_out_7_or0000  (
    .I0(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_data_and0000 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [7]),
    .I3(\BU2/U0/N69 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .I5(\BU2/U0/G_TX.txgen/txframer/is_error_comb ),
    .O(\BU2/U0/G_TX.txgen/txframer/c_out_7_or0000_4125 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/G_TX.txgen/txframer/c_out_7_or0000_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_reg [7]),
    .O(\BU2/U0/N69 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \BU2/U0/G_TX.txgen/decode_frame/multi_int1  (
    .I0(\BU2/U0/G_TX.txgen/decode_frame/broad_int ),
    .I1(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [0]),
    .O(\BU2/U0/G_TX.txgen/decode_frame/multi_int )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFFFFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and00001162  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and00001133_4955 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [17]),
    .I2(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and0000118_4954 ),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [2]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [30]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [13]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/N21 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFBFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and00001133  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [22]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [24]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [0]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and00001133_4955 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and0000118  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [10]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [4]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [11]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and0000118_4954 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/start_errors_1_mux000414  (
    .I0(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [1]),
    .I1(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [13]),
    .I2(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [15]),
    .I3(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [9]),
    .I4(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [14]),
    .I5(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [11]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/start_errors_1_mux000414_4953 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/start_errors_2_mux000314  (
    .I0(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [2]),
    .I1(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [19]),
    .I2(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [21]),
    .I3(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [23]),
    .I4(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [20]),
    .I5(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [17]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/start_errors_2_mux000314_4952 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/start_errors_3_mux000314  (
    .I0(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [3]),
    .I1(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [27]),
    .I2(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [29]),
    .I3(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [31]),
    .I4(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [28]),
    .I5(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [25]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/start_errors_3_mux000314_4951 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/start_errors_4_mux000314  (
    .I0(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [4]),
    .I1(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [35]),
    .I2(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [37]),
    .I3(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [39]),
    .I4(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [36]),
    .I5(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [33]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/start_errors_4_mux000314_4950 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/start_errors_5_mux000314  (
    .I0(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [5]),
    .I1(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [43]),
    .I2(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [45]),
    .I3(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [47]),
    .I4(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [44]),
    .I5(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [41]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/start_errors_5_mux000314_4949 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFFFF ))
  \BU2/U0/G_RX.rxgen/error_detection/start_errors_6_mux000314  (
    .I0(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [6]),
    .I1(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [51]),
    .I2(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [53]),
    .I3(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [55]),
    .I4(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [52]),
    .I5(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [49]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/start_errors_6_mux000314_4948 )
  );
  LUT6 #(
    .INIT ( 64'hD77D7DD782282882 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_13_mux0000  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_8_xor0001 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0003 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_xor0002 ),
    .I4(\BU2/U0/N67 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [13]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_13_mux0000_3600 )
  );
  LUT6 #(
    .INIT ( 64'h0000080000000000 ))
  \BU2/U0/G_RX.rxgen/error_detection/exceed_normal_frame_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/counter [7]),
    .I1(\BU2/U0/G_RX.rxgen/decode/counter [5]),
    .I2(\BU2/U0/G_RX.rxgen/decode/counter [9]),
    .I3(\BU2/U0/G_RX.rxgen/decode/counter [10]),
    .I4(\BU2/U0/N63 ),
    .I5(\BU2/U0/G_RX.rxgen/decode/counter [6]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/N24 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \BU2/U0/G_RX.rxgen/error_detection/exceed_normal_frame_and00001_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/jumbo_frames_held_2524 ),
    .I1(\BU2/U0/G_RX.rxgen/start_code_found_reg_2661 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/counter [8]),
    .O(\BU2/U0/N63 )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \BU2/U0/G_RX.rxgen/error_detection/exceed_normal_frame_and00002  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/N24 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/counter [3]),
    .I2(\BU2/U0/G_RX.rxgen/decode/counter [4]),
    .I3(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [6]),
    .I4(\NlwRenamedSig_OI_rx_statistics_vector[21] ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/exceed_normal_frame_and0000 )
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  \BU2/U0/G_RX.rxgen/decode/terminate_control_or00051  (
    .I0(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [5]),
    .I1(\BU2/U0/G_RX.rxgen/decode/error_code_reg [5]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [5]),
    .O(\BU2/U0/G_RX.rxgen/decode/terminate_control_or0005 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_reg2_12_xor0002_Result1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [7]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_12_xor0002 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_reg2_13_xor0002_Result1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [2]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_13_xor0002 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_reg2_15_xor0001_Result1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [4]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_15_xor0001 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mxor_reg2_4_xor0002_Result1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [5]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [26]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_xor0002 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_enable_or00001  (
    .I0(\BU2/U0/int_tx_data_avail [7]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_reached_3191 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_enable_or0000 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \BU2/U0/G_RX.rxgen/decode/length_match_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/start_flag_reg1_1648 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/length_match_cmp_eq0000 ),
    .O(\BU2/U0/G_RX.rxgen/decode/length_match_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_9_xor000070  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [17]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [19]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [12]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [30]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [31]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [16]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_9_xor000070_4945 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_9_xor000034  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [11]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [24]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [5]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [3]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [22]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [10]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_9_xor000034_4944 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_9_xor000070  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [17]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [19]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [12]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [30]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [31]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [16]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_9_xor000070_4943 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_9_xor000034  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [11]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [24]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [5]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [3]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [22]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [10]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_9_xor000034_4942 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFFFF ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/stage20_or000091  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/stage20_or000073_4941 ),
    .I1(xgmii_rxd_11[9]),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/stage20_or000011_4939 ),
    .I3(\BU2/U0/rsgen/G_RX.detect_link_fail/stage20_or000022_4940 ),
    .I4(xgmii_rxd_11[2]),
    .I5(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/stage20_or0000 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBFFFFFFF ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/stage20_or000073  (
    .I0(xgmii_rxc_12[3]),
    .I1(xgmii_rxc_12[0]),
    .I2(xgmii_rxd_11[7]),
    .I3(xgmii_rxd_11[4]),
    .I4(xgmii_rxd_11[3]),
    .I5(xgmii_rxd_11[8]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/stage20_or000073_4941 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/stage20_or000022  (
    .I0(xgmii_rxd_11[0]),
    .I1(xgmii_rxd_11[1]),
    .I2(xgmii_rxd_11[5]),
    .I3(xgmii_rxd_11[6]),
    .I4(xgmii_rxc_12[1]),
    .I5(xgmii_rxc_12[2]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/stage20_or000022_4940 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/stage20_or000011  (
    .I0(xgmii_rxd_11[10]),
    .I1(xgmii_rxd_11[11]),
    .I2(xgmii_rxd_11[12]),
    .I3(xgmii_rxd_11[13]),
    .I4(xgmii_rxd_11[14]),
    .I5(xgmii_rxd_11[15]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/stage20_or000011_4939 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFFFF ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/stage2_or000091  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/stage2_or000073_4938 ),
    .I1(xgmii_rxd_11[41]),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/stage2_or000011_4936 ),
    .I3(\BU2/U0/rsgen/G_RX.detect_link_fail/stage2_or000022_4937 ),
    .I4(xgmii_rxd_11[34]),
    .I5(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/stage2_or0000 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBFFFFFFF ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/stage2_or000073  (
    .I0(xgmii_rxc_12[7]),
    .I1(xgmii_rxc_12[4]),
    .I2(xgmii_rxd_11[39]),
    .I3(xgmii_rxd_11[36]),
    .I4(xgmii_rxd_11[35]),
    .I5(xgmii_rxd_11[40]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/stage2_or000073_4938 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/stage2_or000022  (
    .I0(xgmii_rxd_11[32]),
    .I1(xgmii_rxd_11[33]),
    .I2(xgmii_rxd_11[37]),
    .I3(xgmii_rxd_11[38]),
    .I4(xgmii_rxc_12[5]),
    .I5(xgmii_rxc_12[6]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/stage2_or000022_4937 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/stage2_or000011  (
    .I0(xgmii_rxd_11[42]),
    .I1(xgmii_rxd_11[43]),
    .I2(xgmii_rxd_11[44]),
    .I3(xgmii_rxd_11[45]),
    .I4(xgmii_rxd_11[46]),
    .I5(xgmii_rxd_11[47]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/stage2_or000011_4936 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_7_xor000071  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [11]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [7]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [13]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [31]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [16]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [18]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_7_xor000071_4935 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_7_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [24]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [29]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [26]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [5]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [3]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [22]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_7_xor000035_4934 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_7_xor000071  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [11]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [7]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [13]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [31]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [16]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [18]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_7_xor000071_4933 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_7_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [24]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [29]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [26]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [5]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [3]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [22]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_7_xor000035_4932 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/G_RX.rxgen/decode/stage1_or0000  (
    .I0(\BU2/U0/G_RX.rxgen/decode/length [14]),
    .I1(\BU2/U0/G_RX.rxgen/decode/length [13]),
    .I2(\BU2/U0/G_RX.rxgen/decode/length [6]),
    .I3(\BU2/U0/G_RX.rxgen/decode/length [15]),
    .I4(\BU2/U0/G_RX.rxgen/decode/length [9]),
    .I5(\BU2/U0/N59 ),
    .O(\BU2/U0/G_RX.rxgen/decode/stage1_or0000_1358 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/G_RX.rxgen/decode/stage1_or0000_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/length [12]),
    .I1(\BU2/U0/G_RX.rxgen/decode/length [7]),
    .I2(\BU2/U0/G_RX.rxgen/decode/length [10]),
    .I3(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/length [11]),
    .I5(\BU2/U0/G_RX.rxgen/decode/length [8]),
    .O(\BU2/U0/N59 )
  );
  LUT4 #(
    .INIT ( 16'h2226 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2-In1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1_948 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1_4452 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2_4453 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/_mux0001 )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \BU2/U0/G_RX.rxgen/decode/terminate_flag_and0000139  (
    .I0(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [6]),
    .I1(\BU2/U0/G_RX.rxgen/decode/error_code_reg [6]),
    .I2(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [7]),
    .I3(\BU2/U0/G_RX.rxgen/decode/error_code_reg [7]),
    .I4(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [5]),
    .I5(\BU2/U0/G_RX.rxgen/decode/error_code_reg [5]),
    .O(\BU2/U0/G_RX.rxgen/decode/terminate_flag_and0000139_4930 )
  );
  LUT4 #(
    .INIT ( 16'h6FF6 ))
  \BU2/U0/G_RX.rxgen/decode/terminate_flag_and000076  (
    .I0(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [2]),
    .I1(\BU2/U0/G_RX.rxgen/decode/error_code_reg [2]),
    .I2(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [3]),
    .I3(\BU2/U0/G_RX.rxgen/decode/error_code_reg [3]),
    .O(\BU2/U0/G_RX.rxgen/decode/terminate_flag_and000076_4929 )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \BU2/U0/G_RX.rxgen/decode/terminate_flag_and000049  (
    .I0(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [0]),
    .I1(\BU2/U0/G_RX.rxgen/decode/error_code_reg [0]),
    .I2(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [1]),
    .I3(\BU2/U0/G_RX.rxgen/decode/error_code_reg [1]),
    .I4(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [4]),
    .I5(\BU2/U0/G_RX.rxgen/decode/error_code_reg [4]),
    .O(\BU2/U0/G_RX.rxgen/decode/terminate_flag_and000049_4928 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_11_xor000084  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [4]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [15]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [8]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [27]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [19]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [6]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_11_xor000084_4927 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_11_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [5]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [23]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [22]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [30]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [16]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [18]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_11_xor000035_4926 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11_xor000084  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [4]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [15]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [8]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [27]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [19]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [6]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11_xor000084_4925 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [5]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [23]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [22]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [30]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [16]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [18]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11_xor000035_4924 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_4_xor000070  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [34]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [32]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [38]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [45]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [33]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [43]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_4_xor000070_4923 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_4_xor000034  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [39]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [60]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [61]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [57]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [48]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [55]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_4_xor000034_4922 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_14_xor000087  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [12]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [19]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [7]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [14]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [11]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [15]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_14_xor000087_4921 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_14_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [5]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [0]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [10]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [30]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [31]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [8]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_14_xor000035_4920 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_22_xor000071  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [15]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [11]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [8]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [27]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [25]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [19]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_22_xor000071_4919 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_22_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [5]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [26]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [3]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [22]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [16]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [18]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_22_xor000035_4918 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_24_xor0000102  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/setb_24_xor000035_4916 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb_22_xor0000_bdd10 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [13]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/setb_24_xor000084_4917 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [15]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_24_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_24_xor000084  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [8]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [16]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [27]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [6]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [12]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [7]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_24_xor000084_4917 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_24_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [24]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [23]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [0]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [26]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [3]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [31]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_24_xor000035_4916 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_28_xor000087  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [12]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [17]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [1]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [7]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [14]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [4]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_28_xor000087_4915 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_28_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [0]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [23]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [22]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [30]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [19]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [6]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_28_xor000035_4914 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4_xor000070  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [34]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [32]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [38]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [45]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [33]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [43]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4_xor000070_4913 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4_xor000034  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [60]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [61]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [57]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [48]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [55]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4_xor000034_4912 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_14_xor000087  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [12]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [19]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [7]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [14]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [11]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [15]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_14_xor000087_4911 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_14_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [5]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [0]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [10]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [30]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [31]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [8]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_14_xor000035_4910 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_xor000071  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [15]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [11]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [8]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [27]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [25]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [19]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_xor000071_4909 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [5]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [26]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [3]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [22]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [16]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [18]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_xor000035_4908 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_24_xor0000102  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_24_xor000035_4906 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_xor0000_bdd10 ),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [13]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_24_xor000084_4907 ),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [15]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_24_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_24_xor000084  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [8]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [16]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [27]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [6]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [12]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [7]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_24_xor000084_4907 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_24_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [24]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [23]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [0]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [26]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [3]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [31]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_24_xor000035_4906 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_28_xor000087  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [12]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [17]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [1]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [7]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [14]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [4]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_28_xor000087_4905 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_28_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [0]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [23]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [22]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [30]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [19]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [6]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_28_xor000035_4904 )
  );
  LUT6 #(
    .INIT ( 64'h1111111111111110 ))
  \BU2/U0/G_RX.rxgen/decode/terminate_control_mux0009<0>1  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_control_or0003 ),
    .I1(\BU2/U0/N57 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_control_or0007 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/terminate_control_or0006 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/terminate_control_or0005 ),
    .I5(\BU2/U0/G_RX.rxgen/decode/terminate_control_or0004 ),
    .O(\BU2/U0/G_RX.rxgen/decode/terminate_control_mux0009<0>1_1371 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF2F2FFF2 ))
  \BU2/U0/G_RX.rxgen/decode/terminate_control_mux0009<0>1_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [1]),
    .I1(\BU2/U0/G_RX.rxgen/decode/error_code_reg [1]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [2]),
    .I3(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [2]),
    .I4(\BU2/U0/G_RX.rxgen/decode/error_code_reg [2]),
    .I5(\BU2/U0/G_RX.rxgen/decode/terminate_flags [1]),
    .O(\BU2/U0/N57 )
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  \BU2/U0/G_RX.rxgen/decode/terminate_control_mux0009<2>15  (
    .I0(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [1]),
    .I1(\BU2/U0/G_RX.rxgen/decode/error_code_reg [1]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [1]),
    .O(\BU2/U0/G_RX.rxgen/decode/terminate_control_mux0009<2>15_4899 )
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_9_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_xor0001 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0002 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_8_xor0001 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [9]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_9_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'h5555040004000400 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_int<1>1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/underrun_reg_3261 ),
    .I1(\BU2/U0/int_tx_data_avail [0]),
    .I2(\BU2/U0/int_tx_data_avail [1]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N67 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_next_reg_3246 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate [1]),
    .O(\BU2/U0/G_TX.txgen/is_terminate [1])
  );
  LUT5 #(
    .INIT ( 32'hD77D8228 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_10_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0001 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0002 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [2]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [10]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_10_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'h4015441151045500 ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/Maccum_seq_cnt_xor<2>11  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_or0001 ),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/Maccum_seq_cnt_lut [1]),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/Maccum_seq_cnt_lut [0]),
    .I3(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt [2]),
    .I4(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt [0]),
    .I5(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt [1]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/Result [2])
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_7_cmp_eq00001  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [56]),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [57]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [61]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [59]),
    .I4(\BU2/U0/G_RX.rxgen/decode/N15 ),
    .O(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_7_cmp_eq0000 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/stage10_or000043  (
    .I0(xgmii_rxd_11[25]),
    .I1(xgmii_rxd_11[24]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/stage10_or000043_4893 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/stage10_or000032  (
    .I0(xgmii_rxd_11[18]),
    .I1(xgmii_rxd_11[19]),
    .I2(xgmii_rxd_11[20]),
    .I3(xgmii_rxd_11[21]),
    .I4(xgmii_rxd_11[22]),
    .I5(xgmii_rxd_11[23]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/stage10_or000032_4892 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/stage1_or000043  (
    .I0(xgmii_rxd_11[57]),
    .I1(xgmii_rxd_11[56]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/stage1_or000043_4891 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/stage1_or000032  (
    .I0(xgmii_rxd_11[50]),
    .I1(xgmii_rxd_11[51]),
    .I2(xgmii_rxd_11[52]),
    .I3(xgmii_rxd_11[53]),
    .I4(xgmii_rxd_11[54]),
    .I5(xgmii_rxd_11[55]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/stage1_or000032_4890 )
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \BU2/U0/G_RX.rxgen/synchronise/start_lane4_comb_and0000  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[36] ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[39] ),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[35] ),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[33] ),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[32] ),
    .I5(\BU2/U0/N46 ),
    .O(\BU2/U0/G_RX.rxgen/synchronise/start_lane4_comb )
  );
  LUT4 #(
    .INIT ( 16'hF7FF ))
  \BU2/U0/G_RX.rxgen/synchronise/start_lane4_comb_and0000_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[38] ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[37] ),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[34] ),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [4]),
    .O(\BU2/U0/N46 )
  );
  LUT6 #(
    .INIT ( 64'hD77D7DD782282882 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_xor0002 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0001 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_xor0002 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_xor0001 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [4]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_11_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [3]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_xor0001 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0001 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_8_xor0001 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [11]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_11_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_8_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [0]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_xor0001 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0001 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_8_xor0001 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [8]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_8_mux0000 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_out<10>11  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/N16 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \BU2/U0/G_RX.rxgen/decode/start_flag_and000011  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [63]),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [62]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [60]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [58]),
    .O(\BU2/U0/G_RX.rxgen/decode/N15 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_RX.rxgen/error_detection/exceed_vlan_frame_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/counter [4]),
    .I1(\BU2/U0/G_RX.rxgen/error_detection/N24 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/counter [3]),
    .I3(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [2]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/exceed_vlan_frame_and0000 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/start_found_or00001  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/start_lane0_comb ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/start_found_lane4_2214 ),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_2152 ),
    .O(\BU2/U0/G_RX.rxgen/synchronise/start_found_or0000 )
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  \BU2/U0/G_RX.rxgen/decode/terminate_control_or00041  (
    .I0(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [4]),
    .I1(\BU2/U0/G_RX.rxgen/decode/error_code_reg [4]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [4]),
    .O(\BU2/U0/G_RX.rxgen/decode/terminate_control_or0004 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \BU2/U0/G_RX.rxgen/decode/terminate_flags_7_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_7_cmp_eq0000 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [7]),
    .I2(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .O(\BU2/U0/G_RX.rxgen/decode/terminate_flags_7_and0000 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_or00011  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_mismatch_505 ),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_520 ),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_516 ),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_or0001 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_RX.rxgen/synchronise/start_found_lane4_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/start_lane4_comb ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_2216 ),
    .O(\BU2/U0/G_RX.rxgen/synchronise/start_found_lane4_and0000 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF8421FFFFFFFF ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_mismatch_or0000  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg [0]),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg [1]),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/last_seq_type [0]),
    .I3(\BU2/U0/rsgen/G_RX.detect_link_fail/last_seq_type [1]),
    .I4(\BU2/U0/N44 ),
    .I5(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg_528 ),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_mismatch_or0000_504 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_mismatch_or0000_SW0  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_516 ),
    .I1(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .O(\BU2/U0/N44 )
  );
  LUT6 #(
    .INIT ( 64'h0000900000019001 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_count<0>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [6]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [5]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [4]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [3]),
    .I4(\BU2/U0/N42 ),
    .I5(\BU2/U0/N41 ),
    .O(tx_statistics_vector[20])
  );
  LUT4 #(
    .INIT ( 16'hF7FF ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_count<0>_SW1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [2]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [1]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [7]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [0]),
    .O(\BU2/U0/N42 )
  );
  LUT4 #(
    .INIT ( 16'hFF6F ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_count<0>_SW0  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [2]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [1]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [0]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [7]),
    .O(\BU2/U0/N41 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_8_not00011127  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [11]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [1]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [13]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_8_not00011127_4878 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_8_not0001170  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [6]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [3]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [14]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [10]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [5]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_8_not0001170_4877 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_8_not0001134  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [8]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [8]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [8]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [22]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [2]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_8_not0001134_4876 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_9_not00011127  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [7]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [11]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [21]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [0]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_9_not00011127_4875 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_9_not0001170  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [14]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [6]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [29]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [4]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [1]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_9_not0001170_4874 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_9_not0001134  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [9]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [9]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [2]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [9]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [3]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_9_not0001134_4873 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_not00011127  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [11]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [13]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [28]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [18]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [19]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_not00011127_4872 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_not0001170  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [6]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [3]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [14]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [10]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [5]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [25]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_not0001170_4871 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_not0001134  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [20]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [8]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [8]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [8]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [22]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [2]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_not0001134_4870 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_not00011127  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [7]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [11]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [28]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [21]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [19]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [0]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_not00011127_4869 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_not0001170  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [14]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [6]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [29]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [4]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [1]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [12]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_not0001170_4868 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_not0001134  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [20]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [9]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [9]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [2]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [9]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [3]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_not0001134_4867 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_1_not00011127  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [21]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [31]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_1_not00011127_4866 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_1_not0001170  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [5]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [14]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [17]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [1]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [30]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_1_not0001170_4865 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_1_not0001134  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [1]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [1]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [2]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [3]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [6]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_1_not0001134_4864 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_22_not00011127  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [13]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [11]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [30]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [16]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [23]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_22_not00011127_4863 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_22_not0001170  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [29]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [6]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [5]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [4]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_22_not0001170_4862 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_22_not0001134  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [22]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [22]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [2]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [9]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [3]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_22_not0001134_4861 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_7_not00011127  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [7]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [0]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_7_not00011127_4860 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_7_not0001170  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [10]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [14]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [5]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [11]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [13]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_7_not0001170_4859 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_7_not0001134  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [7]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [7]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [22]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [2]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [9]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_7_not0001134_4858 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_not00011127  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [21]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [28]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [18]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [19]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [27]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [31]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_not00011127_4857 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_not0001170  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [5]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [14]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [17]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [1]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [12]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [30]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_not0001170_4856 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_not0001134  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [26]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [2]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [3]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [6]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_not0001134_4855 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_not00011127  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [13]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [11]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [30]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [28]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [16]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [23]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_not00011127_4854 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_not0001170  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [29]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [6]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [5]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [25]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [4]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [12]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_not0001170_4853 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_not0001134  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [20]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [22]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [22]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [2]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [9]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [3]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_not0001134_4852 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_not00011127  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [28]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [7]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [18]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [19]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [0]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [15]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_not00011127_4851 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_not0001170  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [10]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [14]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [5]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [25]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [11]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [13]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_not0001170_4850 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_not0001134  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [20]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [7]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [7]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [22]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [2]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [9]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_not0001134_4849 )
  );
  LUT4 #(
    .INIT ( 16'h9669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_11_not00011144  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_11_not0001134_4846 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_11_not0001170_4847 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_11_not00011127_4848 ),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [24]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_11_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_11_not00011127  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [16]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [23]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_11_not00011127_4848 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_11_not0001170  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [4]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [1]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [11]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [13]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_11_not0001170_4847 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_11_not0001134  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [11]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [11]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [8]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [22]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [9]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_11_not0001134_4846 )
  );
  LUT4 #(
    .INIT ( 16'h9669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_24_not00011144  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_24_not0001134_4843 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_24_not0001170_4844 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_24_not00011127_4845 ),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_24_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_24_not00011127  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [0]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [31]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [16]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [23]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_24_not00011127_4845 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_24_not0001170  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [5]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [4]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [11]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [7]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_24_not0001170_4844 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_24_not0001134  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [24]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [24]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [24]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [8]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [3]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [29]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_24_not0001134_4843 )
  );
  LUT4 #(
    .INIT ( 16'h9669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_27_not00011144  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_27_not0001134_4840 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_27_not0001170_4841 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_27_not00011127_4842 ),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [24]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_27_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_27_not00011127  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [21]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [0]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [31]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [16]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [23]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_27_not00011127_4842 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_27_not0001170  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [11]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [17]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [13]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [30]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [7]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_27_not0001170_4841 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_27_not0001134  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [27]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [27]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [8]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [10]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [29]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_27_not0001134_4840 )
  );
  LUT4 #(
    .INIT ( 16'h9669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_8_xor0000144  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/setb_8_xor000034_4837 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb_8_xor000070_4838 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/setb_8_xor0000127_4839 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [4]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_8_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_8_xor0000127  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [25]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [18]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [6]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [17]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [12]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [11]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_8_xor0000127_4839 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_8_xor000070  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [0]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [29]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [26]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [3]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [30]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [31]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_8_xor000070_4838 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_8_xor000034  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [13]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [28]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [20]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [9]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [21]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [23]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_8_xor000034_4837 )
  );
  LUT4 #(
    .INIT ( 16'h9669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_not00011144  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_not0001134_4834 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_not0001170_4835 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_not00011127_4836 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [24]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_not00011127  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [19]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [18]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [27]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [16]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [23]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [15]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_not00011127_4836 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_not0001170  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [4]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [25]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [12]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [11]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [13]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_not0001170_4835 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_not0001134  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [26]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [11]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [11]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [8]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [22]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [9]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_not0001134_4834 )
  );
  LUT4 #(
    .INIT ( 16'h9669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_not00011144  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_not0001134_4831 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_not0001170_4832 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_not00011127_4833 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [15]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_not00011127  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [19]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [18]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [31]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [16]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [23]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_not00011127_4833 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_not0001170  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [25]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [5]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [4]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [11]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [7]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [28]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_not0001170_4832 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_not0001134  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [24]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [24]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [24]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [8]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [3]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [29]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_not0001134_4831 )
  );
  LUT4 #(
    .INIT ( 16'h9669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_not00011144  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_not0001134_4828 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_not0001170_4829 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_not00011127_4830 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [24]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_not00011127  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [18]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [21]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [31]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [16]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [23]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_not00011127_4830 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_not0001170  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [11]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [17]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [13]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [30]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [7]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [28]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_not0001170_4829 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_not0001134  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [26]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [27]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [27]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [8]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [10]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [29]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_not0001134_4828 )
  );
  LUT4 #(
    .INIT ( 16'h9669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8_xor0000144  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8_xor000034_4825 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8_xor000070_4826 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8_xor0000127_4827 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [4]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8_xor0000127  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [25]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [18]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [6]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [17]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [12]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [11]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8_xor0000127_4827 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8_xor000070  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [0]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [29]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [26]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [3]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [30]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [31]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8_xor000070_4826 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8_xor000034  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [13]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [28]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [20]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [9]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [21]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [23]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8_xor000034_4825 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_10_not00011129  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_10_not0001135_4822 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_10_not0001171_4823 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_10_not00011127_4824 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_10_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_10_not00011127  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [10]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [10]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [8]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [3]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [10]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_10_not00011127_4824 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_10_not0001171  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [0]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [31]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [23]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [24]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_10_not0001171_4823 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_10_not0001135  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [1]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [4]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [30]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [7]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_10_not0001135_4822 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_14_not00011129  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_14_not0001135_4819 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_14_not0001171_4820 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_14_not00011127_4821 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_14_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_14_not00011127  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [14]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [14]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [22]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [29]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [17]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_14_not00011127_4821 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_14_not0001171  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [31]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [16]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [23]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [24]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_14_not0001171_4820 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_14_not0001135  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [1]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [11]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [21]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [0]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_14_not0001135_4819 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_23_not00011129  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_23_not0001135_4816 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_23_not0001171_4817 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_23_not00011127_4818 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_23_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_23_not00011127  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [24]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [23]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [23]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [22]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [2]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [3]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_23_not00011127_4818 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_23_not0001171  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [7]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [23]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_23_not0001171_4817 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_23_not0001135  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [14]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [6]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [10]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [4]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [17]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [30]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_23_not0001135_4816 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_25_not00011129  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_25_not0001135_4813 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_25_not0001171_4814 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_25_not00011127_4815 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_25_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_25_not00011127  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [25]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [25]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [8]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [9]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [6]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_25_not00011127_4815 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_25_not0001171  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [30]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [16]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [24]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_25_not0001171_4814 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_25_not0001135  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [5]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [29]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [4]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [17]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [1]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_25_not0001135_4813 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_26_not00011129  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_26_not0001135_4810 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_26_not0001171_4811 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_26_not00011127_4812 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_26_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_26_not00011127  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [26]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [26]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [22]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [9]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [6]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_26_not00011127_4812 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_26_not0001171  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [7]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [16]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [23]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_26_not0001171_4811 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_26_not0001135  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [29]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [10]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [17]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [30]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_26_not0001135_4810 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_28_not00011129  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_28_not0001135_4807 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_28_not0001171_4808 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_28_not00011127_4809 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_28_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_28_not00011127  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [24]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [28]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [28]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [8]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [22]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [9]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_28_not00011127_4809 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_28_not0001171  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [30]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [11]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [31]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_28_not0001171_4808 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_28_not0001135  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [29]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [14]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [17]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [1]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_28_not0001135_4807 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_5_not00011129  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_5_not0001135_4804 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_5_not0001171_4805 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_5_not00011127_4806 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_5_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_5_not00011127  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [23]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [5]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [5]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [8]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [22]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [9]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_5_not00011127_4806 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_5_not0001171  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [21]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [7]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [31]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_5_not0001171_4805 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_5_not0001135  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [10]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [14]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [29]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [5]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [17]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_5_not0001135_4804 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_1_xor0000130  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/setb_1_xor000035_4801 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb_1_xor000071_4802 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/setb_1_xor0000128_4803 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_1_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_1_xor0000128  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [29]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [28]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [0]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [26]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [5]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [3]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_1_xor0000128_4803 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_1_xor000071  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [1]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [12]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [7]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [14]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [4]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [13]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_1_xor000071_4802 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_1_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [30]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [10]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [16]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [25]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [19]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [17]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_1_xor000035_4801 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_not00011129  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_not0001135_4798 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_not0001171_4799 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_not00011127_4800 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_not00011127  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [20]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [10]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [10]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [8]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [3]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [10]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_not00011127_4800 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_not0001171  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [27]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [0]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [31]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [23]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [24]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [26]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_not0001171_4799 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_not0001135  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [1]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [4]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [30]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [7]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [28]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [18]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_not0001135_4798 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_not00011129  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_not0001135_4795 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_not0001171_4796 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_not00011127_4797 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_not00011127  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [20]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [14]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [14]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [22]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [29]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [17]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_not00011127_4797 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_not0001171  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [31]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [27]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [16]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [23]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [24]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [26]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_not0001171_4796 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_not0001135  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [12]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [1]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [11]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [21]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [19]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [0]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_not0001135_4795 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_not00011129  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_not0001135_4792 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_not0001171_4793 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_not00011127_4794 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_not00011127  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [24]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [23]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [23]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [22]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [2]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [3]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_not00011127_4794 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_not0001171  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [28]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [7]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [18]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [27]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [23]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [15]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_not0001171_4793 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_not0001135  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [14]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [6]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [10]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [4]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [17]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [30]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_not0001135_4792 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_not00011129  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_not0001135_4789 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_not0001171_4790 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_not00011127_4791 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_not00011127  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [20]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [25]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [25]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [8]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [9]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [6]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_not00011127_4791 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_not0001171  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [30]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [12]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [19]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [16]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [24]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [26]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_not0001171_4790 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_not0001135  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [5]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [29]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [25]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [4]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [17]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [1]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_not0001135_4789 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_not00011129  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_not0001135_4786 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_not0001171_4787 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_not00011127_4788 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_not00011127  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [20]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [26]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [26]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [22]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [9]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [6]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_not00011127_4788 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_not0001171  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [28]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [7]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [27]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [16]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [23]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [15]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_not0001171_4787 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_not0001135  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [29]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [10]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [25]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [17]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [12]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [30]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_not0001135_4786 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_not00011129  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_not0001135_4783 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_not0001171_4784 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_not00011127_4785 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_not00011127  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [24]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [28]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [28]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [8]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [22]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [9]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_not00011127_4785 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_not0001171  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [30]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [11]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [18]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [19]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [27]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [31]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_not0001171_4784 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_not0001135  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [29]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [14]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [25]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [17]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [1]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [12]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_not0001135_4783 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_not00011129  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_not0001135_4780 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_not0001171_4781 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_not00011127_4782 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_not00011127  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [23]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [5]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [5]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [8]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [22]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [9]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_not00011127_4782 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_not0001171  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [21]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [7]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [18]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [19]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [27]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [31]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_not0001171_4781 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_not0001135  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [10]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [14]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [29]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [5]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [17]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [12]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_not0001135_4780 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1_xor0000130  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1_xor000035_4777 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1_xor000071_4778 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1_xor0000128_4779 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1_xor0000128  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [29]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [28]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [0]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [26]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [5]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [3]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1_xor0000128_4779 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1_xor000071  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [1]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [12]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [7]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [14]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [4]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [13]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1_xor000071_4778 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [30]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [10]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [16]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [25]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [19]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [17]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1_xor000035_4777 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_0_not00011116  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_0_not0001135_4774 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_0_not0001160_4775 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_0_not00011114_4776 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_0_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_0_not00011114  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [0]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [0]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [22]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [2]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [29]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_0_not00011114_4776 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_0_not0001160  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [31]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [0]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [16]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [23]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_0_not0001160_4775 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_0_not0001135  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [5]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [13]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [21]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_0_not0001135_4774 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_12_not00011116  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_12_not0001135_4771 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_12_not0001160_4772 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_12_not00011114_4773 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_12_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_12_not00011114  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [12]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [12]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [22]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [9]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [14]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_12_not00011114_4773 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_12_not0001160  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [31]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [24]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_12_not0001160_4772 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_12_not0001135  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [29]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [10]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [17]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [21]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_12_not0001135_4771 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_13_not00011116  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_13_not0001135_4768 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_13_not0001160_4769 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_13_not00011114_4770 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_13_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_13_not00011114  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [13]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [13]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [22]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [10]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_13_not00011114_4770 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_13_not0001160  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [16]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [0]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [23]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_13_not0001160_4769 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_13_not0001135  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [30]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [11]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [21]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_13_not0001135_4768 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_15_not00011116  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_15_not0001135_4765 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_15_not0001160_4766 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_15_not00011114_4767 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_15_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_15_not00011114  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [15]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [15]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [22]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [2]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_15_not00011114_4767 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_15_not0001160  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [21]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [23]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [24]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_15_not0001160_4766 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_15_not0001135  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [1]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [17]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [13]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [30]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_15_not0001135_4765 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_29_not00011116  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_29_not0001135_4762 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_29_not0001160_4763 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_29_not00011114_4764 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_29_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_29_not00011114  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [29]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [29]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [2]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [9]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [10]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_29_not00011114_4764 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_29_not0001160  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [31]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [23]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_29_not0001160_4763 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_29_not0001135  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [13]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [30]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_29_not0001135_4762 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_30_not00011116  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_30_not0001135_4759 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_30_not0001160_4760 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_30_not00011114_4761 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_30_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_30_not00011114  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [30]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [30]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [3]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [14]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [10]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_30_not00011114_4761 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_30_not0001160  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [31]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [16]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [24]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_30_not0001160_4760 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_30_not0001135  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [11]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [29]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [13]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [21]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [0]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_30_not0001135_4759 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_3_not00011116  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_3_not0001135_4756 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_3_not0001160_4757 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_3_not00011114_4758 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_3_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_3_not00011114  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [3]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [3]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [8]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [22]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [6]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_3_not00011114_4758 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_3_not0001160  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [0]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [21]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [24]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_3_not0001160_4757 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_3_not0001135  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [4]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [5]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [1]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [13]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [7]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_3_not0001135_4756 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_4_not00011116  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_4_not0001135_4753 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_4_not0001160_4754 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_4_not00011114_4755 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_4_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_4_not00011114  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [4]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [4]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [8]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [9]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [6]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_4_not00011114_4755 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_4_not0001160  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [31]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [16]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_4_not0001160_4754 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_4_not0001135  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [14]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [1]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [13]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [7]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_4_not0001135_4753 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_6_not00011116  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_6_not0001135_4750 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_6_not0001160_4751 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_6_not00011114_4752 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_6_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_6_not00011114  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [6]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [6]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [8]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [22]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [9]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_6_not00011114_4752 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_6_not0001160  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [23]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [24]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_6_not0001160_4751 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_6_not0001135  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [10]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [6]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [11]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [13]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [30]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_6_not0001135_4750 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_11_xor0000116  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_11_xor000035_4747 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/seta_11_xor000060_4748 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta_11_xor0000114_4749 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_11_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_11_xor0000114  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [39]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [59]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [51]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [36]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [60]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [48]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_11_xor0000114_4749 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_11_xor000060  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [46]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [37]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [63]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [32]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [35]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_11_xor000060_4748 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_11_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [38]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [49]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [47]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [62]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [43]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [54]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_11_xor000035_4747 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_27_xor0000116  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/setb_27_xor000035_4744 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb_27_xor000060_4745 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/setb_27_xor0000114_4746 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_27_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_27_xor0000114  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [13]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [20]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [2]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [21]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [23]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [24]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_27_xor0000114_4746 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_27_xor000060  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [1]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [8]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [7]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [14]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [15]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_27_xor000060_4745 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_27_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [5]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [0]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [3]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [10]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [31]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [18]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_27_xor000035_4744 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_not00011116  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_not0001135_4741 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_not0001160_4742 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_not00011114_4743 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_not00011114  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [26]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [0]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [0]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [22]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [2]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [29]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_not00011114_4743 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_not0001160  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [31]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [0]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [16]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [23]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [15]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_not0001160_4742 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_not0001135  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [12]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [5]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [13]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [28]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [21]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [18]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_not0001135_4741 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_not00011116  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_not0001135_4738 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_not0001160_4739 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_not00011114_4740 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_not00011114  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [20]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [12]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [12]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [22]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [9]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [14]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_not00011114_4740 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_not0001160  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [27]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [19]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [31]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [15]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [24]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_not0001160_4739 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_not0001135  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [29]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [10]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [25]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [17]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [21]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [18]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_not0001135_4738 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_not00011116  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_not0001135_4735 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_not0001160_4736 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_not00011114_4737 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_not00011114  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [20]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [13]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [13]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [22]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [10]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [25]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_not00011114_4737 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_not0001160  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [16]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [0]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [23]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [15]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [26]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_not0001160_4736 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_not0001135  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [30]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [11]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [28]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [21]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [18]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [19]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_not0001135_4735 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_not00011116  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_not0001135_4732 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_not0001160_4733 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_not00011114_4734 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_not00011114  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [20]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [15]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [15]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [22]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [2]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [25]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_not00011114_4734 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_not0001160  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [18]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [21]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [27]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [23]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [24]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_not0001160_4733 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_not0001135  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [1]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [17]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [12]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [13]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [30]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [28]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_not0001135_4732 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_not00011116  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_not0001135_4729 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_not0001160_4730 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_not00011114_4731 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_not00011114  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [20]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [29]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [29]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [2]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [9]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [10]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_not00011114_4731 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_not0001160  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [31]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [19]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [23]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [15]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [26]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_not0001160_4730 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_not0001135  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [12]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [25]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [13]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [30]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [28]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [18]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_not0001135_4729 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_not00011116  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_not0001135_4726 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_not0001160_4727 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_not00011114_4728 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_not00011114  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [20]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [30]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [30]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [3]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [14]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [10]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_not00011114_4728 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_not0001160  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [31]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [27]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [16]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [24]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [26]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_not0001160_4727 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_not0001135  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [11]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [29]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [13]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [21]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [19]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [0]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_not0001135_4726 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_not00011116  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_not0001135_4723 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_not0001160_4724 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_not00011114_4725 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_not00011114  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [20]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [3]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [3]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [8]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [22]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [6]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_not00011114_4725 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_not0001160  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [0]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [21]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [27]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [24]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [26]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_not0001160_4724 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_not0001135  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [4]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [5]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [13]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [7]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [28]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_not0001135_4723 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_not00011116  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_not0001135_4720 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_not0001160_4721 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_not00011114_4722 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_not00011114  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [26]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [4]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [4]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [8]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [9]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [6]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_not00011114_4722 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_not0001160  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [27]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [18]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [31]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [16]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [15]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_not0001160_4721 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_not0001135  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [25]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [14]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [12]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [13]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [7]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_not0001135_4720 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_not00011116  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_not0001135_4717 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_not0001160_4718 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_not00011114_4719 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_not00011114  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [20]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [6]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [6]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [8]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [22]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [9]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_not00011114_4719 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_not0001160  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [19]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [18]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [23]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [15]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [24]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_not0001160_4718 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_not0001135  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [10]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [6]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [11]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [13]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [30]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [28]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_not0001135_4717 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11_xor0000116  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11_xor000035_4714 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11_xor000060_4715 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11_xor0000114_4716 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11_xor0000114  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [59]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [51]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [36]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [60]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [48]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11_xor0000114_4716 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11_xor000060  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [46]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [37]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [63]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [32]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [35]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11_xor000060_4715 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [38]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [49]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [47]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [62]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [43]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [54]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11_xor000035_4714 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27_xor0000116  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27_xor000035_4711 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27_xor000060_4712 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27_xor0000114_4713 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27_xor0000114  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [13]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [20]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [2]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [21]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [23]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [24]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27_xor0000114_4713 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27_xor000060  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [1]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [8]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [7]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [14]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [15]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27_xor000060_4712 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [5]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [0]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [3]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [10]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [31]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [18]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27_xor000035_4711 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_2_not00011103  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [2]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [2]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [3]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [6]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [5]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_2_not00011103_4710 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_2_not0001135  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [4]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [7]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [21]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_2_not0001135_4709 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_31_not00011103  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [31]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [31]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [22]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [14]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_31_not00011103_4708 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_31_not0001135  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [17]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [4]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [1]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [11]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [30]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_31_not0001135_4707 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_13_xor0000104  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [53]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [60]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [61]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [57]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [41]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [58]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_13_xor0000104_4706 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_13_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [38]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [49]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [45]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [47]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [62]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [50]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_13_xor000035_4705 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_2_xor0000104  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [57]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [61]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [55]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [49]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [45]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [33]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_2_xor0000104_4704 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_2_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [62]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [47]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [50]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [56]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [54]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [37]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_2_xor000035_4703 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_7_xor0000104  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [60]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [42]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [53]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [61]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [40]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [41]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_7_xor0000104_4702 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_7_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [48]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [58]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [55]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [38]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [47]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [56]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_7_xor000035_4701 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_10_xor0000104  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [21]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [28]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [23]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [24]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [0]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [5]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_10_xor0000104_4700 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_10_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [30]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [3]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [31]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [8]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [27]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [1]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_10_xor000035_4699 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_23_xor0000104  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [9]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [28]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [21]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [29]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [24]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [3]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_23_xor0000104_4698 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_23_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [8]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [16]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [27]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [25]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [17]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [1]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_23_xor000035_4697 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_25_xor0000104  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [23]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [2]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [26]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [5]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [22]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [30]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_25_xor0000104_4696 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_25_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [25]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [27]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [19]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [6]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [12]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [1]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_25_xor000035_4695 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_RX.rxgen/decode/less_than_10bytes_and0000104  (
    .I0(\BU2/U0/G_RX.rxgen/decode/less_than_10bytes_and000060_4693 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/less_than_10bytes_and0000103_4694 ),
    .O(\BU2/U0/G_RX.rxgen/decode/less_than_10bytes_and0000 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \BU2/U0/G_RX.rxgen/decode/less_than_10bytes_and0000103  (
    .I0(\BU2/U0/G_RX.rxgen/decode/start_flag_reg1_1648 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [39]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [38]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [37]),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [36]),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [35]),
    .O(\BU2/U0/G_RX.rxgen/decode/less_than_10bytes_and0000103_4694 )
  );
  LUT6 #(
    .INIT ( 64'h000400040004000C ))
  \BU2/U0/G_RX.rxgen/decode/less_than_10bytes_and000060  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [43]),
    .I1(\BU2/U0/G_RX.rxgen/decode/less_than_10bytes_and000040_4692 ),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [44]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [45]),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [41]),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [42]),
    .O(\BU2/U0/G_RX.rxgen/decode/less_than_10bytes_and000060_4693 )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \BU2/U0/G_RX.rxgen/decode/less_than_10bytes_and000040  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [33]),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [34]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [32]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [47]),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [46]),
    .O(\BU2/U0/G_RX.rxgen/decode/less_than_10bytes_and000040_4692 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_not00011103  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [20]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [2]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [3]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [6]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [5]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_not00011103_4691 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_not0001135  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [4]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [25]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [12]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [7]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [21]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [19]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_not0001135_4690 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_not00011103  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [20]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [31]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [31]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [22]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [14]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [25]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_not00011103_4689 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_not0001135  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [17]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [4]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [12]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [11]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [30]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_not0001135_4688 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_13_xor0000104  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [53]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [60]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [61]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [57]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [41]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [58]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_13_xor0000104_4687 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_13_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [38]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [49]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [45]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [47]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [62]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [50]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_13_xor000035_4686 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_2_xor0000104  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [57]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [61]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [55]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [49]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [45]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [33]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_2_xor0000104_4685 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_2_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [62]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [47]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [50]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [56]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [54]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [37]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_2_xor000035_4684 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_7_xor0000104  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [60]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [42]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [53]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [61]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [40]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [41]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_7_xor0000104_4683 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_7_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [48]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [58]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [55]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [38]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [47]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [56]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_7_xor000035_4682 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_10_xor0000104  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [21]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [28]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [23]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [24]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [0]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [5]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_10_xor0000104_4681 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_10_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [30]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [3]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [31]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [8]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [27]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [1]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_10_xor000035_4680 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_23_xor0000104  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [9]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [28]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [21]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [29]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [24]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [3]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_23_xor0000104_4679 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_23_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [8]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [16]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [27]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [25]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [17]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [1]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_23_xor000035_4678 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_25_xor0000104  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [23]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [2]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [26]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [5]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [22]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [30]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_25_xor0000104_4677 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_25_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [25]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [27]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [19]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [6]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [12]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [1]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_25_xor000035_4676 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_26_xor000083  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [39]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [59]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [60]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [53]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [40]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_26_xor000083_4675 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_3_xor000083  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [32]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [36]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [60]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [53]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [61]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_3_xor000083_4674 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_5_xor000083  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [39]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [59]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [42]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [60]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [53]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_5_xor000083_4673 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_0_xor000083  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [13]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [9]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [2]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [29]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [0]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_0_xor000083_4672 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_15_xor000083  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [13]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [9]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [29]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [3]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [10]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_15_xor000083_4671 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_29_xor000083  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [13]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [21]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [29]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [0]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [5]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_29_xor000083_4670 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_3_xor000083  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [4]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [9]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [23]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [24]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [26]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_3_xor000083_4669 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_4_xor000083  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [13]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [23]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [24]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [0]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [5]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_4_xor000083_4668 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_26_xor000083  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [59]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [60]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [53]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [40]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_26_xor000083_4667 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_3_xor000083  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [32]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [36]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [60]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [53]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [61]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_3_xor000083_4666 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_5_xor000083  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [59]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [42]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [60]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [53]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_5_xor000083_4665 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_0_xor000083  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [13]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [9]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [2]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [29]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [0]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_0_xor000083_4664 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_15_xor000083  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [13]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [9]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [29]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [3]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [10]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_15_xor000083_4663 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_29_xor000083  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [13]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [21]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [29]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [0]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [5]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_29_xor000083_4662 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_3_xor000083  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [4]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [9]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [23]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [24]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [26]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_3_xor000083_4661 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_4_xor000083  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [13]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [23]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [24]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [0]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [5]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_4_xor000083_4660 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_19_not0001187  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [19]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [19]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [8]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [22]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [3]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_19_not0001187_4659 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_19_not0001135  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [17]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [6]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [1]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_19_not0001135_4658 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_20_not0001187  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [20]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [20]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [2]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [9]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [29]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_20_not0001187_4657 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_20_not0001135  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [1]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [4]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [7]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_20_not0001135_4656 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_21_not0001187  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [21]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [21]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [8]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [2]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [3]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_21_not0001187_4655 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_21_not0001135  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [29]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [10]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [5]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [17]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [30]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [21]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_21_not0001135_4654 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_12_xor0000100  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_12_xor000024_4652 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [33]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta_12_xor000060_4653 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [32]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/seta_12_xor0000_bdd8 ),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [39]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_12_xor0000 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_12_xor000060  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [50]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [62]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [54]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [46]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [63]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_12_xor000060_4653 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_12_xor000024  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [57]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [61]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [58]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [48]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [45]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_12_xor000024_4652 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_14_xor000060  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [43]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [49]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [56]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [44]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [37]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_14_xor000060_4651 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_16_xor000088  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [51]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [59]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [42]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [41]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [58]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [55]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_16_xor000088_4650 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_16_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [50]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [33]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [44]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [37]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [46]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [63]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_16_xor000035_4649 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_17_xor000088  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [40]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [36]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [57]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [41]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [58]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [49]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_17_xor000088_4648 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_17_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [45]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [38]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [33]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [62]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [50]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [43]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_17_xor000035_4647 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_22_xor000088  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [51]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [52]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [36]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [40]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [49]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [45]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_22_xor000088_4646 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_22_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [44]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [47]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [54]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [37]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [63]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [32]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_22_xor000035_4645 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_23_xor000088  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [57]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [36]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [48]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [47]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [62]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [50]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_23_xor000088_4644 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_23_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [44]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [43]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [54]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [37]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [46]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [63]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_23_xor000035_4643 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_28_xor000088  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [36]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [51]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [42]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [61]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [57]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [41]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_28_xor000088_4642 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_28_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [55]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [58]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [38]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [33]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [43]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [37]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_28_xor000035_4641 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_29_xor000088  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [42]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [36]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [60]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [40]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [57]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [41]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_29_xor000088_4640 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_29_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [50]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [38]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [56]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [54]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [37]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [32]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_29_xor000035_4639 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_6_xor000060  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [38]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [49]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [33]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [62]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [43]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_6_xor000060_4638 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_26_xor000071  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [1]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [6]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [14]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [11]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [15]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [4]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_26_xor000071_4637 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_2_xor000088  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [24]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [28]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [26]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [5]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [10]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [31]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_2_xor000088_4636 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_2_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [27]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [8]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [25]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [19]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [6]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [12]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_2_xor000035_4635 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_5_xor000071  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [17]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [19]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [12]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [14]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [4]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [13]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_5_xor000071_4634 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_not0001187  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [15]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [19]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [19]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [8]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [22]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [3]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_not0001187_4633 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_not0001135  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [17]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [6]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [1]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [28]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [18]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [19]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_not0001135_4632 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_not0001187  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [20]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [20]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [20]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [2]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [9]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [29]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_not0001187_4631 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_not0001135  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [1]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [4]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [7]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [28]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [18]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [19]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_not0001135_4630 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_not0001187  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [20]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [21]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [21]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [8]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [2]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [3]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_not0001187_4629 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_not0001135  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [29]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [10]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [5]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [17]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [30]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [21]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_not0001135_4628 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12_xor0000100  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12_xor000024_4626 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [33]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12_xor000060_4627 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [32]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12_xor0000_bdd8 ),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12_xor0000 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12_xor000060  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [50]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [62]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [54]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [46]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [63]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12_xor000060_4627 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12_xor000024  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [57]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [61]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [58]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [48]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [45]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12_xor000024_4626 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_14_xor000060  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [43]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [49]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [56]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [44]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [37]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_14_xor000060_4625 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_16_xor000088  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [51]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [59]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [42]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [41]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [58]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [55]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_16_xor000088_4624 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_16_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [50]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [33]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [44]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [37]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [46]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [63]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_16_xor000035_4623 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_17_xor000088  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [40]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [36]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [57]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [41]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [58]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [49]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_17_xor000088_4622 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_17_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [45]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [38]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [33]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [62]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [50]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [43]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_17_xor000035_4621 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_22_xor000088  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [51]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [52]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [36]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [40]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [49]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [45]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_22_xor000088_4620 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_22_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [44]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [47]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [54]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [37]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [63]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [32]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_22_xor000035_4619 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_23_xor000088  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [57]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [36]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [48]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [47]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [62]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [50]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_23_xor000088_4618 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_23_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [44]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [43]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [54]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [37]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [46]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [63]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_23_xor000035_4617 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_28_xor000088  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [36]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [51]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [42]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [61]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [57]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [41]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_28_xor000088_4616 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_28_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [55]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [58]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [38]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [33]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [43]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [37]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_28_xor000035_4615 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_29_xor000088  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [42]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [36]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [60]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [40]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [57]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [41]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_29_xor000088_4614 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_29_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [50]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [38]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [56]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [54]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [37]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [32]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_29_xor000035_4613 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_6_xor000060  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [38]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [49]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [33]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [62]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [43]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_6_xor000060_4612 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_26_xor000071  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [1]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [6]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [14]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [11]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [15]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [4]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_26_xor000071_4611 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_2_xor000088  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [24]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [28]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [26]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [5]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [10]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [31]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_2_xor000088_4610 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_2_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [27]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [8]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [25]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [19]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [6]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [12]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_2_xor000035_4609 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_5_xor000071  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [17]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [19]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [12]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [14]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [4]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [13]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_5_xor000071_4608 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_18_not000175  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_18_not000135_4606 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [2]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_18_not000172_4607 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_18_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_18_not000172  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta [18]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [18]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [7]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [21]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [14]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_18_not000172_4607 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_18_not000135  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [0]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [5]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [16]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [17]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_18_not000135_4606 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_0_xor000086  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_0_xor000035_4604 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [34]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta_0_xor000083_4605 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_0_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_0_xor000083  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [39]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [51]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [53]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [57]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [38]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [33]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_0_xor000083_4605 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_0_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [54]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [47]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [37]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [63]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [32]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [35]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_0_xor000035_4604 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_10_xor000086  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_10_xor000035_4602 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [35]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta_10_xor000083_4603 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_10_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_10_xor000083  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [34]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [60]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [61]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [58]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [49]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [47]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_10_xor000083_4603 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_10_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [44]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [50]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [54]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [37]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [63]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [32]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_10_xor000035_4602 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_18_xor000086  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_18_xor000035_4600 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [35]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta_18_xor000083_4601 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_18_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_18_xor000083  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [39]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [42]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [53]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [61]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [40]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [57]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_18_xor000083_4601 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_18_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [49]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [48]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [56]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [44]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [37]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [32]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_18_xor000035_4600 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_1_xor000086  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_1_xor000035_4598 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [35]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta_1_xor000083_4599 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_1_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_1_xor000083  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [39]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [52]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [51]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [36]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [57]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [47]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_1_xor000083_4599 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_1_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [50]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [62]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [56]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [54]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [46]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [63]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_1_xor000035_4598 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_24_xor000086  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_24_xor000035_4596 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [46]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta_24_xor000083_4597 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_24_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_24_xor000083  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [35]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [36]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [42]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [53]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [61]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [49]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_24_xor000083_4597 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_24_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [33]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [45]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [47]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [62]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [43]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [56]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_24_xor000035_4596 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_25_xor000086  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_25_xor000035_4594 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [35]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta_25_xor000083_4595 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_25_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_25_xor000083  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [34]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [52]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [42]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [60]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [61]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [41]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_25_xor000083_4595 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_25_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [55]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [48]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [45]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [44]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [46]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [32]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_25_xor000035_4594 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_27_xor000060  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [44]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [56]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [37]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [34]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [39]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_27_xor000060_4593 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_27_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [40]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [42]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [58]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [38]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [62]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [43]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_27_xor000035_4592 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_30_xor000086  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_30_xor000035_4590 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [34]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta_30_xor000083_4591 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_30_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_30_xor000083  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [39]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [59]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [36]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [53]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [40]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [41]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_30_xor000083_4591 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_30_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [49]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [55]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [33]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [56]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [37]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [35]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_30_xor000035_4590 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_31_xor000086  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_31_xor000035_4588 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [34]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta_31_xor000083_4589 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_31_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_31_xor000083  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [39]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [52]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [36]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [40]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [58]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [48]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_31_xor000083_4589 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_31_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [38]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [55]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [33]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [54]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [32]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [35]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_31_xor000035_4588 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_12_xor000060  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [7]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [12]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [14]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [11]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [4]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_12_xor000060_4587 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_12_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [22]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [0]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [10]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [16]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [6]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [17]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_12_xor000035_4586 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_13_xor000070  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [6]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [8]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [12]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [1]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [11]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [15]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_13_xor000070_4585 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_13_xor000034  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [13]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [5]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [3]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [10]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [31]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [16]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_13_xor000034_4584 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_30_xor000060  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [12]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [17]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [7]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [11]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [15]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_30_xor000060_4583 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_30_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [0]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [21]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [5]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [10]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [31]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [18]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_30_xor000035_4582 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_31_xor000060  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [1]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [17]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [14]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [11]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [4]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_31_xor000060_4581 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_31_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [30]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [10]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [16]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [27]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [19]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [6]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_31_xor000035_4580 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_6_xor000070  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [25]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [8]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [12]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [1]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [7]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [11]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_6_xor000070_4579 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_6_xor000034  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [13]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [23]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [3]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [22]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [16]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [18]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_6_xor000034_4578 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_not000175  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_not000135_4576 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [2]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_not000172_4577 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_not000172  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [18]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [18]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [7]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [21]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [14]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [27]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_not000172_4577 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_not000135  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [18]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [0]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [5]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [16]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [17]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [26]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_not000135_4576 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_0_xor000086  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_0_xor000035_4574 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [34]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_0_xor000083_4575 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_0_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_0_xor000083  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [51]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [53]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [57]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [38]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [33]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_0_xor000083_4575 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_0_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [54]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [47]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [37]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [63]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [32]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [35]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_0_xor000035_4574 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_10_xor000086  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_10_xor000035_4572 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [35]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_10_xor000083_4573 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_10_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_10_xor000083  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [34]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [60]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [61]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [58]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [49]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [47]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_10_xor000083_4573 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_10_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [44]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [50]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [54]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [37]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [63]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [32]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_10_xor000035_4572 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_18_xor000086  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_18_xor000035_4570 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [35]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_18_xor000083_4571 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_18_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_18_xor000083  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [42]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [53]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [61]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [40]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [57]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_18_xor000083_4571 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_18_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [49]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [48]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [56]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [44]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [37]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [32]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_18_xor000035_4570 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_1_xor000086  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_1_xor000035_4568 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [35]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_1_xor000083_4569 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_1_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_1_xor000083  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [52]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [51]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [36]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [57]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [47]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_1_xor000083_4569 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_1_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [50]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [62]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [56]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [54]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [46]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [63]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_1_xor000035_4568 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_24_xor000086  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_24_xor000035_4566 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [46]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_24_xor000083_4567 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_24_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_24_xor000083  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [35]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [36]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [42]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [53]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [61]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [49]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_24_xor000083_4567 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_24_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [33]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [45]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [47]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [62]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [43]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [56]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_24_xor000035_4566 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_25_xor000086  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_25_xor000035_4564 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [35]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_25_xor000083_4565 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_25_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_25_xor000083  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [34]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [52]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [42]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [60]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [61]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [41]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_25_xor000083_4565 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_25_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [55]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [48]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [45]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [44]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [46]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [32]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_25_xor000035_4564 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_27_xor000060  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [44]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [56]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [37]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [34]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_27_xor000060_4563 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_27_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [40]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [42]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [58]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [38]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [62]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [43]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_27_xor000035_4562 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_30_xor000086  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_30_xor000035_4560 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [34]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_30_xor000083_4561 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_30_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_30_xor000083  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [59]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [36]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [53]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [40]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [41]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_30_xor000083_4561 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_30_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [49]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [55]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [33]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [56]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [37]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [35]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_30_xor000035_4560 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_31_xor000086  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_31_xor000035_4558 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [34]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_31_xor000083_4559 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_31_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_31_xor000083  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [52]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [36]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [40]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [58]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [48]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_31_xor000083_4559 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_31_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [38]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [55]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [33]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [54]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [32]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [35]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_31_xor000035_4558 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_12_xor000060  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [7]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [12]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [14]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [11]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [4]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_12_xor000060_4557 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_12_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [22]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [0]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [10]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [16]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [6]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [17]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_12_xor000035_4556 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13_xor000070  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [6]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [8]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [12]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [1]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [11]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [15]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13_xor000070_4555 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13_xor000034  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [13]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [5]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [3]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [10]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [31]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [16]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13_xor000034_4554 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_30_xor000060  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [12]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [17]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [7]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [11]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [15]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_30_xor000060_4553 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_30_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [0]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [21]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [5]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [10]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [31]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [18]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_30_xor000035_4552 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_31_xor000060  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [1]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [17]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [14]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [11]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [4]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_31_xor000060_4551 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_31_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [30]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [10]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [16]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [27]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [19]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [6]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_31_xor000035_4550 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_6_xor000070  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [25]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [8]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [12]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [1]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [7]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [11]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_6_xor000070_4549 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_6_xor000034  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [13]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [23]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [3]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [22]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [16]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [18]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_6_xor000034_4548 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_15_xor000072  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_15_xor000035_4546 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/seta_15_xor000051_4547 ),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta_12_xor0000_bdd8 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [39]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_15_xor0000 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_15_xor000051  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [43]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [47]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [56]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [54]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_15_xor000051_4547 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_15_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [58]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [60]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [48]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [55]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [45]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [33]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_15_xor000035_4546 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_15_xor000072  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_15_xor000035_4544 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_15_xor000051_4545 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12_xor0000_bdd8 ),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_15_xor0000 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_15_xor000051  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [43]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [47]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [56]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [54]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_15_xor000051_4545 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_15_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [58]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [60]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [48]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [55]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [45]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [33]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_15_xor000035_4544 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_8_xor0000  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [62]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [60]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [55]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [41]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [40]),
    .I5(\BU2/U0/N39 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_8_xor0000_2129 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_8_xor0000_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [35]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [53]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [46]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [32]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [63]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/seta_4_xor0000_bdd10 ),
    .O(\BU2/U0/N39 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_8_xor0000  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [62]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [60]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [55]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [41]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [40]),
    .I5(\BU2/U0/N37 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_8_xor0000_3937 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_8_xor0000_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [35]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [53]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [46]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [32]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [63]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4_xor0000_bdd10 ),
    .O(\BU2/U0/N37 )
  );
  LUT6 #(
    .INIT ( 64'hECFDECEC20312020 ))
  \BU2/U0/G_RX.rxgen/decode/number_of_bytes_1_mux0003  (
    .I0(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [5]),
    .I1(\BU2/U0/G_RX.rxgen/decode/term_flag_reg_1611 ),
    .I2(\BU2/U0/N35 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [6]),
    .I4(\BU2/U0/N34 ),
    .I5(\BU2/U0/G_RX.rxgen/decode/term_control_reg [1]),
    .O(\BU2/U0/G_RX.rxgen/decode/number_of_bytes_1_mux0003_1336 )
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \BU2/U0/G_RX.rxgen/decode/number_of_bytes_1_mux0003_SW1  (
    .I0(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [0]),
    .I1(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [3]),
    .I2(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [2]),
    .I3(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [1]),
    .I4(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [4]),
    .I5(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [7]),
    .O(\BU2/U0/N35 )
  );
  LUT5 #(
    .INIT ( 32'h00000008 ))
  \BU2/U0/G_RX.rxgen/decode/number_of_bytes_1_mux0003_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [0]),
    .I1(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [1]),
    .I2(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [4]),
    .I3(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [3]),
    .I4(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [7]),
    .O(\BU2/U0/N34 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_9_xor0000  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [45]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [62]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [61]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [58]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [54]),
    .I5(\BU2/U0/N32 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_9_xor0000_2131 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_9_xor0000  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [45]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [62]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [61]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [58]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [54]),
    .I5(\BU2/U0/N30 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_9_xor0000_3943 )
  );
  LUT6 #(
    .INIT ( 64'hCC00CC0000000800 ))
  \BU2/U0/G_RX.rxgen/decode/start_flag_and0000  (
    .I0(\BU2/U0/G_RX.rxgen/decode/N15 ),
    .I1(\BU2/U0/G_RX.rxgen/enable_reg_2663 ),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [61]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/start_code_found_2327 ),
    .I4(\BU2/U0/N28 ),
    .I5(\BU2/U0/G_RX.rxgen/rx_preamble_reg_1281 ),
    .O(\BU2/U0/G_RX.rxgen/decode/start_flag_and0000_1350 )
  );
  LUT4 #(
    .INIT ( 16'hFFEF ))
  \BU2/U0/G_RX.rxgen/decode/start_flag_and0000_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [57]),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [59]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [56]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [7]),
    .O(\BU2/U0/N28 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \BU2/U0/G_RX.rxgen/error_detection/bad_crc_and0000  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/crc_delay_srl16 [4]),
    .I1(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid [3]),
    .I2(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid [2]),
    .I3(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid [1]),
    .I4(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid [0]),
    .I5(\BU2/U0/N26 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/bad_crc_and0000_1241 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/G_RX.rxgen/error_detection/bad_crc_and0000_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid [5]),
    .I1(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid [4]),
    .I2(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid [7]),
    .I3(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid [6]),
    .O(\BU2/U0/N26 )
  );
  LUT6 #(
    .INIT ( 64'h8888888888888880 ))
  \BU2/U0/G_RX.rxgen/error_detection/start_errors_1_mux00043  (
    .I0(\BU2/U0/G_RX.rxgen/error_detection/preserve_preamble_reg_1282 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .I2(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [7]),
    .I3(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [6]),
    .I4(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [5]),
    .I5(\BU2/U0/N24 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/N32 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \BU2/U0/G_RX.rxgen/error_detection/start_errors_1_mux00043_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [4]),
    .I1(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [3]),
    .I2(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [2]),
    .I3(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [1]),
    .O(\BU2/U0/N24 )
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \BU2/U0/G_RX.rxgen/decode/error_code_reg_7_and0000  (
    .I0(\BU2/U0/N22 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [61]),
    .I2(\BU2/U0/G_RX.rxgen/decode/N15 ),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [59]),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [57]),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [56]),
    .O(\BU2/U0/G_RX.rxgen/decode/error_code_reg_7_and0000_1406 )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof_and00001  (
    .I0(\BU2/U0/G_TX.txgen/ifg_dic_frame_2712 ),
    .I1(\BU2/U0/G_TX.txgen/ifs_mode_frame_4348 ),
    .I2(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/min_ifg ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof_and0000 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_22_xor000061  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [2]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [20]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [28]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_22_xor0000_bdd10 )
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  \BU2/U0/G_RX.rxgen/decode/terminate_control_or00031  (
    .I0(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [3]),
    .I1(\BU2/U0/G_RX.rxgen/decode/error_code_reg [3]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [3]),
    .O(\BU2/U0/G_RX.rxgen/decode/terminate_control_or0003 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_xor000061  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [2]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [20]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [28]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_xor0000_bdd10 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_14_xor000051  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [59]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [52]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_14_xor0000_bdd8 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_11_xor000051  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [9]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [20]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_11_xor0000_bdd8 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_14_xor000051  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [59]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [52]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_14_xor0000_bdd8 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11_xor000051  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [9]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [20]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11_xor0000_bdd8 )
  );
  LUT6 #(
    .INIT ( 64'hBAAAAAAAAAAAAAAA ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_not00012  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_and0000 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_704 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_quanta [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_713 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_quanta [0]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_quanta [1]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \BU2/U0/G_RX.rxgen/decode/dest_add_0_cmp_eq00001  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [0]),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [1]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [2]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [3]),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [4]),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [5]),
    .O(\BU2/U0/G_RX.rxgen/decode/dest_add_0_cmp_eq0000 )
  );
  LUT5 #(
    .INIT ( 32'h8CAFEFFF ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/local_failure_mux000031  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_mismatch_505 ),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_520 ),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg2_539 ),
    .I3(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_reg2_538 ),
    .I4(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt [0]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/local_failure_mux0000_bdd2 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA0800 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_not00011  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_762 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/control_complete ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1_4452 ),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_control_932 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_not0001 )
  );
  LUT4 #(
    .INIT ( 16'h02FF ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/remote_failure_not000111  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt [1]),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/local_failure_mux0000_bdd2 ),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt [2]),
    .I3(\BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_reg_531 ),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/remote_failure_not0001 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_opcode_int_not0001111  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/data_count [0]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/data_count [1]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_opcode_int_cmp_eq0000 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_RX.rxgen/decode/exceed_length_type_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/start_flag_reg1_1648 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/dest_add_0_cmp_eq0000 ),
    .O(\BU2/U0/G_RX.rxgen/decode/exceed_length_type_and0000 )
  );
  LUT6 #(
    .INIT ( 64'hFAF8F8F8F8F8F8F8 ))
  \BU2/U0/G_RX.rxgen/decode/stage2_or00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/length [5]),
    .I1(\BU2/U0/G_RX.rxgen/decode/length [4]),
    .I2(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/length [1]),
    .I4(\BU2/U0/G_RX.rxgen/decode/length [2]),
    .I5(\BU2/U0/G_RX.rxgen/decode/length [3]),
    .O(\BU2/U0/G_RX.rxgen/decode/stage2_or0000 )
  );
  LUT4 #(
    .INIT ( 16'hFFAE ))
  \BU2/U0/G_RX.rxgen/decode/terminate_control_or00001  (
    .I0(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .I1(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [0]),
    .I2(\BU2/U0/G_RX.rxgen/decode/error_code_reg [0]),
    .I3(\BU2/U0/G_RX.rxgen/decode/terminate_flags [0]),
    .O(\BU2/U0/G_RX.rxgen/decode/terminate_control_or0000 )
  );
  LUT4 #(
    .INIT ( 16'hFF5D ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_or00001  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [4]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [7]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_2845 ),
    .I3(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_or0000 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_or00001  (
    .I0(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .I1(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .I2(\NlwRenamedSig_OI_rx_statistics_vector[1] ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_or0000 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and00001  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_762 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1_4452 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2_4453 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \BU2/U0/G_RX.rxgen/address_decoding/multicast_match_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [0]),
    .I1(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .I2(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_1858 ),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/multicast_match_and0000 )
  );
  LUT3 #(
    .INIT ( 8'hF1 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset_or00001  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [2]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1]),
    .I2(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset_or0000 )
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_or00001  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I2(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_or0000 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_or00001  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_output2 ),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I2(\BU2/U0/G_TX.txgen/tx_en_reg_4353 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_or0000 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_1_or00001  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_507 ),
    .I1(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_499 ),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_1_or0000 )
  );
  LUT3 #(
    .INIT ( 8'hBF ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_or00001  (
    .I0(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/stage20_522 ),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/stage10_518 ),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_or0000 )
  );
  LUT3 #(
    .INIT ( 8'hBF ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_or00001  (
    .I0(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/stage2_509 ),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/stage1_503 ),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_or0000 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_quanta_or00001  (
    .I0(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_704 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_quanta_or0000 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/pause_vector_0_or00001  (
    .I0(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .I1(NlwRenamedSig_OI_tx_statistics_valid),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_vector_0_or0000 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_RX.rxgen/address_decoding/broadcast_match_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .I1(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_1858 ),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/broadcast_match_and0000 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_RX.rxgen/decode/data_valid_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/preserve_preamble_reg3_1734 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .O(\BU2/U0/G_RX.rxgen/decode/data_valid_and0000 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/G_RX.rxgen/decode/exceed_min_length_or00001  (
    .I0(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .O(\BU2/U0/G_RX.rxgen/decode/exceed_min_length_or0000 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/G_RX.rxgen/decode/number_of_bytes_3_or00001  (
    .I0(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/term_flag_reg_1611 ),
    .O(\BU2/U0/G_RX.rxgen/decode/number_of_bytes_3_or0000 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_RX.rxgen/decode/stats_length_0_not00011  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/stop_wrap_around_1736 ),
    .O(\BU2/U0/G_RX.rxgen/decode/stats_length_0_not0001 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_or00001  (
    .I0(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_or0000 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_val1  (
    .I0(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/load_max_count_3260 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_val )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_cst1  (
    .I0(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/load_max_count_3260 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_cst )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_Out101  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .O(\BU2/U0/G_TX.txgen/is_start )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/status_valid_or00001  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_reg_4521 ),
    .I1(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/status_valid_or0000 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/G_TX.txgen/txframer/d_out_int_0_or00001  (
    .I0(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .O(\BU2/U0/G_TX.txgen/txframer/d_out_int_0_or0000 )
  );
  LUT6 #(
    .INIT ( 64'h0000800000008101 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_count<1>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [3]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [5]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [4]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [2]),
    .I4(\BU2/U0/N18 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [6]),
    .O(tx_statistics_vector[21])
  );
  LUT6 #(
    .INIT ( 64'h000080000000D000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_count<2>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [5]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [4]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [2]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [3]),
    .I4(\BU2/U0/N18 ),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [6]),
    .O(tx_statistics_vector[22])
  );
  LUT3 #(
    .INIT ( 8'hBF ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_count<2>_SW0  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [7]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [1]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [0]),
    .O(\BU2/U0/N18 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_count<3>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [6]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [5]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [4]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [3]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [2]),
    .I5(\BU2/U0/N16 ),
    .O(tx_statistics_vector[23])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_count<3>_SW0  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [7]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [1]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [0]),
    .O(\BU2/U0/N16 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_req1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_req_int_968 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/rx_enable_reg_984 ),
    .I2(\BU2/U0/G_RX.rxgen/add_pause_frame_srl16_2517 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_local )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_16_not0001171  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_16_not0001134_4517 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_16_not0001170_4518 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_16_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_16_not0001170  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [0]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [16]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_16_not0001170_4518 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_16_not0001134  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [24]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [16]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [16]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [3]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [14]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [5]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_16_not0001134_4517 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_17_not0001171  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_17_not0001134_4515 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_17_not0001170_4516 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_17_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_17_not0001170  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [1]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [17]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [13]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [16]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_17_not0001170_4516 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/reg1_17_not0001134  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20]),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb [17]),
    .I2(\BU2/U0/G_RX.rxgen/calculate_crc/seta [17]),
    .I3(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [6]),
    .I4(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25]),
    .I5(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [4]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_17_not0001134_4515 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_19_xor000072  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_19_xor000035_4513 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/seta_19_xor000071_4514 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_19_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_19_xor000071  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [47]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [38]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [43]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [56]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [34]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [39]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_19_xor000071_4514 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_19_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [36]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [52]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [60]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [41]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [48]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [55]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_19_xor000035_4513 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_20_xor000072  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_20_xor000035_4511 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/seta_20_xor000071_4512 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_20_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_20_xor000071  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [47]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [33]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [54]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [37]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [46]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [35]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_20_xor000071_4512 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_20_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [51]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [59]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [42]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [40]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [55]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [38]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_20_xor000035_4511 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_21_xor000072  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/seta_21_xor000035_4509 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/seta_21_xor000071_4510 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_21_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_21_xor000071  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [37]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [54]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [46]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [32]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [34]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [39]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_21_xor000071_4510 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_21_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [53]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [36]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [41]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [58]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [45]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [50]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_21_xor000035_4509 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_19_xor000072  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/setb_19_xor000035_4507 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb_19_xor000071_4508 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_19_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_19_xor000071  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [25]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [16]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [12]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [14]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [4]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [13]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_19_xor000071_4508 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_19_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [9]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [28]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [23]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [3]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [30]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [31]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_19_xor000035_4507 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_20_xor000072  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/setb_20_xor000035_4505 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb_20_xor000071_4506 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_20_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_20_xor000071  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [27]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [8]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [12]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [11]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [15]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [13]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_20_xor000071_4506 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_20_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [29]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [2]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [24]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [3]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [22]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [30]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_20_xor000035_4505 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_21_xor000072  (
    .I0(\BU2/U0/G_RX.rxgen/calculate_crc/setb_21_xor000035_4503 ),
    .I1(\BU2/U0/G_RX.rxgen/calculate_crc/setb_21_xor000071_4504 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_21_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_21_xor000071  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [12]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [10]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [1]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [7]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [14]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [11]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_21_xor000071_4504 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_21_xor000035  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [2]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [28]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [21]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [23]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [29]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [26]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_21_xor000035_4503 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_not0001171  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_not0001134_4501 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_not0001170_4502 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_not0001170  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [12]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [25]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [19]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [0]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [16]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [15]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_not0001170_4502 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_not0001134  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [24]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [16]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [16]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [3]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [14]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [5]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_not0001134_4501 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_not0001171  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_not0001134_4499 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_not0001170_4500 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_not0001 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_not0001170  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [1]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [17]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [13]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [16]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [15]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [26]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_not0001170_4500 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_not0001134  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [20]),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [17]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [17]),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [6]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [25]),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [4]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_not0001134_4499 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_19_xor000072  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_19_xor000035_4497 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_19_xor000071_4498 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_19_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_19_xor000071  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [47]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [38]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [43]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [56]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [34]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_19_xor000071_4498 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_19_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [36]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [52]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [60]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [41]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [48]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [55]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_19_xor000035_4497 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_20_xor000072  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_20_xor000035_4495 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_20_xor000071_4496 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_20_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_20_xor000071  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [47]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [33]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [54]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [37]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [46]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [35]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_20_xor000071_4496 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_20_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [51]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [59]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [42]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [40]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [55]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [38]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_20_xor000035_4495 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_21_xor000072  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_21_xor000035_4493 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_21_xor000071_4494 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_21_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_21_xor000071  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [37]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [54]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [46]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [32]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [34]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_21_xor000071_4494 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_21_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [53]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [36]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [41]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [58]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [45]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [50]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_21_xor000035_4493 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_19_xor000072  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_19_xor000035_4491 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_19_xor000071_4492 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_19_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_19_xor000071  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [25]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [16]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [12]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [14]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [4]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [13]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_19_xor000071_4492 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_19_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [9]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [28]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [23]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [3]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [30]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [31]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_19_xor000035_4491 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_20_xor000072  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_20_xor000035_4489 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_20_xor000071_4490 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_20_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_20_xor000071  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [27]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [8]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [12]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [11]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [15]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [13]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_20_xor000071_4490 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_20_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [29]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [2]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [24]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [3]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [22]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [30]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_20_xor000035_4489 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_21_xor000072  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_21_xor000035_4487 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_21_xor000071_4488 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_21_xor0000 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_21_xor000071  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [12]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [10]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [1]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [7]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [14]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [11]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_21_xor000071_4488 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_21_xor000035  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [2]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [28]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [21]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [23]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [29]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [26]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_21_xor000035_4487 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_18_xor0000  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [31]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [17]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [5]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [29]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [26]),
    .I5(\BU2/U0/N14 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_18_xor0000_2117 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_18_xor0000_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [24]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [13]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [10]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [4]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [14]),
    .I5(\BU2/U0/G_RX.rxgen/decode/crc_data [15]),
    .O(\BU2/U0/N14 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_18_xor0000  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [31]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [17]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [5]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [29]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [26]),
    .I5(\BU2/U0/N12 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_18_xor0000_3925 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_18_xor0000_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [24]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [13]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [10]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [4]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [14]),
    .I5(\BU2/U0/G_TX.txgen/txframer/d_out_int [15]),
    .O(\BU2/U0/N12 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_16_xor0000  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [31]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [19]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [17]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [16]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [12]),
    .I5(\BU2/U0/N10 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_16_xor0000_2105 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_16_xor0000_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [7]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [6]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [28]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [26]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [15]),
    .O(\BU2/U0/N10 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_17_xor0000  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [30]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [27]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [16]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [6]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [5]),
    .I5(\BU2/U0/N8 ),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/setb_17_xor0000_2111 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/setb_17_xor0000_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [25]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [18]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [11]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [14]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_data [15]),
    .O(\BU2/U0/N8 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_16_xor0000  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [31]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [19]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [17]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [16]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [12]),
    .I5(\BU2/U0/N6 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_16_xor0000_3913 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_16_xor0000_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [7]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [6]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [28]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [26]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [15]),
    .O(\BU2/U0/N6 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_17_xor0000  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [30]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [27]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [16]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [6]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [5]),
    .I5(\BU2/U0/N4 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_17_xor0000_3919 )
  );
  LUT5 #(
    .INIT ( 32'h69969669 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_17_xor0000_SW0  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [25]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [18]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [11]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [14]),
    .I4(\BU2/U0/G_TX.txgen/txframer/d_out_int [15]),
    .O(\BU2/U0/N4 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \BU2/U0/G_RX.rxgen/error_detection/receive_error_not0001_SW0  (
    .I0(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2 [6]),
    .I1(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2 [1]),
    .I2(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2 [0]),
    .O(\BU2/U0/N2 )
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_18_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_xor0002 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0003 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [10]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_xor0002 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [18]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_18_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_24_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0003 ),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_8_xor0001 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [16]),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_xor0002 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [24]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_24_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_16_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [8]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_12_xor0002 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_13_xor0002 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_xor0001 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [16]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_16_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_17_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [9]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_13_xor0002 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_xor0002 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_8_xor0001 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [17]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_17_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_23_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [15]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_12_xor0002 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_xor0002 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_8_xor0001 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [23]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_23_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_28_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [20]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_13_xor0002 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_xor0002 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_xor0002 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [28]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_28_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'h7DD7D77D28828228 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_29_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [21]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_15_xor0001 ),
    .I3(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_xor0002 ),
    .I4(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_xor0003 ),
    .I5(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [29]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_29_mux0000 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_RX.rxgen/decode/error_code_reg_0_and000021  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [7]),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [6]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [5]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [4]),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [2]),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [3]),
    .O(\BU2/U0/G_RX.rxgen/decode/N59 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_RX.rxgen/decode/error_code_reg_1_and000011  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [15]),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [14]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [13]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [11]),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [12]),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [10]),
    .O(\BU2/U0/G_RX.rxgen/decode/N58 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_RX.rxgen/decode/error_code_reg_2_and000011  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [23]),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [22]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [20]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [21]),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [19]),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [18]),
    .O(\BU2/U0/G_RX.rxgen/decode/N57 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_RX.rxgen/decode/error_code_reg_3_and000011  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [31]),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [29]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [30]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [28]),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [27]),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [26]),
    .O(\BU2/U0/G_RX.rxgen/decode/N56 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_RX.rxgen/decode/error_code_reg_4_and000011  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [38]),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [39]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [37]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [36]),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [35]),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [34]),
    .O(\BU2/U0/G_RX.rxgen/decode/N55 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_RX.rxgen/decode/error_code_reg_5_and000011  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [47]),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [46]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [45]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [44]),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [43]),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [42]),
    .O(\BU2/U0/G_RX.rxgen/decode/N54 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_RX.rxgen/decode/error_code_reg_6_and000011  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [55]),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [54]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [53]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [52]),
    .I4(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [51]),
    .I5(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [50]),
    .O(\BU2/U0/G_RX.rxgen/decode/N60 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \BU2/U0/G_RX.rxgen/error_detection/termination_error_and000031  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flags [4]),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flags [5]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [3]),
    .I3(\BU2/U0/G_RX.rxgen/decode/terminate_flags [0]),
    .I4(\BU2/U0/G_RX.rxgen/decode/terminate_flags [1]),
    .I5(\BU2/U0/G_RX.rxgen/decode/terminate_flags [2]),
    .O(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_5_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \BU2/U0/G_RX.rxgen/decode/terminate_flags_0_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [1]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [0]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [0]),
    .I4(\BU2/U0/G_RX.rxgen/decode/N59 ),
    .O(\BU2/U0/G_RX.rxgen/decode/terminate_flags_0_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \BU2/U0/G_RX.rxgen/decode/terminate_flags_1_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [9]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [8]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [1]),
    .I4(\BU2/U0/G_RX.rxgen/decode/N58 ),
    .O(\BU2/U0/G_RX.rxgen/decode/terminate_flags_1_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \BU2/U0/G_RX.rxgen/decode/terminate_flags_2_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [17]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [16]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [2]),
    .I4(\BU2/U0/G_RX.rxgen/decode/N57 ),
    .O(\BU2/U0/G_RX.rxgen/decode/terminate_flags_2_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \BU2/U0/G_RX.rxgen/decode/terminate_flags_3_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [25]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [24]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [3]),
    .I4(\BU2/U0/G_RX.rxgen/decode/N56 ),
    .O(\BU2/U0/G_RX.rxgen/decode/terminate_flags_3_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \BU2/U0/G_RX.rxgen/decode/terminate_flags_4_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [33]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [32]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [4]),
    .I4(\BU2/U0/G_RX.rxgen/decode/N55 ),
    .O(\BU2/U0/G_RX.rxgen/decode/terminate_flags_4_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \BU2/U0/G_RX.rxgen/decode/terminate_flags_5_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [41]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [40]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [5]),
    .I4(\BU2/U0/G_RX.rxgen/decode/N54 ),
    .O(\BU2/U0/G_RX.rxgen/decode/terminate_flags_5_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \BU2/U0/G_RX.rxgen/decode/terminate_flags_6_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [49]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [48]),
    .I3(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [6]),
    .I4(\BU2/U0/G_RX.rxgen/decode/N60 ),
    .O(\BU2/U0/G_RX.rxgen/decode/terminate_flags_6_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h11001000 ))
  \BU2/U0/G_RX.rxgen/error_detection/termination_error_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flags [6]),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flags [7]),
    .I2(NlwRenamedSig_OI_rx_statistics_valid),
    .I3(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_5_and0000 ),
    .I4(\BU2/U0/G_RX.rxgen/error_detection/termination_error_1236 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/termination_error_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_RX.rxgen/calculate_crc/seta_12_xor000051  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_data [42]),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_data [36]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_data [51]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_data [59]),
    .O(\BU2/U0/G_RX.rxgen/calculate_crc/seta_12_xor0000_bdd8 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12_xor000051  (
    .I0(\BU2/U0/G_TX.txgen/txframer/d_out_int [42]),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_out_int [36]),
    .I2(\BU2/U0/G_TX.txgen/txframer/d_out_int [51]),
    .I3(\BU2/U0/G_TX.txgen/txframer/d_out_int [59]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12_xor0000_bdd8 )
  );
  LUT4 #(
    .INIT ( 16'h0444 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count<0>11  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/data_avail_reg [7]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/in_frame_reg_3185 ),
    .I2(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_reg [7]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N71 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/local_failure_mux000011  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/last_seq_type [0]),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt [1]),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt [2]),
    .I3(\BU2/U0/rsgen/G_RX.detect_link_fail/local_failure_mux0000_bdd2 ),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/local_failure_mux0000 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/remote_failure_mux000011  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/last_seq_type [1]),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt [1]),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt [2]),
    .I3(\BU2/U0/rsgen/G_RX.detect_link_fail/local_failure_mux0000_bdd2 ),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/remote_failure_mux0000 )
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<13>121  (
    .I0(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .I1(NlwRenamedSig_OI_status_vector[1]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .I3(NlwRenamedSig_OI_status_vector[0]),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/N4 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<0>11  (
    .I0(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_5_and0000 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flags [7]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [6]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<0>1 )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count<11>21  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [11]),
    .I1(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_reg [7]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/N27 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_RX.rxgen/decode/dest_add_0_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [0]),
    .I1(\BU2/U0/G_RX.rxgen/decode/dest_add_0_cmp_eq0000 ),
    .O(\BU2/U0/G_RX.rxgen/decode/dest_add_0_and0000 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_1_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flags [0]),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flags [1]),
    .O(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_1_and0000 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<1>11  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flags [6]),
    .I1(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_5_and0000 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<1>1 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_and00001  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg_3830 ),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_and0000 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_inc_and00001  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_reg_525 ),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg_528 ),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/N03 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_mux0001103  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [0]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [10]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [11]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [12]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [13]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_mux000149_4455 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_mux0001103_4456 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_mux000149  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [14]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [15]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [1]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [2]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [3]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_mux000114_4454 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_mux000149_4455 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_mux000114  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [4]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [5]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [6]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [7]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [8]),
    .I5(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [9]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_mux000114_4454 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFF222 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_valid1  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/in_frame_reg_3185 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/data_avail_reg [7]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_reg [7]),
    .I3(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 ),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [11]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_valid )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_and00001  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_704 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_703 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1_4452 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2_4453 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_opcode_int_not00011  (
    .I0(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .I1(\NlwRenamedSig_OI_rx_statistics_vector[1] ),
    .I2(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/rx_custom_preamble_reg_1052 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_opcode_int_not0001 )
  );
  LUT4 #(
    .INIT ( 16'hFA32 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_and00001  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [4]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [7]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [2]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_cmp_eq00001  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count [2]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count [1]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count [3]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count [0]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_cmp_eq0000 )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/data_count_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/data_valid [0]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/data_count [0]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/data_count [1]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/data_count_and0000 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/G_RX.rxgen/decode/exceed_18bytes_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [0]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [1]),
    .O(\BU2/U0/G_RX.rxgen/decode/exceed_18bytes_and0000 )
  );
  LUT3 #(
    .INIT ( 8'h4F ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_not00011  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_3208 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_not0001 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_and00011  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_amber_reg_725 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_enable_reg_1041 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_and0001 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \BU2/U0/G_RX.rxgen/decode/counter_reg_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/stop_wrap_around_1736 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/counter [14]),
    .O(\BU2/U0/G_RX.rxgen/decode/counter_reg_not0001_inv )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not00011  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8_4449 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [0]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_and00001  (
    .I0(\BU2/U0/G_TX.txgen/jumbo_en_frame_4344 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_enable_3189 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_and0000 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_0_or00001  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_507 ),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_499 ),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_0_or0000 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_or00011  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_reg_525 ),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg_528 ),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_or0001 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_opcode1  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_opcode_int_966 ),
    .I1(\NlwRenamedSig_OI_rx_statistics_vector[19] ),
    .I2(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .O(rx_statistics_vector[27])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_RX.rxgen/error_detection/crc_error1  (
    .I0(\BU2/U0/G_RX.rxgen/exceed_18bytes_srl16_2520 ),
    .I1(\BU2/U0/G_RX.rxgen/error_detection/fcs_error_1254 ),
    .O(rx_statistics_vector[2])
  );
  LUT6 #(
    .INIT ( 64'h6CCCCCCCCCCCCCCC ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/Madd_col_cnt_7_1_add0000_xor<5>11  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [1]),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [6]),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [2]),
    .I3(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [3]),
    .I4(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [4]),
    .I5(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [5]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_7_1_add0000 [5])
  );
  LUT6 #(
    .INIT ( 64'h6EE6EEEEEEEE6EE6 ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_rst_val_mux0003<2>11  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg_528 ),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_reg_525 ),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg [0]),
    .I3(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_reg [0]),
    .I4(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg [1]),
    .I5(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_reg [1]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_rst_val_mux0003<2>1 )
  );
  LUT6 #(
    .INIT ( 64'h288888883CCCCCCC ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_count_xor<3>11  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count [3]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count [2]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count [0]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count [1]),
    .I5(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_count3 )
  );
  LUT6 #(
    .INIT ( 64'h9000000000009000 ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_rst_val_and00001  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg [1]),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_reg [1]),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg_528 ),
    .I3(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_reg_525 ),
    .I4(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg [0]),
    .I5(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_reg [0]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/N01 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \BU2/U0/G_RX.rxgen/decode/data_valid_mux0004<0>1  (
    .I0(\BU2/U0/G_RX.rxgen/crc_mode_held_2664 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [0]),
    .I2(\BU2/U0/G_RX.rxgen/rx_lt_disable_held_1316 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/padding_1782 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [0]),
    .I5(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [0]),
    .O(\BU2/U0/G_RX.rxgen/decode/data_valid_mux0004 [0])
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \BU2/U0/G_RX.rxgen/decode/data_valid_mux0004<1>1  (
    .I0(\BU2/U0/G_RX.rxgen/crc_mode_held_2664 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [1]),
    .I2(\BU2/U0/G_RX.rxgen/rx_lt_disable_held_1316 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/padding_1782 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [1]),
    .I5(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [1]),
    .O(\BU2/U0/G_RX.rxgen/decode/data_valid_mux0004 [1])
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \BU2/U0/G_RX.rxgen/decode/data_valid_mux0004<2>1  (
    .I0(\BU2/U0/G_RX.rxgen/crc_mode_held_2664 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [2]),
    .I2(\BU2/U0/G_RX.rxgen/rx_lt_disable_held_1316 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/padding_1782 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [2]),
    .I5(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [2]),
    .O(\BU2/U0/G_RX.rxgen/decode/data_valid_mux0004 [2])
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \BU2/U0/G_RX.rxgen/decode/data_valid_mux0004<3>1  (
    .I0(\BU2/U0/G_RX.rxgen/crc_mode_held_2664 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [3]),
    .I2(\BU2/U0/G_RX.rxgen/rx_lt_disable_held_1316 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/padding_1782 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [3]),
    .I5(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [3]),
    .O(\BU2/U0/G_RX.rxgen/decode/data_valid_mux0004 [3])
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \BU2/U0/G_RX.rxgen/decode/data_valid_mux0004<4>1  (
    .I0(\BU2/U0/G_RX.rxgen/crc_mode_held_2664 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [4]),
    .I2(\BU2/U0/G_RX.rxgen/rx_lt_disable_held_1316 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/padding_1782 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [4]),
    .I5(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [4]),
    .O(\BU2/U0/G_RX.rxgen/decode/data_valid_mux0004 [4])
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \BU2/U0/G_RX.rxgen/decode/data_valid_mux0004<5>1  (
    .I0(\BU2/U0/G_RX.rxgen/crc_mode_held_2664 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [5]),
    .I2(\BU2/U0/G_RX.rxgen/rx_lt_disable_held_1316 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/padding_1782 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [5]),
    .I5(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [5]),
    .O(\BU2/U0/G_RX.rxgen/decode/data_valid_mux0004 [5])
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \BU2/U0/G_RX.rxgen/decode/data_valid_mux0004<6>1  (
    .I0(\BU2/U0/G_RX.rxgen/crc_mode_held_2664 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [6]),
    .I2(\BU2/U0/G_RX.rxgen/rx_lt_disable_held_1316 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/padding_1782 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [6]),
    .I5(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [6]),
    .O(\BU2/U0/G_RX.rxgen/decode/data_valid_mux0004 [6])
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \BU2/U0/G_RX.rxgen/decode/data_valid_mux0004<7>1  (
    .I0(\BU2/U0/G_RX.rxgen/crc_mode_held_2664 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [7]),
    .I2(\BU2/U0/G_RX.rxgen/rx_lt_disable_held_1316 ),
    .I3(\BU2/U0/G_RX.rxgen/decode/padding_1782 ),
    .I4(\BU2/U0/G_RX.rxgen/decode/data_bytes_valid [7]),
    .I5(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [7]),
    .O(\BU2/U0/G_RX.rxgen/decode/data_valid_mux0004 [7])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<2>11  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flags [5]),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flags [4]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [3]),
    .I3(\BU2/U0/G_RX.rxgen/decode/terminate_flags [0]),
    .I4(\BU2/U0/G_RX.rxgen/decode/terminate_flags [1]),
    .I5(\BU2/U0/G_RX.rxgen/decode/terminate_flags [2]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<2>1 )
  );
  LUT5 #(
    .INIT ( 32'h6CCCCCCC ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/Madd_col_cnt_7_1_add0000_xor<4>11  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [1]),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [5]),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [2]),
    .I3(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [3]),
    .I4(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [4]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_7_1_add0000 [4])
  );
  LUT5 #(
    .INIT ( 32'h14443CCC ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/Mcount_data_count_xor<2>11  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_762 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I4(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_control_932 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/Mcount_data_count2 )
  );
  LUT5 #(
    .INIT ( 32'h28883CCC ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_count_xor<2>11  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count [2]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count [1]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count [0]),
    .I4(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_count2 )
  );
  LUT5 #(
    .INIT ( 32'hFAAA3222 ))
  \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_0_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [7]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [0]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl [0]),
    .O(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_0_and0000 )
  );
  LUT5 #(
    .INIT ( 32'hFAAA3222 ))
  \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_1_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [7]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [1]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl [1]),
    .O(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_1_and0000 )
  );
  LUT5 #(
    .INIT ( 32'hFAAA3222 ))
  \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_2_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [7]),
    .I3(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [2]),
    .I4(\BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl [2]),
    .O(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_2_and0000 )
  );
  LUT5 #(
    .INIT ( 32'hFAAA3222 ))
  \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_0_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [7]),
    .I3(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [0]),
    .I4(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl [0]),
    .O(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid_0_and0000 )
  );
  LUT5 #(
    .INIT ( 32'hFAAA3222 ))
  \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_1_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [7]),
    .I3(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [1]),
    .I4(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl [1]),
    .O(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid_1_and0000 )
  );
  LUT5 #(
    .INIT ( 32'hFAAA3222 ))
  \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_2_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [7]),
    .I3(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [2]),
    .I4(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl [2]),
    .O(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid_2_and0000 )
  );
  LUT5 #(
    .INIT ( 32'hFAAA3222 ))
  \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_3_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [7]),
    .I3(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [3]),
    .I4(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl [3]),
    .O(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid_3_and0000 )
  );
  LUT5 #(
    .INIT ( 32'hFAAA3222 ))
  \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_4_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [7]),
    .I3(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [4]),
    .I4(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl [4]),
    .O(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid_4_and0000 )
  );
  LUT5 #(
    .INIT ( 32'hFAAA3222 ))
  \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_5_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [7]),
    .I3(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [5]),
    .I4(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl [5]),
    .O(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid_5_and0000 )
  );
  LUT5 #(
    .INIT ( 32'hFAAA3222 ))
  \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_6_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [7]),
    .I3(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [6]),
    .I4(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl [6]),
    .O(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid_6_and0000 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<3>11  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flags [4]),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flags [3]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [0]),
    .I3(\BU2/U0/G_RX.rxgen/decode/terminate_flags [1]),
    .I4(\BU2/U0/G_RX.rxgen/decode/terminate_flags [2]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<3>1 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/Madd_col_cnt_7_1_add0000_xor<3>11  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [1]),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [4]),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [2]),
    .I3(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [3]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_7_1_add0000 [3])
  );
  LUT4 #(
    .INIT ( 16'h143C ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/Mcount_data_count_xor<1>11  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_762 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_control_932 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/Mcount_data_count1 )
  );
  LUT4 #(
    .INIT ( 16'h283C ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_count_xor<1>11  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count [1]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count [0]),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_count1 )
  );
  LUT4 #(
    .INIT ( 16'hDC8C ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_alignment_mux00001  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_alignment_3227 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I3(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd4_3036 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_alignment_mux0000 )
  );
  LUT4 #(
    .INIT ( 16'hA3A2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<0>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/c_out [7]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<0>1 )
  );
  LUT4 #(
    .INIT ( 16'hA3A2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<1>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/c_out [6]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<1>1 )
  );
  LUT4 #(
    .INIT ( 16'hA3A2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<2>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/c_out [5]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<2>1 )
  );
  LUT4 #(
    .INIT ( 16'hA3A2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<4>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/c_out [3]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<4>1 )
  );
  LUT4 #(
    .INIT ( 16'hA3A2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<5>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/c_out [2]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<5>1 )
  );
  LUT4 #(
    .INIT ( 16'hA3A2 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<6>11  (
    .I0(\BU2/U0/G_TX.txgen/startalignment/c_out [1]),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .I3(NlwRenamedSig_OI_status_vector[1]),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<6>1 )
  );
  LUT4 #(
    .INIT ( 16'h88D8 ))
  \BU2/U0/G_RX.rxgen/decode/number_of_bytes_2_mux00021  (
    .I0(\BU2/U0/G_RX.rxgen/decode/term_flag_reg_1611 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/term_control_reg [2]),
    .I2(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [3]),
    .I3(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [7]),
    .O(\BU2/U0/G_RX.rxgen/decode/number_of_bytes_2_mux0002 )
  );
  LUT4 #(
    .INIT ( 16'hAA2A ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/good_frame_out1  (
    .I0(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .I1(\BU2/U0/G_RX.rxgen/add_pause_frame_srl16_2517 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/rx_enable_reg_984 ),
    .I3(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_opcode_int_966 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/rx_good_frame_comb )
  );
  LUT4 #(
    .INIT ( 16'h5540 ))
  \BU2/U0/G_RX.rxgen/address_decoding/frame_is_type_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/start_flag_reg3_1779 ),
    .I2(\BU2/U0/G_RX.rxgen/address_decoding/type_not_length_4440 ),
    .I3(\BU2/U0/G_RX.rxgen/address_decoding/frame_is_type_1866 ),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/frame_is_type_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h5540 ))
  \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_3_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [3]),
    .I2(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [7]),
    .I3(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .O(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_3_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h0302 ))
  \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_4_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [4]),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [0]),
    .I3(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .O(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_4_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \BU2/U0/G_RX.rxgen/decode/less_than_2bytes_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/length [3]),
    .I1(\BU2/U0/G_RX.rxgen/decode/length [1]),
    .I2(\BU2/U0/G_RX.rxgen/decode/length [2]),
    .I3(\BU2/U0/G_RX.rxgen/decode/less_than_10bytes_1357 ),
    .O(\BU2/U0/G_RX.rxgen/decode/less_than_2bytes_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h5554 ))
  \BU2/U0/G_RX.rxgen/error_detection/max_length_error_and00001  (
    .I0(NlwRenamedSig_OI_rx_statistics_valid),
    .I1(\BU2/U0/G_RX.rxgen/error_detection/exceed_normal_frame_1234 ),
    .I2(\BU2/U0/G_RX.rxgen/error_detection/exceed_vlan_frame_1261 ),
    .I3(\NlwRenamedSig_OI_rx_statistics_vector[20] ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/max_length_error_and0000 )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<4>11  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flags [0]),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flags [1]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [2]),
    .I3(\BU2/U0/G_RX.rxgen/decode/terminate_flags [3]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<4>1 )
  );
  LUT4 #(
    .INIT ( 16'hFF54 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<3>11  (
    .I0(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(NlwRenamedSig_OI_status_vector[1]),
    .I3(\BU2/U0/G_TX.txgen/startalignment/c_out [4]),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<3>1 )
  );
  LUT4 #(
    .INIT ( 16'hFF54 ))
  \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<7>11  (
    .I0(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 ),
    .I1(NlwRenamedSig_OI_status_vector[0]),
    .I2(NlwRenamedSig_OI_status_vector[1]),
    .I3(\BU2/U0/G_TX.txgen/startalignment/c_out [0]),
    .O(\BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<7>1 )
  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_quanta_xor<2>11  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_quanta [0]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_quanta [2]),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_quanta [1]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Result [2])
  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/Mcount_frame_offset_xor<2>11  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset [1]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset [2]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset [0]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/Result [2])
  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/Madd_col_cnt_7_1_add0000_xor<2>11  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [1]),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [3]),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [2]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_7_1_add0000 [2])
  );
  LUT3 #(
    .INIT ( 8'hAD ))
  \BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux000221  (
    .I0(\BU2/U0/G_RX.rxgen/decode/length [2]),
    .I1(\BU2/U0/G_RX.rxgen/decode/length [0]),
    .I2(\BU2/U0/G_RX.rxgen/decode/length [1]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux00022 )
  );
  LUT3 #(
    .INIT ( 8'h91 ))
  \BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux000241  (
    .I0(\BU2/U0/G_RX.rxgen/decode/length [1]),
    .I1(\BU2/U0/G_RX.rxgen/decode/length [2]),
    .I2(\BU2/U0/G_RX.rxgen/decode/length [0]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux00024 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002<0>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [0]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg3 [4]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002 [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002<1>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [1]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg3 [5]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002 [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002<2>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [2]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg3 [6]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002 [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002<3>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [3]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg3 [7]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002 [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002<4>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [4]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [0]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002 [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002<5>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [5]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [1]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002 [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002<6>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [6]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [2]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002 [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002<7>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [7]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [3]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002 [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<0>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [0]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [32]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<10>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [10]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [42]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<11>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [11]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [43]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<12>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [12]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [44]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<13>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [13]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [45]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<14>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [14]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [46]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<15>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [15]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [47]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<16>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [16]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [48]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<17>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [17]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [49]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<18>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [18]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [50]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<19>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [19]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [51]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<1>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [1]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [33]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<20>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [20]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [52]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<21>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [21]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [53]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<22>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [22]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [54]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<23>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [23]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [55]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<24>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [24]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [56]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<25>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [25]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [57]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<26>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [26]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [58]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<27>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [27]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [59]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<28>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [28]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [60]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<29>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [29]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [61]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<2>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [2]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [34]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<30>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [30]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [62]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<31>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [31]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [63]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<32>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [32]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [0]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [32])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<33>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [33]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [1]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [33])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<34>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [34]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [2]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [34])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<35>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [35]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [3]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [35])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<36>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [36]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [4]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [36])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<37>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [37]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [5]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [37])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<38>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [38]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [6]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [38])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<39>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [39]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [7]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [39])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<3>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [3]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [35]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<40>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [40]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [8]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [40])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<41>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [41]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [9]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [41])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<42>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [42]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [10]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [42])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<43>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [43]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [11]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [43])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<44>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [44]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [12]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [44])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<45>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [45]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [13]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [45])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<46>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [46]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [14]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [46])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<47>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [47]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [15]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [47])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<48>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [48]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [16]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [48])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<49>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [49]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [17]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [49])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<4>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [4]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [36]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<50>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [50]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [18]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [50])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<51>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [51]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [19]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [51])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<52>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [52]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [20]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [52])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<53>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [53]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [21]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [53])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<54>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [54]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [22]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [54])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<55>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [55]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [23]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [55])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<56>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [56]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [24]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [56])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<57>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [57]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [25]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [57])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<58>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [58]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [26]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [58])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<59>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [59]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [27]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [59])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<5>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [5]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [37]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<60>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [60]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [28]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [60])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<61>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [61]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [29]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [61])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<62>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [62]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [30]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [62])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<63>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [63]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [31]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [63])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<6>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [6]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [38]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<7>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [7]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [39]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<8>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [8]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [40]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002<9>1  (
    .I0(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 ),
    .I1(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [9]),
    .I2(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [41]),
    .O(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/c_out_mux0002<0>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [0]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/c_d1 [4]),
    .O(\BU2/U0/G_TX.txgen/startalignment/c_out_mux0002 [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/c_out_mux0002<1>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [1]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/c_d1 [5]),
    .O(\BU2/U0/G_TX.txgen/startalignment/c_out_mux0002 [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/c_out_mux0002<2>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [2]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/c_d1 [6]),
    .O(\BU2/U0/G_TX.txgen/startalignment/c_out_mux0002 [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/c_out_mux0002<3>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [3]),
    .I2(\BU2/U0/G_TX.txgen/startalignment/c_d1 [7]),
    .O(\BU2/U0/G_TX.txgen/startalignment/c_out_mux0002 [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/c_out_mux0002<4>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [4]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [0]),
    .O(\BU2/U0/G_TX.txgen/startalignment/c_out_mux0002 [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/c_out_mux0002<5>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [5]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [1]),
    .O(\BU2/U0/G_TX.txgen/startalignment/c_out_mux0002 [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/c_out_mux0002<6>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [6]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [2]),
    .O(\BU2/U0/G_TX.txgen/startalignment/c_out_mux0002 [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/startalignment/c_out_mux0002<7>1  (
    .I0(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 ),
    .I1(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [7]),
    .I2(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [3]),
    .O(\BU2/U0/G_TX.txgen/startalignment/c_out_mux0002 [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_mux0000<0>1  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_499 ),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower [0]),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper [0]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_mux0000 [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_mux0000<1>1  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_499 ),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower [1]),
    .I2(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper [1]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_mux0000 [1])
  );
  LUT3 #(
    .INIT ( 8'hD5 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/Mcount_data_count_xor<0>11  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_control_932 ),
    .I2(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_762 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/Mcount_data_count )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux000261  (
    .I0(\BU2/U0/G_RX.rxgen/decode/length [0]),
    .I1(\BU2/U0/G_RX.rxgen/decode/length [1]),
    .I2(\BU2/U0/G_RX.rxgen/decode/length [2]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux00026 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_7_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [7]),
    .I2(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .O(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid_7_and0000 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_1_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1 [1]),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flags [0]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .O(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_1_and0000 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/G_RX.rxgen/error_detection/control_len_error_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/address_decoding/control_enable_1860 ),
    .I1(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1 [0]),
    .I2(\BU2/U0/G_RX.rxgen/rx_pause_lt_disable_held_2522 ),
    .O(\BU2/U0/G_RX.rxgen/error_detection/control_len_error_and0000 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<5>11  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flags [2]),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flags [0]),
    .I2(\BU2/U0/G_RX.rxgen/decode/terminate_flags [1]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<5>1 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \BU2/U0/G_TX.txgen/crc_mode_frame_or00001  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_933 ),
    .I2(\BU2/U0/G_TX.txgen/crc_mode_reg_4349 ),
    .O(\BU2/U0/G_TX.txgen/crc_mode_frame_or0000 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en_cmp_eq00001  (
    .I0(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [0]),
    .I1(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [1]),
    .I2(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [2]),
    .O(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en_cmp_eq0000 )
  );
  LUT3 #(
    .INIT ( 8'h4F ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_count_xor<0>11  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3_4439 ),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count [0]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_count )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_quanta_xor<1>11  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_quanta [1]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_quanta [0]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Result [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/Mcount_data_count_xor<1>11  (
    .I0(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/data_count [0]),
    .I1(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/data_count [1]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/Result [1])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux000231  (
    .I0(\BU2/U0/G_RX.rxgen/decode/length [1]),
    .I1(\BU2/U0/G_RX.rxgen/decode/length [2]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux00023 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/rsgen/G_RX.detect_link_fail/Madd_col_cnt_7_1_add0000_xor<1>11  (
    .I0(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [2]),
    .I1(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [1]),
    .O(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_7_1_add0000 [1])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux000251  (
    .I0(\BU2/U0/G_RX.rxgen/decode/length [1]),
    .I1(\BU2/U0/G_RX.rxgen/decode/length [2]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux00025 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_RX.rxgen/decode/padding_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/stage1_1359 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/stage2_1363 ),
    .O(\BU2/U0/G_RX.rxgen/decode/padding_and0000 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_0_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .I1(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1 [0]),
    .O(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_0_and0000 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \BU2/U0/G_RX.rxgen/enable_reg_and00001  (
    .I0(\BU2/U0/G_RX.rxgen/calculated_fsc ),
    .I1(configuration_vector_8[49]),
    .O(\BU2/U0/G_RX.rxgen/enable_reg_and0000 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \BU2/U0/G_RX.rxgen/error_detection/frame_terminate<1>1  (
    .I0(\BU2/U0/G_RX.rxgen/decode/terminate_flags [0]),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flags [1]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/frame_terminate<1>1_1265 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<10>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [10]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<11>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [11]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [11])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<12>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [12]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [12])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<13>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [13]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [13])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<14>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [14]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [14])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<15>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [15]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [15])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<16>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [16]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [16])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<17>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [17]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [17])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<18>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [18]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [18])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<19>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [19]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [19])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<20>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [20]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<21>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [21]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [21])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<22>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [22]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [22])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<23>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [23]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [23])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<24>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [24]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [24])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<25>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [25]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [25])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<26>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [26]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [26])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<27>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [27]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [27])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<28>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [28]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [28])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<29>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [29]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [29])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<30>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [30]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [30])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<31>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [31]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [31])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<32>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [32]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [32])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<33>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [33]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [33])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<34>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [34]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [34])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<35>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [35]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [35])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<36>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [36]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [36])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<37>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [37]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [37])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<38>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [38]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [38])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<39>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [39]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [39])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<40>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [40]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [40])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<41>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [41]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [41])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<42>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [42]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [42])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<43>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [43]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [43])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<44>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [44]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [44])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<45>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [45]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [45])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<46>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [46]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [46])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<47>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [47]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [47])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<48>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [48]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [48])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<49>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [49]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [49])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<50>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [50]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [50])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<51>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [51]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [51])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<52>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [52]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [52])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<53>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [53]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [53])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<54>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [54]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [54])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<55>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [55]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [55])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<56>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [56]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [56])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<57>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [57]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [57])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<58>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [58]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [58])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<59>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [59]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [59])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<60>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [60]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [60])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<61>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [61]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [61])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<62>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [62]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [62])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<63>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [63]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [63])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<8>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [8]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [8])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001<9>1  (
    .I0(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 ),
    .I1(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [9]),
    .O(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [9])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_and00001  (
    .I0(pause_req),
    .I1(configuration_vector_8[56]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_and0000 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx_start_en1  (
    .I0(tx_start),
    .I1(configuration_vector_8[56]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_start_en )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/int_flow_ctrl_rx_rst_asynch1  (
    .I0(reset),
    .I1(configuration_vector_8[63]),
    .O(\BU2/U0/int_flow_ctrl_rx_rst_asynch )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/int_rx_rst_asynch1  (
    .I0(reset),
    .I1(configuration_vector_8[52]),
    .O(\BU2/U0/int_rx_rst_asynch )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \BU2/U0/int_tx_rst_asynch1  (
    .I0(reset),
    .I1(configuration_vector_8[59]),
    .O(\BU2/U0/int_tx_rst_asynch )
  );
  MUXCY   \BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_cy<7>  (
    .CI(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_cy [6]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut [7]),
    .O(\BU2/U0/G_TX.txgen/decode_frame/broad_int )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut<7>  (
    .I0(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [42]),
    .I1(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [43]),
    .I2(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [47]),
    .I3(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [45]),
    .I4(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [2]),
    .I5(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [46]),
    .O(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut [7])
  );
  MUXCY   \BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_cy<6>  (
    .CI(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_cy [5]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut [6]),
    .O(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_cy [6])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut<6>  (
    .I0(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [37]),
    .I1(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [41]),
    .I2(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [39]),
    .I3(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [40]),
    .I4(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [0]),
    .I5(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [44]),
    .O(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut [6])
  );
  MUXCY   \BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_cy<5>  (
    .CI(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_cy [4]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut [5]),
    .O(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut<5>  (
    .I0(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [35]),
    .I1(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [33]),
    .I2(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [34]),
    .I3(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [38]),
    .I4(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [1]),
    .I5(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [36]),
    .O(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut [5])
  );
  MUXCY   \BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_cy<4>  (
    .CI(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_cy [3]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut [4]),
    .O(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut<4>  (
    .I0(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [27]),
    .I1(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [28]),
    .I2(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [32]),
    .I3(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [30]),
    .I4(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [5]),
    .I5(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [31]),
    .O(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut [4])
  );
  MUXCY   \BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_cy<3>  (
    .CI(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_cy [2]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut [3]),
    .O(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut<3>  (
    .I0(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [22]),
    .I1(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [26]),
    .I2(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [24]),
    .I3(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [25]),
    .I4(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [3]),
    .I5(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [29]),
    .O(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut [3])
  );
  MUXCY   \BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_cy<2>  (
    .CI(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_cy [1]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut [2]),
    .O(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut<2>  (
    .I0(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [20]),
    .I1(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [18]),
    .I2(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [19]),
    .I3(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [23]),
    .I4(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [4]),
    .I5(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [21]),
    .O(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut [2])
  );
  MUXCY   \BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_cy<1>  (
    .CI(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_cy [0]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut [1]),
    .O(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut<1>  (
    .I0(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [12]),
    .I1(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [13]),
    .I2(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [17]),
    .I3(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [15]),
    .I4(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [8]),
    .I5(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [16]),
    .O(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut [1])
  );
  MUXCY   \BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_cy<0>  (
    .CI(\BU2/U0/N1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut [0]),
    .O(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_cy [0])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut<0>  (
    .I0(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [7]),
    .I1(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [11]),
    .I2(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [9]),
    .I3(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [10]),
    .I4(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [6]),
    .I5(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [14]),
    .O(\BU2/U0/G_TX.txgen/decode_frame/multi_int_cmp_eq0000_wg_lut [0])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy<8>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy [7]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut [8]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut<8>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [0]),
    .I1(\BU2/U0/G_RX.rxgen/decode/dest_add [44]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [45]),
    .I3(\BU2/U0/G_RX.rxgen/decode/dest_add [47]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [1]),
    .I5(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut [8])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy<7>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy [6]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut [7]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy [7])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut<7>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [39]),
    .I1(\BU2/U0/G_RX.rxgen/decode/dest_add [43]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [41]),
    .I3(\BU2/U0/G_RX.rxgen/decode/dest_add [42]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [2]),
    .I5(\BU2/U0/G_RX.rxgen/decode/dest_add [46]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut [7])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy<6>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy [5]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut [6]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy [6])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut<6>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [40]),
    .I1(\BU2/U0/G_RX.rxgen/decode/dest_add [37]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [35]),
    .I3(\BU2/U0/G_RX.rxgen/decode/dest_add [36]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [3]),
    .I5(\BU2/U0/G_RX.rxgen/decode/dest_add [38]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut [6])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy<5>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy [4]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut [5]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut<5>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [29]),
    .I1(\BU2/U0/G_RX.rxgen/decode/dest_add [30]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [34]),
    .I3(\BU2/U0/G_RX.rxgen/decode/dest_add [32]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [4]),
    .I5(\BU2/U0/G_RX.rxgen/decode/dest_add [33]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut [5])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy<4>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy [3]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut [4]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut<4>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [24]),
    .I1(\BU2/U0/G_RX.rxgen/decode/dest_add [28]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [26]),
    .I3(\BU2/U0/G_RX.rxgen/decode/dest_add [27]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [7]),
    .I5(\BU2/U0/G_RX.rxgen/decode/dest_add [31]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut [4])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy<3>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy [2]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut [3]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut<3>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [22]),
    .I1(\BU2/U0/G_RX.rxgen/decode/dest_add [23]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [20]),
    .I3(\BU2/U0/G_RX.rxgen/decode/dest_add [21]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [25]),
    .I5(\BU2/U0/G_RX.rxgen/decode/dest_add [5]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut [3])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy<2>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy [1]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut [2]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut<2>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [15]),
    .I1(\BU2/U0/G_RX.rxgen/decode/dest_add [17]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [14]),
    .I3(\BU2/U0/G_RX.rxgen/decode/dest_add [19]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [6]),
    .I5(\BU2/U0/G_RX.rxgen/decode/dest_add [18]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut [2])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy<1>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy [0]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut [1]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut<1>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [9]),
    .I1(\BU2/U0/G_RX.rxgen/decode/dest_add [13]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [11]),
    .I3(\BU2/U0/G_RX.rxgen/decode/dest_add [12]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [10]),
    .I5(\BU2/U0/G_RX.rxgen/decode/dest_add [16]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut [1])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy<0>  (
    .CI(\BU2/host_miim_rdy ),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_lut [0]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000_wg_cy [0])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy<8>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy [7]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut [8]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000 )
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut<8>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [44]),
    .I1(\BU2/U0/G_RX.rxgen/decode/dest_add [45]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [0]),
    .I3(\BU2/U0/G_RX.rxgen/decode/dest_add [47]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [1]),
    .I5(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut [8])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy<7>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy [6]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut [7]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy [7])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut<7>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [39]),
    .I1(\BU2/U0/G_RX.rxgen/decode/dest_add [43]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [41]),
    .I3(\BU2/U0/G_RX.rxgen/decode/dest_add [42]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [2]),
    .I5(\BU2/U0/G_RX.rxgen/decode/dest_add [46]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut [7])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy<6>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy [5]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut [6]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy [6])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut<6>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [37]),
    .I1(\BU2/U0/G_RX.rxgen/decode/dest_add [35]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [36]),
    .I3(\BU2/U0/G_RX.rxgen/decode/dest_add [40]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [3]),
    .I5(\BU2/U0/G_RX.rxgen/decode/dest_add [38]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut [6])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy<5>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy [4]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut [5]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut<5>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [29]),
    .I1(\BU2/U0/G_RX.rxgen/decode/dest_add [30]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [34]),
    .I3(\BU2/U0/G_RX.rxgen/decode/dest_add [32]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [4]),
    .I5(\BU2/U0/G_RX.rxgen/decode/dest_add [33]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut [5])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy<4>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy [3]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut [4]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut<4>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [24]),
    .I1(\BU2/U0/G_RX.rxgen/decode/dest_add [28]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [26]),
    .I3(\BU2/U0/G_RX.rxgen/decode/dest_add [27]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [7]),
    .I5(\BU2/U0/G_RX.rxgen/decode/dest_add [31]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut [4])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy<3>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy [2]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut [3]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut<3>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [22]),
    .I1(\BU2/U0/G_RX.rxgen/decode/dest_add [20]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [21]),
    .I3(\BU2/U0/G_RX.rxgen/decode/dest_add [25]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [5]),
    .I5(\BU2/U0/G_RX.rxgen/decode/dest_add [23]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut [3])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy<2>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy [1]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut [2]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut<2>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [14]),
    .I1(\BU2/U0/G_RX.rxgen/decode/dest_add [15]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [19]),
    .I3(\BU2/U0/G_RX.rxgen/decode/dest_add [17]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [6]),
    .I5(\BU2/U0/G_RX.rxgen/decode/dest_add [18]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut [2])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy<1>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy [0]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut [1]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut<1>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [9]),
    .I1(\BU2/U0/G_RX.rxgen/decode/dest_add [13]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [11]),
    .I3(\BU2/U0/G_RX.rxgen/decode/dest_add [12]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [10]),
    .I5(\BU2/U0/G_RX.rxgen/decode/dest_add [16]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_lut [1])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy<0>  (
    .CI(\BU2/host_miim_rdy ),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy<0>_rt_4354 ),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000_wg_cy [0])
  );
  FD   \BU2/U0/G_TX.txgen/tx_preamble_reg  (
    .C(tx_clk0),
    .D(configuration_vector_8[65]),
    .Q(\BU2/U0/G_TX.txgen/tx_preamble_reg_4126 )
  );
  FD   \BU2/U0/G_TX.txgen/tx_en_reg  (
    .C(tx_clk0),
    .D(configuration_vector_8[56]),
    .Q(\BU2/U0/G_TX.txgen/tx_en_reg_4353 )
  );
  FD   \BU2/U0/G_TX.txgen/ifg_extension_reg  (
    .C(tx_clk0),
    .D(configuration_vector_8[54]),
    .Q(\BU2/U0/G_TX.txgen/ifg_extension_reg_4352 )
  );
  FD   \BU2/U0/G_TX.txgen/ifs_mode_reg  (
    .C(tx_clk0),
    .D(configuration_vector_8[53]),
    .Q(\BU2/U0/G_TX.txgen/ifs_mode_reg_4347 )
  );
  FDRE   \BU2/U0/G_TX.txgen/crc_mode_frame  (
    .C(tx_clk0),
    .CE(\BU2/U0/int_data_ack ),
    .D(\BU2/U0/G_TX.txgen/crc_mode_frame_or0000 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_mode_frame_4351 )
  );
  FD   \BU2/U0/G_TX.txgen/vlan_en_reg  (
    .C(tx_clk0),
    .D(configuration_vector_8[55]),
    .Q(\BU2/U0/G_TX.txgen/vlan_en_reg_4345 )
  );
  FD   \BU2/U0/G_TX.txgen/jumbo_en_reg  (
    .C(tx_clk0),
    .D(configuration_vector_8[58]),
    .Q(\BU2/U0/G_TX.txgen/jumbo_en_reg_4343 )
  );
  FDR   \BU2/U0/G_TX.txgen/crc_mode_reg  (
    .C(tx_clk0),
    .D(\BU2/U0/N1 ),
    .R(configuration_vector_8[57]),
    .Q(\BU2/U0/G_TX.txgen/crc_mode_reg_4349 )
  );
  FDRE   \BU2/U0/G_TX.txgen/ifs_mode_frame  (
    .C(tx_clk0),
    .CE(\BU2/U0/int_data_ack ),
    .D(\BU2/U0/G_TX.txgen/ifs_mode_reg_4347 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/ifs_mode_frame_4348 )
  );
  FDRE   \BU2/U0/G_TX.txgen/vlan_en_frame  (
    .C(tx_clk0),
    .CE(\BU2/U0/int_data_ack ),
    .D(\BU2/U0/G_TX.txgen/vlan_en_reg_4345 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/vlan_en_frame_4346 )
  );
  FDRE   \BU2/U0/G_TX.txgen/jumbo_en_frame  (
    .C(tx_clk0),
    .CE(\BU2/U0/int_data_ack ),
    .D(\BU2/U0/G_TX.txgen/jumbo_en_reg_4343 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/jumbo_en_frame_4344 )
  );
  FDRE   \BU2/U0/G_TX.txgen/ifg_dic_frame  (
    .C(tx_clk0),
    .CE(\BU2/U0/int_data_ack ),
    .D(\BU2/U0/G_TX.txgen/ifg_dic_reg_4342 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/ifg_dic_frame_2712 )
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/error_reg  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 ),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_TX.txgen/txframer/error_reg_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/error_reg_4341 )
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/crc_pos_out_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [2])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/crc_pos_out_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [1]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [1])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/crc_pos_out_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [0]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [0])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/crc_insert_out  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/crc_insert_d1_4177 ),
    .R(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 )
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/start_out  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/start_out_3337 )
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_7  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_7_mux0009 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [7])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_6  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_6_mux0009 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [6])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_5  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_5_mux0009 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [5])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_4  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_4_mux0009 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [4])
  );
  FDRS   \BU2/U0/G_TX.txgen/txframer/d_out_int_3  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_3_mux0010 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [3])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_55  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [63]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [55])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_54  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [62]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [54])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_53  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [61]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [53])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_52  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [60]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [52])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_51  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [59]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [51])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_50  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [58]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [50])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_49  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [57]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [49])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_48  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [56]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [48])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_47  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [55]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [47])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_46  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [54]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [46])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_45  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [53]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [45])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_44  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [52]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [44])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_43  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [51]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [43])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_42  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [50]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [42])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_41  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [49]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [41])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_40  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [48]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [40])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_39  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [47]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [39])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_38  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [46]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [38])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_37  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [45]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [37])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_36  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [44]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [36])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_35  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [43]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [35])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_34  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [42]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [34])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_33  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [41]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [33])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_32  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [40]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [32])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_31  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [39]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [31])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_30  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [38]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [30])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_29  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [37]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [29])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_28  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [36]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [28])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_27  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [35]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [27])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_26  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [34]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [26])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_25  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [33]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [25])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_24  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [32]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [24])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_23  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [31]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [23])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_22  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [30]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [22])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_21  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [29]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [21])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_20  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [28]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [20])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_19  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [27]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [19])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_18  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [26]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [18])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_17  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [25]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [17])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_16  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [24]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [16])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_15  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [23]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [15])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_14  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [22]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [14])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_13  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [21]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [13])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_12  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [20]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [12])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_11  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [19]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [11])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_10  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [18]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [10])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_9  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [17]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [9])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_8  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [16]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [8])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_7  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [15]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [7])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_6  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [14]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [6])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_5  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [13]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [5])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_4  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [12]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [4])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_3  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [11]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [3])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_2  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [10]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [2])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_1  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [9]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [1])
  );
  FDRE   \BU2/U0/G_TX.txgen/txframer/preamble_reg_0  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 ),
    .D(\BU2/U0/G_TX.txgen/txframer/preamble_reg_mux0001 [8]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/preamble_reg [0])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_pad_d1_6  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_pad [6]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_pad_d1 [6])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_pad_d1_5  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_pad [5]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_pad_d1 [5])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_pad_d1_4  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_pad [4]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_pad_d1 [4])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_pad_d1_3  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_pad [3]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_pad_d1 [3])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_pad_d1_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_pad [2]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_pad_d1 [2])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_pad_d1_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_pad [1]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_pad_d1 [1])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_pad_d1_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_pad [0]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_pad_d1 [0])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/crc_data_reg_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/crc_data_next [2]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/crc_data_reg [2])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/crc_data_reg_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/crc_data_next [1]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/crc_data_reg [1])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/crc_data_reg_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/crc_data_next [0]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/crc_data_reg [0])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_10  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_10_mux0009_4201 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [10])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_start_d1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_start ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_start_d1_4200 )
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_terminate_d1_6  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_terminate [6]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [6])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_terminate_d1_5  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_terminate [5]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [5])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_terminate_d1_4  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_terminate [4]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [4])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_terminate_d1_3  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_terminate [3]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [3])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_terminate_d1_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_terminate [2]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [2])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_terminate_d1_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_terminate [1]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [1])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_terminate_d1_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_terminate [0]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_terminate_d1 [0])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_58  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_58_mux0006_4185 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [58])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_57  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_57_mux0007_4184 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [57])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_9  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_9_mux0009_4183 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [9])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_56  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_56_mux0006_4182 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [56])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_underrun_d1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_underrun_3269 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_underrun_d1_4181 )
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_8  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_8_mux0010 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [8])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_49  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_49_mux0009_4179 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [49])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_48  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_48_mux0010 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [48])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/crc_insert_d1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/insert ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/crc_insert_d1_4177 )
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/d_in_d1_61  (
    .C(tx_clk0),
    .D(\BU2/U0/int_tx_data[61] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [61])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/d_in_d1_59  (
    .C(tx_clk0),
    .D(\BU2/U0/int_tx_data[59] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [59])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/d_in_d1_57  (
    .C(tx_clk0),
    .D(\BU2/U0/int_tx_data[57] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [57])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/d_in_d1_55  (
    .C(tx_clk0),
    .D(\BU2/U0/int_tx_data[55] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [55])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/d_in_d1_53  (
    .C(tx_clk0),
    .D(\BU2/U0/int_tx_data[53] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [53])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/d_in_d1_51  (
    .C(tx_clk0),
    .D(\BU2/U0/int_tx_data[51] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [51])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/d_in_d1_49  (
    .C(tx_clk0),
    .D(\BU2/U0/int_tx_data[49] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [49])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/d_in_d1_47  (
    .C(tx_clk0),
    .D(\BU2/U0/int_tx_data[47] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [47])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/d_in_d1_45  (
    .C(tx_clk0),
    .D(\BU2/U0/int_tx_data[45] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [45])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/d_in_d1_41  (
    .C(tx_clk0),
    .D(\BU2/U0/int_tx_data[41] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [41])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/d_in_d1_37  (
    .C(tx_clk0),
    .D(\BU2/U0/int_tx_data[37] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [37])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/d_in_d1_33  (
    .C(tx_clk0),
    .D(\BU2/U0/int_tx_data[33] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [33])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/d_in_d1_31  (
    .C(tx_clk0),
    .D(\BU2/U0/int_tx_data[31] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [31])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/d_in_d1_29  (
    .C(tx_clk0),
    .D(\BU2/U0/int_tx_data[29] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [29])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/d_in_d1_27  (
    .C(tx_clk0),
    .D(\BU2/U0/int_tx_data[27] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [27])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/d_in_d1_25  (
    .C(tx_clk0),
    .D(\BU2/U0/int_tx_data[25] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [25])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/d_in_d1_22  (
    .C(tx_clk0),
    .D(\BU2/U0/int_tx_data[22] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [22])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/d_in_d1_21  (
    .C(tx_clk0),
    .D(\BU2/U0/int_tx_data[21] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [21])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/d_in_d1_19  (
    .C(tx_clk0),
    .D(\BU2/U0/int_tx_data[19] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [19])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/d_in_d1_15  (
    .C(tx_clk0),
    .D(\BU2/U0/int_tx_data[15] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [15])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/d_in_d1_2  (
    .C(tx_clk0),
    .D(\BU2/U0/int_tx_data[2] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_in_d1 [2])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_2_mux0009 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [2])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_50  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_50_mux0009_4132 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [50])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_1_mux0009_4131 ),
    .S(\BU2/U0/G_TX.txgen/txframer/d_out_int_0_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [1])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_0_mux0010_4129 ),
    .S(\BU2/U0/G_TX.txgen/txframer/d_out_int_0_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [0])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_42  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_42_mux0009_4128 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [42])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_preamble_reg_4126 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/custom_preamble_en_d1_4127 )
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/c_out_7  (
    .C(tx_clk0),
    .D(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/txframer/c_out_7_or0000_4125 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/c_out [7])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_41  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_41_mux0009_4124 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [41])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/c_out_6  (
    .C(tx_clk0),
    .D(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/txframer/c_out_6_or0000_4123 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/c_out [6])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_40  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_40_mux0010 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [40])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/c_out_5  (
    .C(tx_clk0),
    .D(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/txframer/c_out_5_or0000_4121 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/c_out [5])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/c_out_4  (
    .C(tx_clk0),
    .D(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/txframer/c_out_4_or0000_4120 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/c_out [4])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_34  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_34_mux0009_4119 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [34])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/c_out_3  (
    .C(tx_clk0),
    .D(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/txframer/c_out_3_or0000_4118 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/c_out [3])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_33  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_33_mux0009_4117 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [33])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/c_out_2  (
    .C(tx_clk0),
    .D(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/txframer/c_out_2_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/c_out [2])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_32  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_32_mux0010 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [32])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_26  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_26_mux0009_4114 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [26])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_25  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_25_mux0009_4113 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [25])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/c_out_1  (
    .C(tx_clk0),
    .D(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/txframer/c_out_1_or0000_4112 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/c_out [1])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_24  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_24_mux0010 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [24])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/c_out_0  (
    .C(tx_clk0),
    .D(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/txframer/c_out_0_or0000_4110 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/c_out [0])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_18  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_18_mux0009_4109 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [18])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_data_d1_7  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_data[7] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [7])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_data_d1_6  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_data[6] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [6])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_data_d1_5  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_data[5] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [5])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_data_d1_4  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_data[4] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [4])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_data_d1_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_data[2] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [2])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_data_d1_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_data[1] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [1])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_data_d1_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_data[0] ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_data_d1 [0])
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_17  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_17_mux0009_4095 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [17])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/is_error_d1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_error ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/is_error_d1_4094 )
  );
  FDS   \BU2/U0/G_TX.txgen/txframer/d_out_int_16  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int_16_mux0010 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/d_out_int [16])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/tx_start_d1  (
    .C(tx_clk0),
    .D(\BU2/U0/start_reg ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/tx_start_d1_4092 )
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/crc_pos_d1_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/pos [2]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [2])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/crc_pos_d1_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/pos [1]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [1])
  );
  FDR   \BU2/U0/G_TX.txgen/txframer/crc_pos_d1_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/pos [0]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/txframer/crc_pos_d1 [0])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/frame_is_ctrl  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d4_4081 ),
    .D(\BU2/U0/G_TX.txgen/decode_frame/ctrl_int ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(tx_statistics_vector[4])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/broadcast  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d4_4081 ),
    .D(\BU2/U0/G_TX.txgen/decode_frame/broad_int ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(tx_statistics_vector[1])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/frame_is_vlan  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d4_4081 ),
    .D(\BU2/U0/G_TX.txgen/decode_frame/vlan_int ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\NlwRenamedSig_OI_tx_statistics_vector[19] )
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/multicast  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d4_4081 ),
    .D(\BU2/U0/G_TX.txgen/decode_frame/multi_int ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(tx_statistics_vector[2])
  );
  FDR   \BU2/U0/G_TX.txgen/decode_frame/start_d4  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/decode_frame/start_d3_4080 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/start_d4_4081 )
  );
  FDR   \BU2/U0/G_TX.txgen/decode_frame/start_d3  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/decode_frame/start_d2_4063 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/start_d3_4080 )
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/len_type_15  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d2_4063 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [47]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/len_type [15])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/len_type_14  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d2_4063 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [46]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/len_type [14])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/len_type_13  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d2_4063 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [45]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/len_type [13])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/len_type_12  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d2_4063 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [44]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/len_type [12])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/len_type_11  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d2_4063 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [43]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/len_type [11])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/len_type_10  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d2_4063 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [42]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/len_type [10])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/len_type_9  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d2_4063 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [41]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/len_type [9])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/len_type_8  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d2_4063 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [40]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/len_type [8])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/len_type_7  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d2_4063 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/len_type [7])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/len_type_6  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d2_4063 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [38]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/len_type [6])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/len_type_5  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d2_4063 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [37]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/len_type [5])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/len_type_4  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d2_4063 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [36]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/len_type [4])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/len_type_3  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d2_4063 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [35]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/len_type [3])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/len_type_2  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d2_4063 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [34]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/len_type [2])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/len_type_1  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d2_4063 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [33]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/len_type [1])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/len_type_0  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d2_4063 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [32]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/len_type [0])
  );
  FDR   \BU2/U0/G_TX.txgen/decode_frame/start_d2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/start_d2_4063 )
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_47  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [47]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [47])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_46  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [46]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [46])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_45  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [45]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [45])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_44  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [44]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [44])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_43  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [43]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [43])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_42  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [42]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [42])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_41  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [41]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [41])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_40  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [40]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [40])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_39  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [39])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_38  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [38]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [38])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_37  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [37]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [37])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_36  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [36]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [36])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_35  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [35]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [35])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_34  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [34]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [34])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_33  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [33]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [33])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_32  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [32]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [32])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_31  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [31]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [31])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_30  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [30]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [30])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_29  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [29]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [29])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_28  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [28]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [28])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_27  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [27]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [27])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_26  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [26]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [26])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_25  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [25]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [25])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_24  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [24]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [24])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_23  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [23]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [23])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_22  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [22]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [22])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_21  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [21]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [21])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_20  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [20]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [20])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_19  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [19]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [19])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_18  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [18]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [18])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_17  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [17]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [17])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_16  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [16]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [16])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_15  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [15]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [15])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_14  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [14]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [14])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_13  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [13]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [13])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_12  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [12]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [12])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_11  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [11]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [11])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_10  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [10]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [10])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_9  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [9]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [9])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_8  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [8]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [8])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_7  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [7]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [7])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_6  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [6]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [6])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_5  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [5]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [5])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_4  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [4]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [4])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_3  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [3]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [3])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_2  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [2]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [2])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_1  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [1]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [1])
  );
  FDRE   \BU2/U0/G_TX.txgen/decode_frame/dst_addr_0  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 ),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [0]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/dst_addr [0])
  );
  FDR   \BU2/U0/G_TX.txgen/decode_frame/start_d1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/decode_frame/start_d1_4014 )
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/c_d1_7  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [7]),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/c_d1 [7])
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/c_d1_6  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [6]),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/c_d1 [6])
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/c_d1_5  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [5]),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/c_d1 [5])
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/c_d1_4  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [4]),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/c_d1 [4])
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/c_out_7  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/c_out_mux0002 [7]),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/c_out [7])
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/c_out_6  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/c_out_mux0002 [6]),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/c_out [6])
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/c_out_5  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/c_out_mux0002 [5]),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/c_out [5])
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/c_out_4  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/c_out_mux0002 [4]),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/c_out [4])
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/c_out_3  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/c_out_mux0002 [3]),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/c_out [3])
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/c_out_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/c_out_mux0002 [2]),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/c_out [2])
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/c_out_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/c_out_mux0002 [1]),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/c_out [1])
  );
  FDS   \BU2/U0/G_TX.txgen/startalignment/c_out_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/startalignment/c_out_mux0002 [0]),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/startalignment/c_out [0])
  );
  FDRSE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .D(\BU2/host_miim_rdy ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating_3993 )
  );
  FDRE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/byte_en_cmp_eq0000 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select_3992 )
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [0])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [1])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [2])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_3  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [3])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_4  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [4])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_5  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [26]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [5])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_6  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [25]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [6])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_7  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [7])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_8  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [23]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [8])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_9  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [22]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [9])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_10  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [21]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [10])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_11  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [20]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [11])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_12  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [19]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [12])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_13  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [18]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [13])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_14  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [17]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [14])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_15  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [16]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [15])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_16  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [15]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [16])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_17  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [14]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [17])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_18  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [13]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [18])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_19  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [12]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [19])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_20  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [11]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [20])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_21  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [10]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [21])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_22  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [9]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [22])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_23  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [8]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [23])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_24  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [7]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [24])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_25  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [6]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [25])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_26  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [5]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [26])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_27  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [4]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [27])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_28  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [3]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [28])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_29  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [2]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [29])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_30  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [1]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [30])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_31  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [0]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1 [31])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_0_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [0])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_26  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_26_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [26])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [11])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_10  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_10_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [10])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_29  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_29_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [29])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_28  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_28_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [28])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [27])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_9  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_9_xor0000_3943 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [9])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_26  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_26_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [26])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_31  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_31_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [31])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_8  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_8_xor0000_3937 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [8])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_30  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_30_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [30])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_25  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_25_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [25])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_7  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_7_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [7])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_24  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_24_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [24])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_6  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_6_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [6])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_18  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_18_xor0000_3925 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [18])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_23  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_23_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [23])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_5  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_5_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [5])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_17  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_17_xor0000_3919 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [17])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [22])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [4])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_16  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_16_xor0000_3913 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [16])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_21  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_21_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [21])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_3  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_3_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [3])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_15  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_15_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [15])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_20  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_20_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [20])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_29  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_29_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [29])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_2_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [2])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_14  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_14_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [14])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_28  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_28_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [28])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_1_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [1])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [13])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_27  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_27_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [27])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_12  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_12_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [12])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_31  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_31_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [31])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [11])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_25  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_25_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [25])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_30  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_30_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [30])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_10  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_10_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [10])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_19  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_19_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [19])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_24  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_24_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [24])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_18  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_18_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [18])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_23  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_23_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [23])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_22  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_22_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [22])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_17  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_17_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [17])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_9  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_9_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [9])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_16  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_16_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [16])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_21  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_21_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [21])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [8])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_15  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_15_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [15])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_7  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_7_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [7])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_14  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_14_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [14])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_20  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_20_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [20])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_6  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_6_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [6])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_13  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_13_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [13])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_5  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_5_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [5])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta [12])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_4  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_4_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [4])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_3  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_3_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [3])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_2_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [2])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [1])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_0_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [0])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_19  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_19_xor0000 ),
    .R(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb [19])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg_3830 )
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [29])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [28])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [27])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [26])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [31])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [25])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [30])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [19])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [24])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [18])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [23])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [17])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [22])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [16])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [21])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [20])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [15])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [9])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [14])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [8])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [13])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [7])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_7  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [7]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [7])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_6  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [6]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [6])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_5  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [5]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [5])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_4  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [4]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [4])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_3  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [3]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [3])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [2]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [2])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [1]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [1])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [0]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg [0])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [12])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [6])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [11])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [5])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [10])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [4])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [3])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [2])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [1])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0_not0001 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1 [0])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_3  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_3_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [3])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_29  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_29_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [29])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_2  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_2_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [2])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_28  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_28_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [28])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_27  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_27_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [27])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_1  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_1_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [1])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_55  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [55]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [55])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_54  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [54]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [54])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_53  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [53]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [53])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_52  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [52]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [52])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_51  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [51]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [51])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_50  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [50]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [50])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_49  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [49]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [49])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_48  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [48]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [48])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_47  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [47]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [47])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_46  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [46]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [46])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_45  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [45]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [45])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_44  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [44]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [44])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_43  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [43]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [43])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_42  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [42]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [42])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_41  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [41]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [41])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_40  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [40]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [40])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_39  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [39]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [39])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_38  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [38]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [38])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_37  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [37]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [37])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_36  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [36]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [36])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_35  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [35]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [35])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_34  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [34]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [34])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_33  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [33]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [33])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_32  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [32]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [32])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_31  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [31]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [31])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_30  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [30]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [30])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_29  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [29]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [29])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_28  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [28]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [28])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_27  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [27]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [27])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_26  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [26]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [26])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_25  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [25]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [25])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_24  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [24]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [24])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_23  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [23]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [23])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_22  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [22]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [22])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_21  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [21]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [21])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_20  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [20]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [20])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_19  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [19]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [19])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_18  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [18]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [18])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_17  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [17]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [17])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_16  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [16]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [16])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_15  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [15]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [15])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_14  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [14]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [14])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_13  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [13]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [13])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_12  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [12]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [12])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_11  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [11]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [11])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_10  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [10]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [10])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_9  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [9]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [9])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_8  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [8]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [8])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_7  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [7]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [7])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_6  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [6]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [6])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_5  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [5]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [5])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_4  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [4]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [4])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_3  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [3]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [3])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [2]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [2])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [1]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [1])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_mux0001 [0]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data [0])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_26  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_26_mux0000_3632 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [26])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_0  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_0_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [0])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_31  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_31_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [31])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_25  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_25_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [25])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_19  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_19_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [19])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_24  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_24_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [24])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_30  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_30_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [30])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_18  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_18_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [18])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_23  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_23_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [23])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_17  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_17_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [17])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_22  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_22_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [22])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_16  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_16_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [16])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_21  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_21_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [21])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_15  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_15_mux0000_3606 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [15])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_20  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_20_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [20])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_14  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_14_mux0000_3602 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [14])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_13  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_13_mux0000_3600 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [13])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_12  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_12_mux0000_3598 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [12])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_11  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_11_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [11])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_10  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_10_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [10])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg_3593 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full  (
    .C(tx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_cmp_eq0000_inv_3591 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_3592 )
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_6  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_mux0000 [6]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [6])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_5  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_mux0000 [5]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [5])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_4  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_mux0000 [4]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [4])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_3  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_mux0000 [3]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [3])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_2  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_mux0000 [2]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [2])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_1  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_mux0000 [1]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [1])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_0  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_mux0000 [0]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg [0])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_9  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_9_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [9])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_8  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_8_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [8])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [7])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [6])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_5  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_5_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [5])
  );
  FDE   \BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_not0001 ),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4_mux0000 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2 [4])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_int [0]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [0])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_int [1]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [1])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_int [2]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [2])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_3  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_int [3]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [3])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_4  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_int [4]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [4])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_5  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_int [5]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [5])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_6  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_int [6]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [6])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_7  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_int [7]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out [7])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_int ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out_3554 )
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [0]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [0])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [1]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [1])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [2]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [2])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_3  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [3]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [3])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_4  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [4]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [4])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_5  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [5]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [5])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_6  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [6]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [6])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_7  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [7]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [7])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_8  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [8]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [8])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_9  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [9]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [9])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_10  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [10]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [10])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_11  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [11]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [11])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_12  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [12]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [12])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_13  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [13]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [13])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_14  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [14]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [14])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_15  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [15]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [15])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_16  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [16]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [16])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_17  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [17]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [17])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_18  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [18]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [18])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_19  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [19]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [19])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_20  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [20]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [20])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_21  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [21]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [21])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_22  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [22]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [22])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_23  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [23]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [23])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_24  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [24]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [24])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_25  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [25]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [25])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_26  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [26]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [26])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_27  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [27]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [27])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_28  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [28]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [28])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_29  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [29]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [29])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_30  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [30]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [30])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_31  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [31]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [31])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_32  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [32]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [32])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_33  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [33]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [33])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_34  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [34]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [34])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_35  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [35]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [35])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_36  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [36]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [36])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_37  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [37]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [37])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_38  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [38]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [38])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_39  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [39]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [39])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_40  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [40]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [40])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_41  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [41]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [41])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_42  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [42]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [42])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_43  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [43]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [43])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_44  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [44]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [44])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_45  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [45]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [45])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_46  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [46]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [46])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_47  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [47]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [47])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_48  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [48]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [48])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_49  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [49]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [49])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_50  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [50]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [50])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_51  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [51]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [51])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_52  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [52]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [52])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_53  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [53]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [53])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_54  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [54]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [54])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_55  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [55]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [55])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_56  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [56]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [56])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_57  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [57]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [57])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_58  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [58]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [58])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_59  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [59]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [59])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_60  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [60]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [60])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_61  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [61]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [61])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_62  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [62]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [62])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_63  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [63]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out [63])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_int [0]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_int [1]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_int [2]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2])
  );
  FD   \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_out  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_int ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_out_3280 )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[0].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [0]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [0])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[1].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [1]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [1])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[2].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [2]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [2])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[3].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [3]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [3])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[4].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [4]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [4])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[5].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [5]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [5])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[6].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [6]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [6])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[7].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [7]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [7])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[8].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [8]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [8])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[9].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [9]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [9])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[10].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [10]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [10])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[11].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [11]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [11])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[12].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [12]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [12])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[13].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [13]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [13])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[14].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [14]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [14])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[15].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [15]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [15])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[16].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [16]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [16])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[17].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [17]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [17])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[18].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [18]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [18])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[19].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [19]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [19])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[20].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [20]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [20])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[21].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [21]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [21])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[22].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [22]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [22])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[23].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [23]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [23])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[24].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [24]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [24])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[25].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [25]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [25])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[26].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [26]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [26])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[27].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [27]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [27])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[28].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [28]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [28])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[29].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [29]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [29])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[30].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [30]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [30])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[31].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [31]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [31])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[32].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [32]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [32])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[33].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [33]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [33])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[34].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [34]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [34])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[35].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [35]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [35])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[36].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [36]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [36])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[37].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [37]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [37])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[38].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [38]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [38])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[39].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [39]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [39])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[40].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [40]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [40])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[41].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [41]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [41])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[42].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [42]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [42])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[43].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [43]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [43])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[44].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [44]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [44])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[45].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [45]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [45])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[46].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [46]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [46])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[47].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [47]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [47])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[48].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [48]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [48])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[49].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [49]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [49])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[50].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [50]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [50])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[51].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [51]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [51])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[52].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [52]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [52])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[53].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [53]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [53])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[54].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [54]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [54])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[55].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [55]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [55])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[56].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [56]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [56])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[57].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [57]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [57])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[58].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [58]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [58])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[59].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [59]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [59])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[60].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [60]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [60])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[61].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [61]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [61])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[62].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [62]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [62])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[63].data_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/d_out_int [63]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_int [63])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[0].ctrl_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/c_out [0]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_int [0])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[1].ctrl_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/c_out [1]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_int [1])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[2].ctrl_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/c_out [2]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_int [2])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[3].ctrl_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/c_out [3]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_int [3])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[4].ctrl_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/c_out [4]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_int [4])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[5].ctrl_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/c_out [5]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_int [5])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[6].ctrl_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/c_out [6]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_int [6])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[7].ctrl_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/c_out [7]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_int [7])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/crc_insert_out_3344 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_int )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_delay_gen[0].pos_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [0]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_int [0])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_delay_gen[1].pos_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [1]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_int [1])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_delay_gen[2].pos_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/crc_pos_out [2]),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_int [2])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/start_delay_i  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/txframer/start_out_3337 ),
    .Q(\NLW_BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/start_delay_i_Q_UNCONNECTED )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_delay_i  (
    .A0(\BU2/U0/N1 ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/U0/N1 ),
    .CLK(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/flip_3206 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_int )
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [0]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [0])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [1]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [1])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out [2]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1 [2])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_8  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [8]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [8])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_9  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [9]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [9])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_10  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [10]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [10])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_11  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [11]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [11])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_12  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [12]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [12])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_13  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [13]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [13])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_14  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [14]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [14])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_15  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [15]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [15])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_16  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [16]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [16])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_17  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [17]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [17])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_18  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [18]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [18])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_19  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [19]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [19])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_20  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [20]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [20])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_21  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [21]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [21])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_22  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [22]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [22])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_23  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [23]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [23])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_24  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [24]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [24])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_25  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [25]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [25])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_26  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [26]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [26])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_27  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [27]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [27])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_28  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [28]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [28])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_29  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [29]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [29])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_30  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [30]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [30])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_31  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/crc [31]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1 [31])
  );
  FDR   \BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/insert_d1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_out_3280 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/insert_d1_3281 )
  );
  FDRS   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_3  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_3_or0000 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/is_data[7] ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [3])
  );
  FDRS   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_5  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_5_or0000 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/is_data[7] ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [5])
  );
  FDRS   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_4  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_4_or0000 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/is_data[7] ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [4])
  );
  FDRS   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_7  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_7_or0000 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/is_data[7] ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [7])
  );
  FDRS   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_6  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_6_or0000 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/is_data[7] ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [6])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_underrun  (
    .C(tx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_underrun_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_underrun_3269 )
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_dv_reg_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_data_valid_next [0]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_dv_reg [0])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_dv_reg_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_data_valid_next [1]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_dv_reg [1])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_dv_reg_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_data_valid_next [2]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_dv_reg [2])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/underrun_reg  (
    .C(tx_clk0),
    .D(\BU2/U0/int_underrun ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/underrun_reg_3261 )
  );
  FDS   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/load_max_count  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/load_max_count_not0001 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/load_max_count_3260 )
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_reg_7  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/is_pad [7]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_reg [7])
  );
  FDRS   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/status_valid  (
    .C(tx_clk0),
    .D(\BU2/host_miim_rdy ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/status_valid_or0000 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/underrun_comb_inv ),
    .Q(NlwRenamedSig_OI_tx_statistics_valid)
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/last_bytes_reg_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/last_bytes [0]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/last_bytes_reg [0])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/last_bytes_reg_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/last_bytes [1]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/last_bytes_reg [1])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/last_bytes_reg_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/last_bytes [2]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/last_bytes_reg [2])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/data_avail_reg_7  (
    .C(tx_clk0),
    .D(\BU2/U0/int_tx_data_avail [7]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/data_avail_reg [7])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_next_reg  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_next_cycle ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_next_reg_3246 )
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_reached  (
    .C(tx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_reached_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_reached_3191 )
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/flip_int  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/flip_int_mux0000_3243 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/flip_int_3205 )
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_reg_0  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_valid ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [0]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(tx_statistics_vector[5])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_reg_1  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_valid ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [1]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(tx_statistics_vector[6])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_reg_2  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_valid ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [2]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(tx_statistics_vector[7])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_reg_3  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_valid ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [3]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(tx_statistics_vector[8])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_reg_4  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_valid ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [4]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(tx_statistics_vector[9])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_reg_5  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_valid ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [5]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(tx_statistics_vector[10])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_reg_6  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_valid ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [6]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(tx_statistics_vector[11])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_reg_7  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_valid ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [7]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(tx_statistics_vector[12])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_reg_8  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_valid ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [8]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(tx_statistics_vector[13])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_reg_9  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_valid ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [9]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(tx_statistics_vector[14])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_reg_10  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_valid ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [10]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(tx_statistics_vector[15])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_reg_11  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_valid ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [11]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(tx_statistics_vector[16])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_reg_12  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_valid ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [12]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(tx_statistics_vector[17])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_reg_13  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_valid ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count [13]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(tx_statistics_vector[18])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_alignment  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_alignment_mux0000 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_alignment_3227 )
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_cmp_eq0000 ),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3207 )
  );
  FDRS   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_0_or0000_3223 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/is_data[7] ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [0])
  );
  FDRS   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_1_or0000 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/is_data[7] ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [1])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/tx_success  (
    .C(tx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/tx_success_or0000 ),
    .Q(tx_statistics_vector[0])
  );
  FDRS   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int_2_or0000_3217 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/is_data[7] ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/stat_byte_int [2])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/next_terminate [0]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate [0])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/next_terminate [1]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate [1])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/next_terminate [2]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate [2])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate_3  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/next_terminate [3]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate [3])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached_3207 ),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_3208 )
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/flip  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/flip_int_3205 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/flip_3206 )
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [0]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [0])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [1]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [1])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [2]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [2])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg_3  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [3]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [3])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg_4  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [4]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [4])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg_5  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [5]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [5])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg_6  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [6]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [6])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg_7  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [7]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [7])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg_8  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [8]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [8])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg_9  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [9]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [9])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg_10  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [10]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [10])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg_11  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [11]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_reg [11])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_reached_reg  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_reached_3191 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_reached_reg_3192 )
  );
  FDRSE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/underrun_store  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/is_start ),
    .D(\BU2/host_miim_rdy ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/int_underrun ),
    .Q(\NlwRenamedSig_OI_tx_statistics_vector[3] )
  );
  FDRSE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_enable  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_enable_or0000 ),
    .D(\BU2/host_miim_rdy ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/is_start ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_enable_3189 )
  );
  FDRSE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_reg  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/is_start ),
    .D(\BU2/host_miim_rdy ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_past_3186 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_reg_3187 )
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/in_frame_reg  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/in_frame_reg_3185 )
  );
  FDRSE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_reg  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/is_start ),
    .D(\BU2/host_miim_rdy ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/start_reg ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_reg_3184 )
  );
  FDRSE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/error_reg  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/is_start ),
    .D(\BU2/host_miim_rdy ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/is_error ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/error_reg_3182 )
  );
  FDRSE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_0  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_and0000 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [0]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_cst ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [0])
  );
  FDRSE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_3  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_and0000 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [3]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_cst ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [3])
  );
  FDRSE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_1  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_and0000 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [1]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_cst ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [1])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_2  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_and0000 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [2]),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_val ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [2])
  );
  FDRSE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_4  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_and0000 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [4]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_cst ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [4])
  );
  FDRSE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_5  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_and0000 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [5]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_cst ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [5])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_8  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_and0000 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [8]),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_val ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [8])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_6  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_and0000 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [6]),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_val ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [6])
  );
  FDRSE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_7  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_and0000 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [7]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_cst ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [7])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_9  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_and0000 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [9]),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_val ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [9])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_10  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_and0000 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [10]),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_val ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count [10])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_1  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_not0001 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_count1 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count [1])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_0  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_and0000 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<0>1 ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [0])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_1  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_and0000 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<1>1 ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [1])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_2  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_and0000 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<2>1 ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [2])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_3  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_and0000 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<3>1 ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [3])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_4  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_and0000 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<4>1 ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [4])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_5  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_and0000 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<5>1 ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [5])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_6  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_and0000 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<6>1 ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [6])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_7  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_and0000 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<7>1 ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [7])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_8  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_and0000 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<8>1 ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [8])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_9  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_and0000 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<9>1 ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [9])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_10  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_and0000 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<10>1 ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [10])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_11  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count_and0000 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [11]),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/byte_count [11])
  );
  FDSE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_0  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_not0001 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_count ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count [0])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_2  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_not0001 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_count2 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count [2])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_3  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_not0001 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_count3 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count [3])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<2>  (
    .CI(\BU2/host_miim_rdy ),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_lut [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [2])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_xor<2>  (
    .CI(\BU2/host_miim_rdy ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_lut [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [2])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<3>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [2]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<3>_rt_3139 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [3])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_xor<3>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [2]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<3>_rt_3139 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [3])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<4>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [3]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<4>_rt_3136 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [4])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_xor<4>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [3]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<4>_rt_3136 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [4])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<5>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [4]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<5>_rt_3133 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [5])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_xor<5>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [4]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<5>_rt_3133 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [5])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<6>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [5]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<6>_rt_3130 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [6])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_xor<6>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [5]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<6>_rt_3130 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [6])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<7>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [6]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<7>_rt_3127 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [7])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_xor<7>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [6]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<7>_rt_3127 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [7])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<8>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [7]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<8>_rt_3124 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [8])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_xor<8>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [7]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<8>_rt_3124 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [8])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<9>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [8]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<9>_rt_3121 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [9])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_xor<9>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [8]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<9>_rt_3121 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [9])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<10>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [9]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<10>_rt_3118 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [10])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_xor<10>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [9]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<10>_rt_3118 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [10])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<11>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [10]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<11>_rt_3115 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [11])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_xor<11>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [10]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<11>_rt_3115 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [11])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<12>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [11]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<12>_rt_3112 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [12])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_xor<12>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [11]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy<12>_rt_3112 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [12])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_xor<13>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_cy [12]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Madd_frame_byte_count_addsub0000_xor<13>_rt_3109 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/frame_byte_count_addsub0000 [13])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<0>  (
    .CI(\BU2/host_miim_rdy ),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_lut [0]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [0])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<0>  (
    .CI(\BU2/host_miim_rdy ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_lut [0]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<0>1 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<1>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [0]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<1>_rt_3104 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [1])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<1>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [0]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<1>_rt_3104 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<1>1 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<2>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [1]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<2>_rt_3101 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [2])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<2>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [1]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<2>_rt_3101 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<2>1 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<3>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [2]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<3>_rt_3098 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [3])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<3>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [2]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<3>_rt_3098 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<3>1 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<4>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [3]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<4>_rt_3095 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [4])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<4>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [3]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<4>_rt_3095 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<4>1 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<5>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [4]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<5>_rt_3092 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [5])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<5>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [4]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<5>_rt_3092 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<5>1 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<6>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [5]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<6>_rt_3089 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [6])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<6>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [5]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<6>_rt_3089 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<6>1 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<7>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [6]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<7>_rt_3086 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [7])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<7>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [6]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<7>_rt_3086 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<7>1 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<8>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [7]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<8>_rt_3083 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [8])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<8>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [7]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<8>_rt_3083 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<8>1 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<9>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [8]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<9>_rt_3080 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [9])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<9>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [8]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<9>_rt_3080 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<9>1 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<10>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [9]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<10>_rt_3077 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [10])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<10>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [9]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy<10>_rt_3077 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result<10>1 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<11>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_cy [10]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_byte_count_xor<11>_rt_3074 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [11])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<0>  (
    .CI(\BU2/U0/N1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<0>_rt_3071 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [0])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_xor<0>  (
    .CI(\BU2/U0/N1 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<0>_rt_3071 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [0])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<1>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [0]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [1])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_xor<1>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [0]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [1])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<2>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [1]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [2])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_xor<2>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [1]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [2])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<3>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [2]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [3]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [3])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_xor<3>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [2]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [3]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [3])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<4>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [3]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [4]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [4])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_xor<4>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [3]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [4]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [4])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<5>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [4]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [5]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [5])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_xor<5>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [4]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [5]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [5])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<6>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [5]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [6]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [6])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_xor<6>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [5]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [6]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [6])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<7>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [6]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [7]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [7])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_xor<7>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [6]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [7]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [7])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<8>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [7]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [8]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [8])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_xor<8>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [7]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [8]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [8])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy<9>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [8]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [9]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [9])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_xor<9>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [8]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [9]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [9])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_xor<10>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_cy [9]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Mcount_max_count_lut [10]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/Result [10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1-In_3039 ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1_3040 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2-In_3037 ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2_3038 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd4  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd4-In_3034 ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd4_3036 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I35  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int5q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/TQ1 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/Q1_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I36  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int5q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/TQ0 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/Q0_ASSIGN_LI )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I4  (
    .CI(\BU2/U0/N1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I4_rt_3029 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/C1 )
  );
  AND2   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I956  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int5q ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/TC_ASSIGN_I1 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int6 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I298  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/C1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I298_rt_3027 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/TC_ASSIGN_I1 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I6  (
    .CI(\BU2/U0/N1 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I4_rt_3029 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/TQ0 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I28  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/C1 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I298_rt_3027 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/TQ1 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I263  (
    .C(tx_clk0),
    .CE(\BU2/U0/N1 ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ5 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q5_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I276  (
    .C(tx_clk0),
    .CE(\BU2/U0/N1 ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ6 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q6_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I289  (
    .C(tx_clk0),
    .CE(\BU2/U0/N1 ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ7 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q7_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I237  (
    .C(tx_clk0),
    .CE(\BU2/U0/N1 ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ3 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q3_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I250  (
    .C(tx_clk0),
    .CE(\BU2/U0/N1 ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ4 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q4_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I224  (
    .C(tx_clk0),
    .CE(\BU2/U0/N1 ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ2 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q2_ASSIGN_S )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I35  (
    .C(tx_clk0),
    .CE(\BU2/U0/N1 ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ1 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q1_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I36  (
    .C(tx_clk0),
    .CE(\BU2/U0/N1 ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ0 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/Q0_ASSIGN_LI )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I4  (
    .CI(\BU2/U0/N1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I4_rt_3015 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C1 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I26  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I26_rt_3013 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C2 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I233  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C2 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I233_rt_3010 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C3 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I246  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C3 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I246_rt_3007 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C4 )
  );
  AND2   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I956  (
    .I0(\BU2/U0/N1 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TC_ASSIGN_I1 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int1 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I285  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C6 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I285_rt_2998 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C7 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I272  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C5 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I272_rt_3001 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C6 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I259  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C4 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I259_rt_3004 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C5 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I298  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C7 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I298_rt_2995 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TC_ASSIGN_I1 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I6  (
    .CI(\BU2/U0/N1 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I4_rt_3015 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ0 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I28  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C1 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I26_rt_3013 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ1 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I226  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C2 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I233_rt_3010 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ2 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I239  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C3 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I246_rt_3007 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ3 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I252  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C4 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I259_rt_3004 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ4 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I265  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C5 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I272_rt_3001 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ5 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I278  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C6 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I285_rt_2998 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ6 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I291  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/C7 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I298_rt_2995 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/TQ7 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I263  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int1q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ5 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q5_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I276  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int1q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ6 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q6_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I289  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int1q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ7 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q7_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I237  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int1q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ3 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q3_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I250  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int1q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ4 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q4_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I224  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int1q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ2 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q2_ASSIGN_S )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I35  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int1q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ1 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q1_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I36  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int1q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ0 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/Q0_ASSIGN_LI )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I4  (
    .CI(\BU2/U0/N1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I4_rt_2983 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C1 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I26  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I26_rt_2981 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C2 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I233  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C2 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I233_rt_2978 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C3 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I246  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C3 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I246_rt_2975 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C4 )
  );
  AND2   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I956  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int1q ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TC_ASSIGN_I1 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int2 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I285  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C6 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I285_rt_2966 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C7 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I272  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C5 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I272_rt_2969 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C6 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I259  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C4 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I259_rt_2972 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C5 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I298  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C7 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I298_rt_2963 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TC_ASSIGN_I1 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I6  (
    .CI(\BU2/U0/N1 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I4_rt_2983 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ0 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I28  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C1 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I26_rt_2981 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ1 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I226  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C2 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I233_rt_2978 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ2 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I239  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C3 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I246_rt_2975 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ3 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I252  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C4 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I259_rt_2972 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ4 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I265  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C5 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I272_rt_2969 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ5 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I278  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C6 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I285_rt_2966 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ6 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I291  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/C7 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I298_rt_2963 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/TQ7 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I263  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int2q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ5 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q5_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I276  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int2q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ6 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q6_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I289  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int2q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ7 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q7_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I237  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int2q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ3 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q3_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I250  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int2q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ4 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q4_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I224  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int2q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ2 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q2_ASSIGN_S )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I35  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int2q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ1 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q1_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I36  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int2q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ0 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/Q0_ASSIGN_LI )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I4  (
    .CI(\BU2/U0/N1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I4_rt_2951 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C1 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I26  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I26_rt_2949 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C2 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I233  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C2 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I233_rt_2946 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C3 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I246  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C3 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I246_rt_2943 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C4 )
  );
  AND2   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I956  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int2q ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TC_ASSIGN_I1 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int3 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I285  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C6 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I285_rt_2934 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C7 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I272  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C5 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I272_rt_2937 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C6 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I259  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C4 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I259_rt_2940 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C5 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I298  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C7 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I298_rt_2931 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TC_ASSIGN_I1 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I6  (
    .CI(\BU2/U0/N1 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I4_rt_2951 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ0 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I28  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C1 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I26_rt_2949 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ1 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I226  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C2 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I233_rt_2946 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ2 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I239  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C3 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I246_rt_2943 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ3 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I252  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C4 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I259_rt_2940 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ4 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I265  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C5 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I272_rt_2937 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ5 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I278  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C6 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I285_rt_2934 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ6 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I291  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/C7 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I298_rt_2931 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/TQ7 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I263  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int3q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ5 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q5_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I276  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int3q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ6 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q6_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I289  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int3q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ7 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q7_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I237  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int3q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ3 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q3_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I250  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int3q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ4 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q4_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I224  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int3q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ2 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q2_ASSIGN_S )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I35  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int3q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ1 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q1_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I36  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int3q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ0 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/Q0_ASSIGN_LI )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I4  (
    .CI(\BU2/U0/N1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I4_rt_2919 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C1 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I26  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I26_rt_2917 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C2 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I233  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C2 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I233_rt_2914 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C3 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I246  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C3 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I246_rt_2911 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C4 )
  );
  AND2   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I956  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int3q ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TC_ASSIGN_I1 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int4 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I285  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C6 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I285_rt_2902 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C7 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I272  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C5 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I272_rt_2905 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C6 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I259  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C4 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I259_rt_2908 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C5 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I298  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C7 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I298_rt_2899 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TC_ASSIGN_I1 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I6  (
    .CI(\BU2/U0/N1 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I4_rt_2919 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ0 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I28  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C1 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I26_rt_2917 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ1 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I226  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C2 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I233_rt_2914 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ2 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I239  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C3 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I246_rt_2911 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ3 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I252  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C4 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I259_rt_2908 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ4 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I265  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C5 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I272_rt_2905 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ5 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I278  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C6 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I285_rt_2902 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ6 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I291  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/C7 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I298_rt_2899 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/TQ7 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I263  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int4q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ5 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q5_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I276  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int4q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ6 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q6_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I289  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int4q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ7 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q7_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I237  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int4q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ3 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q3_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I250  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int4q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ4 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q4_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I224  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int4q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ2 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q2_ASSIGN_S )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I35  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int4q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ1 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q1_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I36  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int4q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ0 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/Q0_ASSIGN_LI )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I4  (
    .CI(\BU2/U0/N1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I4_rt_2887 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C1 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I26  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I26_rt_2885 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C2 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I233  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C2 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I233_rt_2882 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C3 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I246  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C3 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I246_rt_2879 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C4 )
  );
  AND2   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I956  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int4q ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TC_ASSIGN_I1 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int5 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I285  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C6 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I285_rt_2870 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C7 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I272  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C5 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I272_rt_2873 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C6 )
  );
  MUXCY_L   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I259  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C4 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I259_rt_2876 ),
    .LO(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C5 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I298  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C7 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I298_rt_2867 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TC_ASSIGN_I1 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I6  (
    .CI(\BU2/U0/N1 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I4_rt_2887 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ0 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I28  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C1 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I26_rt_2885 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ1 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I226  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C2 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I233_rt_2882 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ2 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I239  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C3 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I246_rt_2879 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ3 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I252  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C4 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I259_rt_2876 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ4 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I265  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C5 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I272_rt_2873 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ5 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I278  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C6 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I285_rt_2870 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ6 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I291  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/C7 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I298_rt_2867 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/TQ7 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff6  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int6 ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/N1 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/crc_output2 )
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff5  (
    .C(tx_clk0),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int5 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int5q )
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff4  (
    .C(tx_clk0),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int4 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int4q )
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff3  (
    .C(tx_clk0),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int3 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int3q )
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff2  (
    .C(tx_clk0),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int2 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int2q )
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff1  (
    .C(tx_clk0),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int1 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/int1q )
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/deferring_q  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/deferring_o_2852 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/deferring_q_2853 )
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame  (
    .C(tx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame_2851 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_7  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/next_state<7>1_2848 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [7])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_underrun  (
    .C(tx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_underrun_or0000_2846 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_underrun_2847 )
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_and0000 ),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad_2845 )
  );
  FDRSE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1]),
    .D(\BU2/host_miim_rdy ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed_2842 )
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1]),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof_and0000 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof_2841 )
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/flip_save  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_column_2665 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/flip ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/flip_save_2839 )
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/Result [0]),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset [0])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/Result [1]),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset [1])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/Result [2]),
    .R(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset_or0000 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset [2])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_xor<4>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy [3]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_stretch_count_cy [3]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb [4])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_xor<3>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy [2]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut [3]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb [3])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<3>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy [2]),
    .DI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones [3]),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut [3]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut<3>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut [3]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones [3]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut [3])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_xor<2>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy [1]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb [2])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<2>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy [1]),
    .DI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones [2]),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy [2])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_xor<1>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy [0]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb [1])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<1>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy [0]),
    .DI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones [1]),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy [1])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_xor<0>  (
    .CI(\BU2/host_miim_rdy ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut [0]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_comb [0])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy<0>  (
    .CI(\BU2/host_miim_rdy ),
    .DI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones [0]),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_lut [0]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifs_remainder_comb_Madd_cy [0])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [14]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_rt_2812 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [8])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<14>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [13]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<14>_rt_2810 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [7])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<14>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [13]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<14>_rt_2810 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [14])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<13>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [12]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<13>_rt_2808 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [6])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<13>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [12]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<13>_rt_2808 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [13])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<12>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [11]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<12>_rt_2806 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [5])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<12>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [11]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<12>_rt_2806 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [12])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<11>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [10]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_rt_2804 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [4])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [10]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_rt_2804 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [11])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<10>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [9]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<10>_rt_2802 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [3])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<10>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [9]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<10>_rt_2802 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [10])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<9>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [8]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<9>_rt_2800 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [2])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<9>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [8]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<9>_rt_2800 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [9])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<8>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [7]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<8>_rt_2798 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [1])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<8>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [7]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<8>_rt_2798 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [8])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<7>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [6]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<7>_rt_2796 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [0])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<7>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [6]),
    .DI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [3]),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<7>_rt_2796 ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [7])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<6>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [5]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut [6]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/flip )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<6>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [5]),
    .DI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [2]),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut [6]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [6])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<5>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [4]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut [5]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_value_extended [5])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<5>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [4]),
    .DI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [1]),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut [5]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [5])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<4>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [3]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut [4]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_value_extended [4])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<4>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [3]),
    .DI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [0]),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut [4]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [4])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<3>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [2]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut [3]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [3])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<2>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [1]),
    .DI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof [2]),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [2])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<1>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [0]),
    .DI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof [1]),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [1])
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<0>  (
    .CI(\BU2/host_miim_rdy ),
    .DI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/lane_count_ones_eof [0]),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_lut [0]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy [0])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_10  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value10 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [10])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_9  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value9 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [9])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_8  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value8 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [8])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_7  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value7 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [7])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_6  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value6 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [6])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_5  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value5 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [5])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_4  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value4 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [4])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_3  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value3 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [3])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_2  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value2 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [2])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_1  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value1 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [1])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_en ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [0])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_xor<10>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [9]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [10]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value10 )
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_xor<9>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [8]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [9]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value9 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy<9>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [8]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [9]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut<9>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [9]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value[7] ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [9])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_xor<8>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [7]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [8]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value8 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy<8>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [7]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [8]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut<8>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [8]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value[6] ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [8])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_xor<7>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [6]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [7]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value7 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy<7>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [6]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [7]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut<7>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [7]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value[5] ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [7])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_xor<6>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [5]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [6]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value6 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy<6>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [5]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [6]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [6])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_xor<5>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [4]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [5]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value5 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy<5>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [4]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [5]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut<5>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [5]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value[3] ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [5])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_xor<4>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [3]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [4]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value4 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy<4>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [3]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [4]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut<4>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state [1]),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value [4]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_load_value[2] ),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [4])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_xor<3>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [2]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [3]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value3 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy<3>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [2]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [3]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [3])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_xor<2>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [1]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value2 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy<2>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [1]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [2])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_xor<1>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [0]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value1 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy<1>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [0]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [1])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_xor<0>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/sof_column_inv ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [0]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy<0>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/sof_column_inv ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_lut [0]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Mcount_ifg_base_value_cy [0])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_4  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_not0001_2714 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_mux0000 [0]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [4])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_3  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_not0001_2714 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_mux0000 [1]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [3])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_2  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_not0001_2714 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_mux0000 [2]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [2])
  );
  FDSE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_1  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_not0001_2714 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_mux0000 [3]),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [1])
  );
  FDSE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_0  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_not0001_2714 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_mux0000 [4]),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder [0])
  );
  FDR   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX.txgen/ifg_dic_frame_2712 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_d1_2713 )
  );
  FDRSE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_1  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_not0001 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_mux0000 [0]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_inv ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value [1])
  );
  FDRSE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_0  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_not0001 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_mux0000 [1]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/dic_mode_inv ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value [0])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_7  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_not0001 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count7 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [7])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_6  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_not0001 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count6 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [6])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_5  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_not0001 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count5 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [5])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_4  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_not0001 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count4 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [4])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_3  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_not0001 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count3 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [3])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_2  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_not0001 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count2 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [2])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_1  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_not0001 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count1 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [1])
  );
  FDRE   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_0  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_not0001 ),
    .D(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [0])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_xor<7>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [6]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [7]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count7 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut<7>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_column_2665 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [7]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [7]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [7])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_xor<6>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [5]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [6]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count6 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<6>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [5]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [6]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [6])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut<6>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_column_2665 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [6]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [6]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [6])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_xor<5>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [4]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [5]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count5 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<5>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [4]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [5]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [5])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut<5>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_column_2665 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [5]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [5]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [5])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_xor<4>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [3]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [4]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count4 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<4>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [3]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [4]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [4])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut<4>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_column_2665 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [4]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [4]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [4])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_xor<3>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [2]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [3]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count3 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<3>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [2]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [3]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [3])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut<3>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_column_2665 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [3]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [3]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [3])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_xor<2>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [1]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count2 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<2>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [1]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [2])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut<2>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_column_2665 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [2]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [2]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [2])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_xor<1>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [0]),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count1 )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<1>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [0]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [1])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut<1>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_column_2665 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [1]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [1]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [1])
  );
  XORCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_xor<0>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_column_2665 ),
    .LI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [0]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count )
  );
  MUXCY   \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<0>  (
    .CI(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_column_2665 ),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [0]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy [0])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut<0>  (
    .I0(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_column_2665 ),
    .I1(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count [0]),
    .I2(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_count_init [0]),
    .O(\BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_lut [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/rx_preamble_reg  (
    .C(rx_clk0),
    .D(configuration_vector_8[66]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rx_preamble_reg_1281 )
  );
  FDRE   \BU2/U0/G_RX.rxgen/crc_mode_held  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[50]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/crc_mode_held_2664 )
  );
  FDR   \BU2/U0/G_RX.rxgen/enable_reg  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/enable_reg_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/enable_reg_2663 )
  );
  FDRE   \BU2/U0/G_RX.rxgen/rx_lt_disable_held  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[67]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rx_lt_disable_held_1316 )
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [0]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [1]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [2]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [3]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [3])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [4]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [4])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [5]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [5])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [6]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [6])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [7]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [7])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_8  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [8]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [8])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_9  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [9]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [9])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_10  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [10]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [10])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_11  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [11]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [11])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_12  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [12]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [12])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_13  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [13]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [13])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_14  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [14]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [14])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_15  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [15]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [15])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_16  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [16]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [16])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_17  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [17]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [17])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_18  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [18]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [18])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_19  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [19]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [19])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_20  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [20]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [20])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_21  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [21]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [21])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_22  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [22]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [22])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_23  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [23]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [23])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_24  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [24]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [24])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_25  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [25]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [25])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_26  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [26]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [26])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_27  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [27]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [27])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_28  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [28]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [28])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_29  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [29]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [29])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_30  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [30]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [30])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_31  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [31]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [31])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_32  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [32]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [32])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_33  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [33]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [33])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_34  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [34]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [34])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_35  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [35]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [35])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_36  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [36]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [36])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_37  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [37]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [37])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_38  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [38]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [38])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_39  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [39]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [39])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_40  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [40]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [40])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_41  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [41]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [41])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_42  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [42]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [42])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_43  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [43]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [43])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_44  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [44]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [44])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_45  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [45]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [45])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_46  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [46]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [46])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_47  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [47]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [47])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_48  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [48]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [48])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_49  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [49]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [49])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_50  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [50]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [50])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_51  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [51]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [51])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_52  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [52]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [52])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_53  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [53]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [53])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_54  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [54]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [54])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_55  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [55]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [55])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_56  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [56]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [56])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_57  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [57]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [57])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_58  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [58]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [58])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_59  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [59]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [59])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_60  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [60]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [60])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_61  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [61]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [61])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_62  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [62]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [62])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg1_63  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [63]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [63])
  );
  FDR   \BU2/U0/G_RX.rxgen/start_code_found_reg  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/start_code_found_2327 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/start_code_found_reg_2661 )
  );
  FDS   \BU2/U0/G_RX.rxgen/rxc_sync_reg1_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [0]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [0])
  );
  FDS   \BU2/U0/G_RX.rxgen/rxc_sync_reg1_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [1]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [1])
  );
  FDS   \BU2/U0/G_RX.rxgen/rxc_sync_reg1_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [2]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [2])
  );
  FDS   \BU2/U0/G_RX.rxgen/rxc_sync_reg1_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [3]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [3])
  );
  FDS   \BU2/U0/G_RX.rxgen/rxc_sync_reg1_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [4]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [4])
  );
  FDS   \BU2/U0/G_RX.rxgen/rxc_sync_reg1_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [5]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [5])
  );
  FDS   \BU2/U0/G_RX.rxgen/rxc_sync_reg1_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [6]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [6])
  );
  FDS   \BU2/U0/G_RX.rxgen/rxc_sync_reg1_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [7]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxc_sync_reg1 [7])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [0]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [1]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [2]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [3]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [3])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [4]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [4])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [5]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [5])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [6]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [6])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [7]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [7])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_8  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [8]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [8])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_9  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [9]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [9])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_10  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [10]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [10])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_11  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [11]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [11])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_12  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [12]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [12])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_13  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [13]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [13])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_14  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [14]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [14])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_15  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [15]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [15])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_16  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [16]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [16])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_17  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [17]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [17])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_18  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [18]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [18])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_19  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [19]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [19])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_20  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [20]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [20])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_21  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [21]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [21])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_22  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [22]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [22])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_23  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [23]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [23])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_24  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [24]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [24])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_25  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [25]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [25])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_26  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [26]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [26])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_27  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [27]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [27])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_28  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [28]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [28])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_29  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [29]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [29])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_30  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [30]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [30])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_31  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [31]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [31])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_32  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [32]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [32])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_33  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [33]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [33])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_34  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [34]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [34])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_35  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [35]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [35])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_36  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [36]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [36])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_37  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [37]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [37])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_38  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [38]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [38])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_39  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [39]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [39])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_40  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [40]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [40])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_41  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [41]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [41])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_42  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [42]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [42])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_43  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [43]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [43])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_44  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [44]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [44])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_45  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [45]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [45])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_46  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [46]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [46])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_47  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [47]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [47])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_48  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [48]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [48])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_49  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [49]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [49])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_50  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [50]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [50])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_51  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [51]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [51])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_52  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [52]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [52])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_53  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [53]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [53])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_54  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [54]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [54])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_55  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [55]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [55])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_56  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [56]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [56])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_57  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [57]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [57])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_58  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [58]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [58])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_59  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [59]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [59])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_60  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [60]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [60])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_61  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [61]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [61])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_62  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [62]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [62])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg2_63  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg1 [63]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [63])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [0]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [1]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [2]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [3]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [3])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [4]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [4])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [5]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [5])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [6]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [6])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [7]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [7])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_8  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [8]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [8])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_9  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [9]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [9])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_10  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [10]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [10])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_11  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [11]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [11])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_12  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [12]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [12])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_13  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [13]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [13])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_14  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [14]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [14])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_15  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [15]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [15])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_16  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [16]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [16])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_17  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [17]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [17])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_18  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [18]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [18])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_19  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [19]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [19])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_20  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [20]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [20])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_21  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [21]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [21])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_22  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [22]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [22])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_23  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [23]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [23])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_24  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [24]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [24])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_25  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [25]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [25])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_26  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [26]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [26])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_27  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [27]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [27])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_28  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [28]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [28])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_29  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [29]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [29])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_30  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [30]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [30])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_31  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [31]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [31])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_32  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [32]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [32])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_33  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [33]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [33])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_34  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [34]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [34])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_35  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [35]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [35])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_36  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [36]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [36])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_37  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [37]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [37])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_38  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [38]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [38])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_39  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [39]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [39])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_40  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [40]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [40])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_41  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [41]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [41])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_42  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [42]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [42])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_43  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [43]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [43])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_44  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [44]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [44])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_45  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [45]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [45])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_46  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [46]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [46])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_47  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [47]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [47])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_48  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [48]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [48])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_49  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [49]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [49])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_50  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [50]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [50])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_51  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [51]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [51])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_52  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [52]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [52])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_53  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [53]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [53])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_54  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [54]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [54])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_55  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [55]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [55])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_56  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [56]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [56])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_57  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [57]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [57])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_58  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [58]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [58])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_59  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [59]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [59])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_60  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [60]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [60])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_61  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [61]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [61])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_62  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [62]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [62])
  );
  FDR   \BU2/U0/G_RX.rxgen/rxd_sync_reg3_63  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg2 [63]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [63])
  );
  FDRE   \BU2/U0/G_RX.rxgen/jumbo_frames_held  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[51]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/jumbo_frames_held_2524 )
  );
  FDRE   \BU2/U0/G_RX.rxgen/vlan_enable_held  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[48]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/vlan_enable_held_2523 )
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_0  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[0]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [0])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_1  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[1]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [1])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_2  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[2]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [2])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_3  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[3]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [3])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_4  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[4]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [4])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_5  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[5]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [5])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_6  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[6]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [6])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_7  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[7]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [7])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_8  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[8]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [8])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_9  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[9]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [9])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_10  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[10]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [10])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_11  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[11]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [11])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_12  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[12]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [12])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_13  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[13]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [13])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_14  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[14]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [14])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_15  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[15]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [15])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_16  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[16]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [16])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_17  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[17]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [17])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_18  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[18]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [18])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_19  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[19]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [19])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_20  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[20]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [20])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_21  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[21]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [21])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_22  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[22]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [22])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_23  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[23]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [23])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_24  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[24]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [24])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_25  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[25]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [25])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_26  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[26]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [26])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_27  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[27]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [27])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_28  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[28]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [28])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_29  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[29]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [29])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_30  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[30]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [30])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_31  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[31]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [31])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_32  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[32]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [32])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_33  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[33]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [33])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_34  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[34]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [34])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_35  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[35]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [35])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_36  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[36]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [36])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_37  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[37]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [37])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_38  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[38]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [38])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_39  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[39]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [39])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_40  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[40]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [40])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_41  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[41]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [41])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_42  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[42]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [42])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_43  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[43]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [43])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_44  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[44]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [44])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_45  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[45]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [45])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_46  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[46]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [46])
  );
  FDRE   \BU2/U0/G_RX.rxgen/pause_add_held_47  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[47]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_add_held [47])
  );
  FDRE   \BU2/U0/G_RX.rxgen/rx_pause_lt_disable_held  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(configuration_vector_8[68]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/rx_pause_lt_disable_held_2522 )
  );
  FDR   \BU2/U0/G_RX.rxgen/data_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [0]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [1]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [2]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [3]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [3])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [4]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [4])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [5]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [5])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [6]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [6])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [7]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [7])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_8  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [8]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [8])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_9  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [9]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [9])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_10  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [10]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [10])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_11  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [11]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [11])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_12  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [12]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [12])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_13  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [13]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [13])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_14  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [14]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [14])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_15  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [15]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [15])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_16  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [16]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [16])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_17  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [17]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [17])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_18  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [18]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [18])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_19  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [19]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [19])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_20  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [20]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [20])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_21  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [21]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [21])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_22  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [22]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [22])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_23  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [23]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [23])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_24  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [24]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [24])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_25  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [25]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [25])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_26  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [26]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [26])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_27  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [27]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [27])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_28  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [28]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [28])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_29  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [29]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [29])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_30  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [30]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [30])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_31  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [31]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [31])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_32  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [32]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [32])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_33  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [33]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [33])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_34  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [34]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [34])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_35  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [35]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [35])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_36  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [36]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [36])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_37  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [37]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [37])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_38  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [38]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [38])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_39  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [39]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [39])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_40  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [40]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [40])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_41  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [41]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [41])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_42  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [42]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [42])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_43  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [43]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [43])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_44  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [44]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [44])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_45  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [45]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [45])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_46  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [46]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [46])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_47  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [47]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [47])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_48  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [48]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [48])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_49  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [49]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [49])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_50  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [50]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [50])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_51  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [51]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [51])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_52  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [52]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [52])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_53  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [53]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [53])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_54  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [54]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [54])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_55  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [55]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [55])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_56  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [56]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [56])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_57  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [57]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [57])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_58  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [58]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [58])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_59  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [59]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [59])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_60  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [60]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [60])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_61  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [61]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [61])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_62  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [62]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [62])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_63  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_srl16 [63]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data [63])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/exceed_min_frame_srl16  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/exceed_min_frame_srl16_temp ),
    .Q(\BU2/U0/G_RX.rxgen/exceed_min_frame_srl16_2521 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/exceed_18bytes_srl16  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/exceed_18bytes_srl16_temp ),
    .Q(\BU2/U0/G_RX.rxgen/exceed_18bytes_srl16_2520 )
  );
  FDR   \BU2/U0/G_RX.rxgen/data_valid_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_valid_srl16 [0]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data_valid [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_valid_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_valid_srl16 [1]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data_valid [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_valid_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_valid_srl16 [2]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data_valid [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_valid_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_valid_srl16 [3]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data_valid [3])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_valid_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_valid_srl16 [4]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data_valid [4])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_valid_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_valid_srl16 [5]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data_valid [5])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_valid_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_valid_srl16 [6]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data_valid [6])
  );
  FDR   \BU2/U0/G_RX.rxgen/data_valid_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_valid_srl16 [7]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/data_valid [7])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/exceed_length_type_srl16  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/exceed_length_type_srl16_temp ),
    .Q(\BU2/U0/G_RX.rxgen/exceed_length_type_srl16_2519 )
  );
  FDS   \BU2/U0/G_RX.rxgen/crc_reset  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/crc_reset_1957 )
  );
  FD   \BU2/U0/G_RX.rxgen/type_frame_srl16  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/type_frame_srl16_temp ),
    .Q(\BU2/U0/G_RX.rxgen/type_frame_srl16_2518 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/broadcast_frame_srl16  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/broadcast_frame_srl16_temp ),
    .Q(rx_statistics_vector[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/add_pause_frame_srl16  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/add_pause_frame_srl16_temp ),
    .Q(\BU2/U0/G_RX.rxgen/add_pause_frame_srl16_2517 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/pause_frame_srl16  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/pause_frame_srl16_temp ),
    .Q(\NlwRenamedSig_OI_rx_statistics_vector[19] )
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/multicast_frame_srl16  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/multicast_frame_srl16_temp ),
    .Q(rx_statistics_vector[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/vlan_frame_srl16  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/vlan_frame_srl16_temp ),
    .Q(\NlwRenamedSig_OI_rx_statistics_vector[21] )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_broadcast  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/address_decoding/broadcast_match_1876 ),
    .Q(\BU2/U0/G_RX.rxgen/broadcast_frame_srl16_temp )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_multicast  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/address_decoding/multicast_match_1874 ),
    .Q(\BU2/U0/G_RX.rxgen/multicast_frame_srl16_temp )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_pause_frame  (
    .A0(\BU2/U0/N1 ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/address_decoding/control_enable_1860 ),
    .Q(\BU2/U0/G_RX.rxgen/pause_frame_srl16_temp )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_add_pause_frame  (
    .A0(\BU2/U0/N1 ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/address_decoding/add_control_enable_1870 ),
    .Q(\BU2/U0/G_RX.rxgen/add_pause_frame_srl16_temp )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_type_frame  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/address_decoding/frame_is_type_1866 ),
    .Q(\BU2/U0/G_RX.rxgen/type_frame_srl16_temp )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_vlan_frame  (
    .A0(\BU2/U0/N1 ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/address_decoding/frame_is_vlan_1872 ),
    .Q(\BU2/U0/G_RX.rxgen/vlan_frame_srl16_temp )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_exceed_min_frame  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/exceed_min_length_1733 ),
    .Q(\BU2/U0/G_RX.rxgen/exceed_min_frame_srl16_temp )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_exceed_length_type  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/exceed_length_type_1339 ),
    .Q(\BU2/U0/G_RX.rxgen/exceed_length_type_srl16_temp )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_exceed_18bytes  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/U0/N1 ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/exceed_18bytes_1334 ),
    .Q(\BU2/U0/G_RX.rxgen/exceed_18bytes_srl16_temp )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[63].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [63]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [63])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[62].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [62]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [62])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[61].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [61]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [61])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[60].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [60]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [60])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[59].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [59]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [59])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[58].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [58]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [58])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[57].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [57]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [57])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[56].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [56]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [56])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[55].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [55]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [55])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[54].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [54]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [54])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[53].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [53]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [53])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[52].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [52]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [52])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[51].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [51]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [51])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[50].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [50]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [50])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[49].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [49]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [49])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[48].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [48]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [48])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[47].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [47]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [47])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[46].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [46]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [46])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[45].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [45]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [45])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[44].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [44]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [44])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[43].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [43]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [43])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[42].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [42]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [42])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[41].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [41]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [41])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[40].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [40]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [40])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[39].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [39]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [39])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[38].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [38]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [38])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[37].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [37]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [37])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[36].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [36]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [36])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[35].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [35]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [35])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[34].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [34]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [34])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[33].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [33]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [33])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[32].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [32]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [32])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[31].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [31]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [31])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[30].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [30]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [30])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[29].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [29]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [29])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[28].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [28]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [28])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[27].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [27]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [27])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[26].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [26]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [26])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[25].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [25]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [25])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[24].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [24]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [24])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[23].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [23]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [23])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[22].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [22]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [22])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[21].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [21]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [21])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[20].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [20]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [20])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[19].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [19]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [19])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[18].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [18]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [18])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[17].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [17]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [17])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[16].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [16]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [16])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[15].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [15]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [15])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[14].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [14]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [14])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[13].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [13]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [13])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[12].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [12]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [12])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[11].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [11]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [11])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[10].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [10]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [10])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[9].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [9]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [9])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[8].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [8]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [8])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[7].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [7]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [7])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[6].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [6]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [6])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[5].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [5]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [5])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[4].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [4]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [4])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[3].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [3]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [3])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[2].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [2]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [2])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[1].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [1]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [1])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_data_bus[0].delay_data_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [0]),
    .Q(\BU2/U0/G_RX.rxgen/data_srl16 [0])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_control_bus[7].delay_control_bits  (
    .A0(\BU2/U0/N1 ),
    .A1(\BU2/U0/N1 ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_valid [7]),
    .Q(\BU2/U0/G_RX.rxgen/data_valid_srl16 [7])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_control_bus[6].delay_control_bits  (
    .A0(\BU2/U0/N1 ),
    .A1(\BU2/U0/N1 ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_valid [6]),
    .Q(\BU2/U0/G_RX.rxgen/data_valid_srl16 [6])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_control_bus[5].delay_control_bits  (
    .A0(\BU2/U0/N1 ),
    .A1(\BU2/U0/N1 ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_valid [5]),
    .Q(\BU2/U0/G_RX.rxgen/data_valid_srl16 [5])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_control_bus[4].delay_control_bits  (
    .A0(\BU2/U0/N1 ),
    .A1(\BU2/U0/N1 ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_valid [4]),
    .Q(\BU2/U0/G_RX.rxgen/data_valid_srl16 [4])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_control_bus[3].delay_control_bits  (
    .A0(\BU2/U0/N1 ),
    .A1(\BU2/U0/N1 ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_valid [3]),
    .Q(\BU2/U0/G_RX.rxgen/data_valid_srl16 [3])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_control_bus[2].delay_control_bits  (
    .A0(\BU2/U0/N1 ),
    .A1(\BU2/U0/N1 ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_valid [2]),
    .Q(\BU2/U0/G_RX.rxgen/data_valid_srl16 [2])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_control_bus[1].delay_control_bits  (
    .A0(\BU2/U0/N1 ),
    .A1(\BU2/U0/N1 ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_valid [1]),
    .Q(\BU2/U0/G_RX.rxgen/data_valid_srl16 [1])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/delay_control_bus[0].delay_control_bits  (
    .A0(\BU2/U0/N1 ),
    .A1(\BU2/U0/N1 ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_valid [0]),
    .Q(\BU2/U0/G_RX.rxgen/data_valid_srl16 [0])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_reg3_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [7]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg3 [7])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_reg3_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [6]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg3 [6])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_reg3_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [5]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg3 [5])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_reg3_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [4]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg3 [4])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_63  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [63]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [63])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_62  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [62]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [62])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_61  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [61]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [61])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_60  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [60]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [60])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_59  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [59]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [59])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_58  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [58]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [58])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_57  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [57]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [57])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_56  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [56]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [56])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_55  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [55]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [55])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_54  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [54]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [54])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_53  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [53]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [53])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_52  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [52]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [52])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_51  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [51]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [51])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_50  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [50]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [50])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_49  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [49]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [49])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_48  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [48]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [48])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_47  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [47]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [47])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_46  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [46]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [46])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_45  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [45]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [45])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_44  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [44]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [44])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_43  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [43]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [43])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_42  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [42]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [42])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_41  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [41]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [41])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_40  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [40]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [40])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_39  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [39]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [39])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_38  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [38]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [38])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_37  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [37]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [37])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_36  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [36]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [36])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_35  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [35]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [35])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_34  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [34]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [34])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_33  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [33]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [33])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_32  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [32]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg3 [32])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [7]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [7])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [6]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [6])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [5]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [5])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [4]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [4])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [3]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [3])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [2]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [2])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [1]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [1])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [0]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg2 [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_63  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[63] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [63])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_62  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[62] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [62])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_61  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[61] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [61])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_60  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[60] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [60])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_59  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[59] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [59])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_58  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[58] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [58])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_57  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg[57] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [57])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_56  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg[56] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [56])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_55  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[55] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [55])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_54  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[54] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [54])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_53  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[53] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [53])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_52  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[52] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [52])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_51  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[51] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [51])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_50  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[50] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [50])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_49  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[49] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [49])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_48  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[48] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [48])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_47  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[47] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [47])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_46  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[46] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [46])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_45  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[45] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [45])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_44  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[44] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [44])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_43  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[43] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [43])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_42  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[42] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [42])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_41  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[41] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [41])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_40  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[40] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [40])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_39  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[39] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [39])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_38  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[38] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [38])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_37  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[37] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [37])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_36  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[36] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [36])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_35  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[35] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [35])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_34  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[34] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [34])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_33  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[33] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [33])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_32  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[32] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [32])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_31  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[31] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [31])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_30  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[30] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [30])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_29  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[29] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [29])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_28  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[28] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [28])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_27  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[27] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [27])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_26  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[26] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [26])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_25  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg[25] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [25])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_24  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg[24] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [24])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_23  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[23] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [23])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_22  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[22] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [22])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_21  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[21] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [21])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_20  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[20] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [20])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_19  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[19] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [19])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_18  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[18] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [18])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_17  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[17] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [17])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_16  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[16] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [16])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_15  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[15] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [15])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_14  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[14] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [14])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_13  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[13] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [13])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_12  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[12] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [12])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_11  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[11] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [11])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_10  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[10] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [10])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_9  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[9] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [9])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_8  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[8] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [8])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[7] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [7])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[6] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [6])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[5] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [5])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[4] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [4])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[3] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [3])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[2] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[1] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[0] ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg2 [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/start_code_found  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/start_found_2318 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/start_code_found_2327 )
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_7  (
    .C(rx_clk0),
    .D(xgmii_rxc_12[7]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [7])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_6  (
    .C(rx_clk0),
    .D(xgmii_rxc_12[6]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [6])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_5  (
    .C(rx_clk0),
    .D(xgmii_rxc_12[5]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [5])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_4  (
    .C(rx_clk0),
    .D(xgmii_rxc_12[4]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [4])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_3  (
    .C(rx_clk0),
    .D(xgmii_rxc_12[3]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [3])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_2  (
    .C(rx_clk0),
    .D(xgmii_rxc_12[2]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [2])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_1  (
    .C(rx_clk0),
    .D(xgmii_rxc_12[1]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [1])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_0  (
    .C(rx_clk0),
    .D(xgmii_rxc_12[0]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_reg1 [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/start_found  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/start_found_or0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/start_found_2318 )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_63  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [63]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [63])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_62  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [62]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [62])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_61  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [61]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [61])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_60  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [60]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [60])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_59  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [59]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [59])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_58  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [58]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [58])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_57  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [57]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [57])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_56  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [56]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [56])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_55  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [55]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [55])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_54  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [54]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [54])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_53  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [53]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [53])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_52  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [52]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [52])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_51  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [51]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [51])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_50  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [50]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [50])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_49  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [49]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [49])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_48  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [48]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [48])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_47  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [47]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [47])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_46  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [46]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [46])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_45  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [45]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [45])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_44  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [44]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [44])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_43  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [43]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [43])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_42  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [42]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [42])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_41  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [41]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [41])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_40  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [40]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [40])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_39  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [39]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [39])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_38  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [38]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [38])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_37  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [37]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [37])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_36  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [36]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [36])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_35  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [35]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [35])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_34  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [34]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [34])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_33  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [33]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [33])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_32  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [32]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [32])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_31  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [31]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [31])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_30  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [30]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [30])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_29  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [29]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [29])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_28  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [28]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [28])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_27  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [27]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [27])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_26  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [26]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [26])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_25  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [25]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [25])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_24  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [24]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [24])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_23  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [23]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [23])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_22  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [22]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [22])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_21  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [21]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [21])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_20  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [20]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [20])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_19  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [19]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [19])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_18  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [18]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [18])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_17  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [17]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [17])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_16  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [16]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [16])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_15  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [15]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [15])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_14  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [14]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [14])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_13  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [13]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [13])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_12  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [12]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [12])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_11  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [11]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [11])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_10  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [10]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [10])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_9  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [9]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [9])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_8  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [8]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [8])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [7]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [7])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [6]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [6])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [5]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [5])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [4]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [4])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [3]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [3])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [2]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [1]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_out_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out_mux0002 [0]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [0])
  );
  FDRE   \BU2/U0/G_RX.rxgen/synchronise/mux_control  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/synchronise/start_lane4_comb ),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_RX.rxgen/synchronise/mux_control_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/mux_control_2235 )
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_out_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002 [7]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [7])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_out_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002 [6]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [6])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_out_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002 [5]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [5])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_out_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002 [4]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [4])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_out_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002 [3]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [3])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_out_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002 [2]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [2])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_out_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002 [1]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [1])
  );
  FDS   \BU2/U0/G_RX.rxgen/synchronise/rxc_out_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxc_out_mux0002 [0]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxc_out [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_or0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok_2216 )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/start_found_lane4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/start_found_lane4_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/start_found_lane4_2214 )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_63  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[63]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[63] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_62  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[62]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[62] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_61  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[61]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[61] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_60  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[60]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[60] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_59  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[59]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[59] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_58  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[58]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[58] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_55  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[55]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[55] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_54  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[54]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[54] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_53  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[53]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[53] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_52  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[52]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[52] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_51  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[51]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[51] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_50  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[50]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[50] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_49  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[49]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[49] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_48  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[48]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[48] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_47  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[47]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[47] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_46  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[46]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[46] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_45  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[45]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[45] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_44  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[44]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[44] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_43  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[43]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[43] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_42  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[42]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[42] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_41  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[41]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[41] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_40  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[40]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[40] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_39  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[39]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[39] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_38  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[38]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[38] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_37  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[37]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[37] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_36  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[36]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[36] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_35  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[35]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[35] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_34  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[34]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[34] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_33  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[33]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[33] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_32  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[32]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[32] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_31  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[31]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[31] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_30  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[30]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[30] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_29  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[29]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[29] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_28  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[28]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[28] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_27  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[27]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[27] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_26  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[26]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[26] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_23  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[23]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[23] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_22  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[22]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[22] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_21  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[21]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[21] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_20  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[20]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[20] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_19  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[19]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[19] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_18  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[18]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[18] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_17  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[17]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[17] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_16  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[16]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[16] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_15  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[15]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[15] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_14  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[14]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[14] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_13  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[13]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[13] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_12  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[12]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[12] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_11  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[11]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[11] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_10  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[10]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[10] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_9  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[9]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[9] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_8  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[8]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[8] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_7  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[7]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[7] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_6  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[6]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[6] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_5  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[5]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[5] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_4  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[4]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[4] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_3  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[3]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[3] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_2  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[2]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[2] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_1  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[1]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[1] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_0  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[0]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/rxd_reg1[0] )
  );
  FDR   \BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_or0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok_2152 )
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_0_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_26  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_26_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [26])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_11  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_11_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [11])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_10  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_10_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [10])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_29  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_29_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [29])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_28  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_28_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [28])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_27  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_27_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [27])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_26  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_26_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [26])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_31  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_31_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [31])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_9  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_9_xor0000_2131 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [9])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_8  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_8_xor0000_2129 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [8])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_30  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_30_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [30])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_25  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_25_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [25])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_7_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [7])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_24  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_24_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [24])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_6_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [6])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_18  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_18_xor0000_2117 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [18])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_23  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_23_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [23])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_5_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [5])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_17  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_17_xor0000_2111 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [17])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_22  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_22_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [22])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_4_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [4])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_16  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_16_xor0000_2105 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [16])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_21  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_21_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [21])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_3_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [3])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_15  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_15_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [15])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_20  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_20_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [20])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_29  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_29_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [29])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_2_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_14  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_14_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [14])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_28  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_28_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [28])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_1_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_27  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_27_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [27])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_13  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_13_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [13])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_12  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_12_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [12])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_31  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_31_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [31])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_11  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_11_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [11])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_25  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_25_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [25])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_30  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_30_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [30])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_10  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_10_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [10])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_24  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_24_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [24])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_19  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_19_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [19])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_18  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_18_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [18])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_23  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_23_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [23])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_22  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_22_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [22])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_17  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_17_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [17])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_9  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_9_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [9])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_16  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_16_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [16])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_21  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_21_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [21])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_8  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_8_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [8])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_20  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_20_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [20])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_7_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [7])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_15  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_15_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [15])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_14  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_14_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [14])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_6_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [6])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_13  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_13_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [13])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_5_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [5])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/seta_12  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/seta_12_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/seta [12])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_4_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [4])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_3_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [3])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_2_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_1_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_0_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/setb_19  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/setb_19_xor0000 ),
    .R(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/setb [19])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_29  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_29_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [29])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_28  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_28_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [28])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_27  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_27_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [27])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_26  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_26_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [26])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_31  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_31_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [31])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_25  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_25_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [25])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_30  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_30_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [30])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_19  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_19_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [19])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_24  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_24_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [24])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_18  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_18_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [18])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_23  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_23_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [23])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_22  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_22_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [22])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_17  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_17_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [17])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_16  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_16_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [16])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_21  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_21_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [21])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_15  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_15_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [15])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_20  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_20_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [20])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_14  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_14_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [14])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_9  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_9_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [9])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_8  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_8_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [8])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_13  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_13_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [13])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_7_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [7])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_12  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_12_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [12])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_6_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [6])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_11  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_11_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [11])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_5_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [5])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_10  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_10_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [10])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_4_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [4])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_3_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [3])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_2_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_1_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/calculate_crc/reg1_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/calculate_crc/reg1_0_not0001 ),
    .R(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reg1 [0])
  );
  FD   \BU2/U0/G_RX.rxgen/calculate_crc/reset_reg  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/crc_reset_1957 ),
    .Q(\BU2/U0/G_RX.rxgen/calculate_crc/reset_reg_1958 )
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_cy<7>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_cy [6]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut [7]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/add_match_lower_cmp_ne0000 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut<7>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [21]),
    .I1(\BU2/U0/G_RX.rxgen/pause_add_held [21]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [22]),
    .I3(\BU2/U0/G_RX.rxgen/pause_add_held [22]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [23]),
    .I5(\BU2/U0/G_RX.rxgen/pause_add_held [23]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut [7])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_cy<6>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_cy [5]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut [6]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_cy [6])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut<6>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [18]),
    .I1(\BU2/U0/G_RX.rxgen/pause_add_held [18]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [19]),
    .I3(\BU2/U0/G_RX.rxgen/pause_add_held [19]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [20]),
    .I5(\BU2/U0/G_RX.rxgen/pause_add_held [20]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut [6])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_cy<5>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_cy [4]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut [5]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut<5>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [15]),
    .I1(\BU2/U0/G_RX.rxgen/pause_add_held [15]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [16]),
    .I3(\BU2/U0/G_RX.rxgen/pause_add_held [16]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [17]),
    .I5(\BU2/U0/G_RX.rxgen/pause_add_held [17]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut [5])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_cy<4>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_cy [3]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut [4]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut<4>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [12]),
    .I1(\BU2/U0/G_RX.rxgen/pause_add_held [12]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [13]),
    .I3(\BU2/U0/G_RX.rxgen/pause_add_held [13]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [14]),
    .I5(\BU2/U0/G_RX.rxgen/pause_add_held [14]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut [4])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_cy<3>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_cy [2]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut [3]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut<3>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [9]),
    .I1(\BU2/U0/G_RX.rxgen/pause_add_held [9]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [10]),
    .I3(\BU2/U0/G_RX.rxgen/pause_add_held [10]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [11]),
    .I5(\BU2/U0/G_RX.rxgen/pause_add_held [11]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut [3])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_cy<2>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_cy [1]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut [2]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut<2>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [6]),
    .I1(\BU2/U0/G_RX.rxgen/pause_add_held [6]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [7]),
    .I3(\BU2/U0/G_RX.rxgen/pause_add_held [7]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [8]),
    .I5(\BU2/U0/G_RX.rxgen/pause_add_held [8]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut [2])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_cy<1>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_cy [0]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut [1]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut<1>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [3]),
    .I1(\BU2/U0/G_RX.rxgen/pause_add_held [3]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [4]),
    .I3(\BU2/U0/G_RX.rxgen/pause_add_held [4]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [5]),
    .I5(\BU2/U0/G_RX.rxgen/pause_add_held [5]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut [1])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_cy<0>  (
    .CI(\BU2/host_miim_rdy ),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut [0]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_cy [0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut<0>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [0]),
    .I1(\BU2/U0/G_RX.rxgen/pause_add_held [0]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [1]),
    .I3(\BU2/U0/G_RX.rxgen/pause_add_held [1]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [2]),
    .I5(\BU2/U0/G_RX.rxgen/pause_add_held [2]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_lower_cmp_ne0000_lut [0])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_cy<7>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_cy [6]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut [7]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/add_match_upper_cmp_ne0000 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut<7>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [45]),
    .I1(\BU2/U0/G_RX.rxgen/pause_add_held [45]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [46]),
    .I3(\BU2/U0/G_RX.rxgen/pause_add_held [46]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [47]),
    .I5(\BU2/U0/G_RX.rxgen/pause_add_held [47]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut [7])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_cy<6>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_cy [5]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut [6]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_cy [6])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut<6>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [42]),
    .I1(\BU2/U0/G_RX.rxgen/pause_add_held [42]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [43]),
    .I3(\BU2/U0/G_RX.rxgen/pause_add_held [43]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [44]),
    .I5(\BU2/U0/G_RX.rxgen/pause_add_held [44]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut [6])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_cy<5>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_cy [4]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut [5]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut<5>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [39]),
    .I1(\BU2/U0/G_RX.rxgen/pause_add_held [39]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [40]),
    .I3(\BU2/U0/G_RX.rxgen/pause_add_held [40]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [41]),
    .I5(\BU2/U0/G_RX.rxgen/pause_add_held [41]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut [5])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_cy<4>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_cy [3]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut [4]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut<4>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [36]),
    .I1(\BU2/U0/G_RX.rxgen/pause_add_held [36]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [37]),
    .I3(\BU2/U0/G_RX.rxgen/pause_add_held [37]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [38]),
    .I5(\BU2/U0/G_RX.rxgen/pause_add_held [38]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut [4])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_cy<3>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_cy [2]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut [3]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut<3>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [33]),
    .I1(\BU2/U0/G_RX.rxgen/pause_add_held [33]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [34]),
    .I3(\BU2/U0/G_RX.rxgen/pause_add_held [34]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [35]),
    .I5(\BU2/U0/G_RX.rxgen/pause_add_held [35]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut [3])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_cy<2>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_cy [1]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut [2]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut<2>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [30]),
    .I1(\BU2/U0/G_RX.rxgen/pause_add_held [30]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [31]),
    .I3(\BU2/U0/G_RX.rxgen/pause_add_held [31]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [32]),
    .I5(\BU2/U0/G_RX.rxgen/pause_add_held [32]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut [2])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_cy<1>  (
    .CI(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_cy [0]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut [1]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut<1>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [27]),
    .I1(\BU2/U0/G_RX.rxgen/pause_add_held [27]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [28]),
    .I3(\BU2/U0/G_RX.rxgen/pause_add_held [28]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [29]),
    .I5(\BU2/U0/G_RX.rxgen/pause_add_held [29]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut [1])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_cy<0>  (
    .CI(\BU2/host_miim_rdy ),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut [0]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_cy [0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut<0>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/dest_add [24]),
    .I1(\BU2/U0/G_RX.rxgen/pause_add_held [24]),
    .I2(\BU2/U0/G_RX.rxgen/decode/dest_add [25]),
    .I3(\BU2/U0/G_RX.rxgen/pause_add_held [25]),
    .I4(\BU2/U0/G_RX.rxgen/decode/dest_add [26]),
    .I5(\BU2/U0/G_RX.rxgen/pause_add_held [26]),
    .O(\BU2/U0/G_RX.rxgen/address_decoding/Mcompar_add_match_upper_cmp_ne0000_lut [0])
  );
  FDRSE   \BU2/U0/G_RX.rxgen/address_decoding/broadcast_match  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/term_flag_reg_1611 ),
    .D(\BU2/host_miim_rdy ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/broadcast_match_and0000 ),
    .Q(\BU2/U0/G_RX.rxgen/address_decoding/broadcast_match_1876 )
  );
  FDRSE   \BU2/U0/G_RX.rxgen/address_decoding/multicast_match  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/term_flag_reg_1611 ),
    .D(\BU2/host_miim_rdy ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/address_decoding/multicast_match_and0000 ),
    .Q(\BU2/U0/G_RX.rxgen/address_decoding/multicast_match_1874 )
  );
  FDR   \BU2/U0/G_RX.rxgen/address_decoding/frame_is_vlan  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/address_decoding/frame_is_vlan_and0000_1871 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/address_decoding/frame_is_vlan_1872 )
  );
  FDR   \BU2/U0/G_RX.rxgen/address_decoding/add_control_enable  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/address_decoding/add_control_enable_and0000_1869 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/address_decoding/add_control_enable_1870 )
  );
  FDR   \BU2/U0/G_RX.rxgen/address_decoding/add_match_lower  (
    .C(rx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_RX.rxgen/address_decoding/add_match_lower_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/address_decoding/add_match_lower_1868 )
  );
  FDR   \BU2/U0/G_RX.rxgen/address_decoding/frame_is_type  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/address_decoding/frame_is_type_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/address_decoding/frame_is_type_1866 )
  );
  FDR   \BU2/U0/G_RX.rxgen/address_decoding/add_match_upper  (
    .C(rx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_RX.rxgen/address_decoding/add_match_upper_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/address_decoding/add_match_upper_1864 )
  );
  FDR   \BU2/U0/G_RX.rxgen/address_decoding/multicast_pause  (
    .C(rx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/address_decoding/multicast_pause_1862 )
  );
  FDR   \BU2/U0/G_RX.rxgen/address_decoding/control_enable  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/address_decoding/control_enable_and0000_1859 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/address_decoding/control_enable_1860 )
  );
  FDR   \BU2/U0/G_RX.rxgen/address_decoding/broad_add_match  (
    .C(rx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/address_decoding/broad_add_match_1858 )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/decode/delay_stats_length[0].stats_length_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length [0]),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [0])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/decode/delay_stats_length[1].stats_length_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length [1]),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [1])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/decode/delay_stats_length[2].stats_length_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length [2]),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [2])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/decode/delay_stats_length[3].stats_length_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length [3]),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [3])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/decode/delay_stats_length[4].stats_length_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length [4]),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [4])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/decode/delay_stats_length[5].stats_length_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length [5]),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [5])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/decode/delay_stats_length[6].stats_length_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length [6]),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [6])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/decode/delay_stats_length[7].stats_length_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length [7]),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [7])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/decode/delay_stats_length[8].stats_length_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length [8]),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [8])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/decode/delay_stats_length[9].stats_length_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length [9]),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [9])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/decode/delay_stats_length[10].stats_length_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length [10]),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [10])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/decode/delay_stats_length[11].stats_length_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length [11]),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [11])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/decode/delay_stats_length[12].stats_length_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length [12]),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [12])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/decode/delay_stats_length[13].stats_length_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length [13]),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [13])
  );
  XORCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_xor<12>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [11]),
    .LI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_xor<12>_rt_1856 ),
    .O(\BU2/U0/G_RX.rxgen/decode/Result [12])
  );
  XORCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_xor<11>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [10]),
    .LI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<11>_rt_1854 ),
    .O(\BU2/U0/G_RX.rxgen/decode/Result [11])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<11>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [10]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<11>_rt_1854 ),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [11])
  );
  XORCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_xor<10>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [9]),
    .LI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<10>_rt_1852 ),
    .O(\BU2/U0/G_RX.rxgen/decode/Result [10])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<10>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [9]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<10>_rt_1852 ),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [10])
  );
  XORCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_xor<9>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [8]),
    .LI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<9>_rt_1850 ),
    .O(\BU2/U0/G_RX.rxgen/decode/Result [9])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<9>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [8]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<9>_rt_1850 ),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [9])
  );
  XORCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_xor<8>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [7]),
    .LI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<8>_rt_1848 ),
    .O(\BU2/U0/G_RX.rxgen/decode/Result [8])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<8>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [7]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<8>_rt_1848 ),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [8])
  );
  XORCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_xor<7>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [6]),
    .LI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<7>_rt_1846 ),
    .O(\BU2/U0/G_RX.rxgen/decode/Result [7])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<7>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [6]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<7>_rt_1846 ),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [7])
  );
  XORCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_xor<6>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [5]),
    .LI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<6>_rt_1844 ),
    .O(\BU2/U0/G_RX.rxgen/decode/Result [6])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<6>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [5]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<6>_rt_1844 ),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [6])
  );
  XORCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_xor<5>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [4]),
    .LI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<5>_rt_1842 ),
    .O(\BU2/U0/G_RX.rxgen/decode/Result [5])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<5>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [4]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<5>_rt_1842 ),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [5])
  );
  XORCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_xor<4>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [3]),
    .LI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<4>_rt_1840 ),
    .O(\BU2/U0/G_RX.rxgen/decode/Result [4])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<4>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [3]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<4>_rt_1840 ),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [4])
  );
  XORCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_xor<3>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [2]),
    .LI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<3>_rt_1838 ),
    .O(\BU2/U0/G_RX.rxgen/decode/Result [3])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<3>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [2]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<3>_rt_1838 ),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [3])
  );
  XORCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_xor<2>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [1]),
    .LI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<2>_rt_1836 ),
    .O(\BU2/U0/G_RX.rxgen/decode/Result [2])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<2>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [1]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<2>_rt_1836 ),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [2])
  );
  XORCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_xor<1>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [0]),
    .LI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<1>_rt_1834 ),
    .O(\BU2/U0/G_RX.rxgen/decode/Result [1])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<1>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [0]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<1>_rt_1834 ),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [1])
  );
  XORCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_xor<0>  (
    .CI(\BU2/host_miim_rdy ),
    .LI(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_lut [0]),
    .O(\BU2/U0/G_RX.rxgen/decode/Result [0])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy<0>  (
    .CI(\BU2/host_miim_rdy ),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_lut [0]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcount_counter_cy [0])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_cy<4>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_cy [3]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_lut [4]),
    .O(\BU2/U0/G_RX.rxgen/decode/length_match_cmp_eq0000 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_lut<4>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/counter [15]),
    .I1(\BU2/U0/G_RX.rxgen/decode/length [15]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_lut [4])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_cy<3>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_cy [2]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_lut [3]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_lut<3>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/counter [12]),
    .I1(\BU2/U0/G_RX.rxgen/decode/length [12]),
    .I2(\BU2/U0/G_RX.rxgen/decode/counter [13]),
    .I3(\BU2/U0/G_RX.rxgen/decode/length [13]),
    .I4(\BU2/U0/G_RX.rxgen/decode/counter [14]),
    .I5(\BU2/U0/G_RX.rxgen/decode/length [14]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_lut [3])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_cy<2>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_cy [1]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_lut [2]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_lut<2>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/counter [9]),
    .I1(\BU2/U0/G_RX.rxgen/decode/length [9]),
    .I2(\BU2/U0/G_RX.rxgen/decode/counter [10]),
    .I3(\BU2/U0/G_RX.rxgen/decode/length [10]),
    .I4(\BU2/U0/G_RX.rxgen/decode/counter [11]),
    .I5(\BU2/U0/G_RX.rxgen/decode/length [11]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_lut [2])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_cy<1>  (
    .CI(\BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_cy [0]),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_lut [1]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_lut<1>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/counter [6]),
    .I1(\BU2/U0/G_RX.rxgen/decode/length [6]),
    .I2(\BU2/U0/G_RX.rxgen/decode/counter [7]),
    .I3(\BU2/U0/G_RX.rxgen/decode/length [7]),
    .I4(\BU2/U0/G_RX.rxgen/decode/counter [8]),
    .I5(\BU2/U0/G_RX.rxgen/decode/length [8]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_lut [1])
  );
  MUXCY   \BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_cy<0>  (
    .CI(\BU2/U0/N1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_lut [0]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_cy [0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_lut<0>  (
    .I0(\BU2/U0/G_RX.rxgen/decode/counter [3]),
    .I1(\BU2/U0/G_RX.rxgen/decode/length [3]),
    .I2(\BU2/U0/G_RX.rxgen/decode/counter [4]),
    .I3(\BU2/U0/G_RX.rxgen/decode/length [4]),
    .I4(\BU2/U0/G_RX.rxgen/decode/counter [5]),
    .I5(\BU2/U0/G_RX.rxgen/decode/length [5]),
    .O(\BU2/U0/G_RX.rxgen/decode/Mcompar_length_match_cmp_eq0000_lut [0])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_15  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .D(\BU2/U0/G_RX.rxgen/decode/Result [12]),
    .R(\BU2/U0/G_RX.rxgen/decode/exceed_min_length_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter [15])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_14  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .D(\BU2/U0/G_RX.rxgen/decode/Result [11]),
    .R(\BU2/U0/G_RX.rxgen/decode/exceed_min_length_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter [14])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_13  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .D(\BU2/U0/G_RX.rxgen/decode/Result [10]),
    .R(\BU2/U0/G_RX.rxgen/decode/exceed_min_length_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter [13])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_12  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .D(\BU2/U0/G_RX.rxgen/decode/Result [9]),
    .R(\BU2/U0/G_RX.rxgen/decode/exceed_min_length_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter [12])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_11  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .D(\BU2/U0/G_RX.rxgen/decode/Result [8]),
    .R(\BU2/U0/G_RX.rxgen/decode/exceed_min_length_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter [11])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_10  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .D(\BU2/U0/G_RX.rxgen/decode/Result [7]),
    .R(\BU2/U0/G_RX.rxgen/decode/exceed_min_length_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter [10])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_9  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .D(\BU2/U0/G_RX.rxgen/decode/Result [6]),
    .R(\BU2/U0/G_RX.rxgen/decode/exceed_min_length_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter [9])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_8  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .D(\BU2/U0/G_RX.rxgen/decode/Result [5]),
    .R(\BU2/U0/G_RX.rxgen/decode/exceed_min_length_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter [8])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_7  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .D(\BU2/U0/G_RX.rxgen/decode/Result [4]),
    .R(\BU2/U0/G_RX.rxgen/decode/exceed_min_length_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter [7])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_6  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .D(\BU2/U0/G_RX.rxgen/decode/Result [3]),
    .R(\BU2/U0/G_RX.rxgen/decode/exceed_min_length_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter [6])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_5  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .D(\BU2/U0/G_RX.rxgen/decode/Result [2]),
    .R(\BU2/U0/G_RX.rxgen/decode/exceed_min_length_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter [5])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_4  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .D(\BU2/U0/G_RX.rxgen/decode/Result [1]),
    .R(\BU2/U0/G_RX.rxgen/decode/exceed_min_length_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter [4])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_3  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/frame_1807 ),
    .D(\BU2/U0/G_RX.rxgen/decode/Result [0]),
    .R(\BU2/U0/G_RX.rxgen/decode/exceed_min_length_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter [3])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/statistics_length_13  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [13]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(rx_statistics_vector[18])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/statistics_length_12  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [12]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(rx_statistics_vector[17])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/statistics_length_11  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [11]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(rx_statistics_vector[16])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/statistics_length_10  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [10]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(rx_statistics_vector[15])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/statistics_length_9  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [9]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(rx_statistics_vector[14])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/statistics_length_8  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [8]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(rx_statistics_vector[13])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/statistics_length_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [7]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(rx_statistics_vector[12])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/statistics_length_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [6]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(rx_statistics_vector[11])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/statistics_length_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [5]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(rx_statistics_vector[10])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/statistics_length_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [4]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(rx_statistics_vector[9])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/statistics_length_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [3]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(rx_statistics_vector[8])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/statistics_length_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [2]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(rx_statistics_vector[7])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/statistics_length_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [1]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(rx_statistics_vector[6])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/statistics_length_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/stats_length_srl16 [0]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(rx_statistics_vector[5])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux00026 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl [6])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux00025 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl [5])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux00024 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl [4])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux00023 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl [3])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/Mrom_data_bytes_ctrl_mux00022 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl [2])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/padding  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_reg3_1779 ),
    .D(\BU2/U0/G_RX.rxgen/decode/padding_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/padding_1782 )
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/stats_length_13  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .D(\BU2/U0/G_RX.rxgen/decode/counter_reg [13]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length [13])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/start_flag_reg3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/start_flag_reg3_1779 )
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/stats_length_12  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .D(\BU2/U0/G_RX.rxgen/decode/counter_reg [12]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length [12])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/stats_length_11  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .D(\BU2/U0/G_RX.rxgen/decode/counter_reg [11]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length [11])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/stats_length_10  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .D(\BU2/U0/G_RX.rxgen/decode/counter_reg [10]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length [10])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/stats_length_9  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .D(\BU2/U0/G_RX.rxgen/decode/counter_reg [9]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length [9])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/stats_length_8  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .D(\BU2/U0/G_RX.rxgen/decode/counter_reg [8]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length [8])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/stats_length_7  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .D(\BU2/U0/G_RX.rxgen/decode/counter_reg [7]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length [7])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/stats_length_6  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .D(\BU2/U0/G_RX.rxgen/decode/counter_reg [6]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length [6])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/stats_length_5  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .D(\BU2/U0/G_RX.rxgen/decode/counter_reg [5]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length [5])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/stats_length_4  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .D(\BU2/U0/G_RX.rxgen/decode/counter_reg [4]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length [4])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/stats_length_3  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .D(\BU2/U0/G_RX.rxgen/decode/counter_reg [3]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length [3])
  );
  FDSE   \BU2/U0/G_RX.rxgen/decode/length_10  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_reg1_1648 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [34]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/length [10])
  );
  FDSE   \BU2/U0/G_RX.rxgen/decode/length_9  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_reg1_1648 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [33]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/length [9])
  );
  FDSE   \BU2/U0/G_RX.rxgen/decode/length_8  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_reg1_1648 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [32]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/length [8])
  );
  FDSE   \BU2/U0/G_RX.rxgen/decode/length_7  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_reg1_1648 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [47]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/length [7])
  );
  FDSE   \BU2/U0/G_RX.rxgen/decode/length_6  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_reg1_1648 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [46]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/length [6])
  );
  FDSE   \BU2/U0/G_RX.rxgen/decode/length_5  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_reg1_1648 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [45]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/length [5])
  );
  FDSE   \BU2/U0/G_RX.rxgen/decode/length_4  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_reg1_1648 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [44]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/length [4])
  );
  FDSE   \BU2/U0/G_RX.rxgen/decode/length_3  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_reg1_1648 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [43]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/length [3])
  );
  FDSE   \BU2/U0/G_RX.rxgen/decode/length_2  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_reg1_1648 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [42]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/length [2])
  );
  FDSE   \BU2/U0/G_RX.rxgen/decode/length_1  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_reg1_1648 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [41]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/length [1])
  );
  FDSE   \BU2/U0/G_RX.rxgen/decode/length_0  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_reg1_1648 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [40]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/length [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/start_flag_reg2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/start_flag_reg1_1648 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/start_flag_reg2_1759 )
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_reg_13  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/counter_reg_not0001_inv ),
    .D(\BU2/U0/G_RX.rxgen/decode/counter [13]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter_reg [13])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_reg_12  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/counter_reg_not0001_inv ),
    .D(\BU2/U0/G_RX.rxgen/decode/counter [12]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter_reg [12])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_reg_11  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/counter_reg_not0001_inv ),
    .D(\BU2/U0/G_RX.rxgen/decode/counter [11]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter_reg [11])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_reg_10  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/counter_reg_not0001_inv ),
    .D(\BU2/U0/G_RX.rxgen/decode/counter [10]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter_reg [10])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_reg_9  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/counter_reg_not0001_inv ),
    .D(\BU2/U0/G_RX.rxgen/decode/counter [9]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter_reg [9])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_reg_8  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/counter_reg_not0001_inv ),
    .D(\BU2/U0/G_RX.rxgen/decode/counter [8]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter_reg [8])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_reg_7  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/counter_reg_not0001_inv ),
    .D(\BU2/U0/G_RX.rxgen/decode/counter [7]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter_reg [7])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_reg_6  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/counter_reg_not0001_inv ),
    .D(\BU2/U0/G_RX.rxgen/decode/counter [6]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter_reg [6])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_reg_5  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/counter_reg_not0001_inv ),
    .D(\BU2/U0/G_RX.rxgen/decode/counter [5]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter_reg [5])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_reg_4  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/counter_reg_not0001_inv ),
    .D(\BU2/U0/G_RX.rxgen/decode/counter [4]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter_reg [4])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/counter_reg_3  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/counter_reg_not0001_inv ),
    .D(\BU2/U0/G_RX.rxgen/decode/counter [3]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/counter_reg [3])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/stop_wrap_around  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/counter [14]),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_RX.rxgen/decode/exceed_min_length_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/stop_wrap_around_1736 )
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/preserve_preamble_reg3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/preserve_preamble_reg2_1573 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/preserve_preamble_reg3_1734 )
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/exceed_min_length  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/counter [6]),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_RX.rxgen/decode/exceed_min_length_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/exceed_min_length_1733 )
  );
  FDSE   \BU2/U0/G_RX.rxgen/decode/length_15  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_reg1_1648 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [39]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/length [15])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/padding_length_match  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/end_of_padding_reg_1672 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/padding_length_match_1283 )
  );
  FDSE   \BU2/U0/G_RX.rxgen/decode/length_14  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_reg1_1648 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [38]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/length [14])
  );
  FDSE   \BU2/U0/G_RX.rxgen/decode/length_13  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_reg1_1648 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [37]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/length [13])
  );
  FDSE   \BU2/U0/G_RX.rxgen/decode/length_12  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_reg1_1648 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [36]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/length [12])
  );
  FDSE   \BU2/U0/G_RX.rxgen/decode/length_11  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_reg1_1648 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [35]),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/length [11])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_8  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [8]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [8])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_23  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [23]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<2>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [23])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_18  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [18]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<2>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [18])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_7  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [7]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [7])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_22  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [22]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<2>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [22])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_17  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [17]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<2>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [17])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_6  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [6]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [6])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_21  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [21]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<2>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [21])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_16  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [16]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<2>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [16])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_5  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [5]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [5])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_15  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [15]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<1>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [15])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_20  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [20]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<2>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [20])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_4  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [4]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [4])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_14  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [14]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<1>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [14])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_13  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [13]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<1>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [13])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_3  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [3]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [3])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_12  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [12]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<1>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [12])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_2  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [2]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_11  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [11]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<1>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [11])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_1  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [1]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_10  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [10]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<1>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [10])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_0  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/decode/dest_add_0_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [0])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_47  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [47]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [47])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_46  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [46]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [46])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_45  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [45]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [45])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_44  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [44]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [44])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_39  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [39]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [39])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/end_of_padding_reg  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/end_of_padding_1327 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/end_of_padding_reg_1672 )
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/term_control_reg_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/terminate_control [2]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/term_control_reg [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/term_control_reg_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/terminate_control [1]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/term_control_reg [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/term_control_reg_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/terminate_control [0]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/term_control_reg [0])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_43  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [43]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [43])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_38  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [38]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [38])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_42  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [42]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [42])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_37  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [37]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [37])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_41  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [41]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [41])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_36  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [36]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [36])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_40  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [40]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [40])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_35  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [35]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [35])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_34  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [34]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [34])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_29  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [29]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [29])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/start_flag_reg1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/start_flag_reg1_1648 )
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_33  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [33]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [33])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_28  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [28]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [28])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_32  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [32]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [32])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_27  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [27]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [27])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_31  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [31]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [31])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_26  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [26]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [26])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_25  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [25]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [25])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_30  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [30]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [30])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_24  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [24]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [24])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_19  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [19]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [19])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_23  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [23]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [23])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_18  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [18]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [18])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_17  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [17]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [17])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_22  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [22]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [22])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_21  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [21]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [21])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_16  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [16]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [16])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_20  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [20]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [20])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_15  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [15]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [15])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/term_flag_reg  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/term_flag_reg_1611 )
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_14  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [14]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [14])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_13  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [13]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [13])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_12  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [12]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [12])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_11  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [11]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [11])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/length_match_reg2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/length_match_reg1_1365 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/length_match_reg2_1255 )
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_10  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [10]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [10])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_9  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [9]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<1>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [9])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_8  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [8]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<1>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [8])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [7]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<0>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [7])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_59  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [59]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<7>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [59])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [6]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<0>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [6])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_58  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [58]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<7>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [58])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_63  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [63]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<7>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [63])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [5]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<0>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [5])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_57  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [57]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<7>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [57])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_62  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [62]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<7>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [62])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [4]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<0>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [4])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_61  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [61]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<7>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [61])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_56  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [56]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<7>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [56])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/preserve_preamble_reg2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/preserve_preamble_reg_1282 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/preserve_preamble_reg2_1573 )
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [3]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<0>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [3])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_60  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [60]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<7>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [60])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_55  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [55]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<6>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [55])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [2]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<0>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_54  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [54]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<6>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [54])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_49  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [49]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<6>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [49])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [1]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<0>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_48  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [48]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<6>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [48])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_53  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [53]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<6>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [53])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [0]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<0>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/decode/number_of_bytes_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [7]),
    .R(\BU2/U0/G_RX.rxgen/decode/number_of_bytes_3_or0000 ),
    .Q(rx_statistics_vector[25])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_52  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [52]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<6>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [52])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_47  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [47]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<5>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [47])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_51  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [51]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<6>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [51])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_46  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [46]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<5>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [46])
  );
  FDRS   \BU2/U0/G_RX.rxgen/decode/stats_length_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/terminate_control [2]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/stats_length_0_not0001 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_50  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [50]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<6>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [50])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_45  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [45]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<5>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [45])
  );
  FDRS   \BU2/U0/G_RX.rxgen/decode/stats_length_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/terminate_control [1]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/stats_length_0_not0001 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_44  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [44]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<5>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [44])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_39  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [39]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<4>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [39])
  );
  FDRS   \BU2/U0/G_RX.rxgen/decode/stats_length_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/terminate_control [0]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/stats_length_0_not0001 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/stats_length [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_43  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [43]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<5>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [43])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_38  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [38]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<4>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [38])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_42  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [42]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<5>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [42])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_37  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [37]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<4>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [37])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_41  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [41]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<5>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [41])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_36  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [36]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<4>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [36])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_40  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [40]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<5>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [40])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_35  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [35]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<4>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [35])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_29  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [29]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<3>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [29])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_34  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [34]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<4>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [34])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_33  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [33]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<4>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [33])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_28  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [28]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<3>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [28])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_32  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [32]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<4>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [32])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_27  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [27]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<3>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [27])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_31  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [31]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<3>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [31])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_26  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [26]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<3>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [26])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_30  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [30]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<3>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [30])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_25  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [25]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<3>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [25])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/dest_add_9  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 ),
    .D(\BU2/U0/G_RX.rxgen/synchronise/rxd_out [9]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/dest_add [9])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_19  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [19]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<2>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [19])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_data_24  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rxd_sync_reg3 [24]),
    .R(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid<3>_inv ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_data [24])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_4_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2 [4])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_3_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2 [3])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_2_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2 [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_1_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2 [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_0_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2 [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/less_than_2bytes  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/less_than_2bytes_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/less_than_2bytes_1471 )
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_6_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl [6])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_5_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl [5])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_4_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl [4])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_3_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl [3])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid_7_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [7])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_2_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_7_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1 [7])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid_6_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [6])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_1_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_6_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1 [6])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid_5_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [5])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl_0_not0001 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/full_bytes_ctrl [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_5_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1 [5])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid_4_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [4])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_4_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1 [4])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid_3_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [3])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_3_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1 [3])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid_2_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_2_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1 [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid_1_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_1_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1 [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/full_bytes_valid_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid_0_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/full_bytes_valid [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_7_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [7])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1_0_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage1 [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_6_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [6])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_5_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [5])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_4_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [4])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_3_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [3])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_2_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_1_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_0_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_bytes_valid [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/error_code_reg_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/error_code_reg_7_and0000_1406 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/error_code_reg [7])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/error_code_reg_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/error_code_reg_6_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/error_code_reg [6])
  );
  FDRS   \BU2/U0/G_RX.rxgen/decode/data_valid_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_valid_mux0004 [7]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/data_valid_and0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/data_valid [7])
  );
  FDRS   \BU2/U0/G_RX.rxgen/decode/data_valid_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_valid_mux0004 [6]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/data_valid_and0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/data_valid [6])
  );
  FDRS   \BU2/U0/G_RX.rxgen/decode/data_valid_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_valid_mux0004 [5]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/data_valid_and0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/data_valid [5])
  );
  FDRS   \BU2/U0/G_RX.rxgen/decode/data_valid_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_valid_mux0004 [4]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/data_valid_and0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/data_valid [4])
  );
  FDRS   \BU2/U0/G_RX.rxgen/decode/data_valid_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_valid_mux0004 [3]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/data_valid_and0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/data_valid [3])
  );
  FDRS   \BU2/U0/G_RX.rxgen/decode/data_valid_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_valid_mux0004 [2]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/data_valid_and0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/data_valid [2])
  );
  FDRS   \BU2/U0/G_RX.rxgen/decode/data_valid_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_valid_mux0004 [1]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/data_valid_and0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/data_valid [1])
  );
  FDRS   \BU2/U0/G_RX.rxgen/decode/data_valid_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/data_valid_mux0004 [0]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .S(\BU2/U0/G_RX.rxgen/decode/data_valid_and0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/data_valid [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/error_code_reg_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/error_code_reg_5_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/error_code_reg [5])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/error_code_reg_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/error_code_reg_4_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/error_code_reg [4])
  );
  FDS   \BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl_2_and0000 ),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/error_code_reg_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/error_code_reg_3_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/error_code_reg [3])
  );
  FDS   \BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl_1_and0000 ),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/error_code_reg_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/error_code_reg_2_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/error_code_reg [2])
  );
  FDS   \BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl_0_not0001 ),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/terminate_control_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/terminate_control_mux0009<0>1_1371 ),
    .R(\BU2/U0/G_RX.rxgen/decode/terminate_control_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/terminate_control [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/terminate_control_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/terminate_control_mux0009<1>1 ),
    .R(\BU2/U0/G_RX.rxgen/decode/terminate_control_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/terminate_control [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/error_code_reg_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/error_code_reg_1_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/error_code_reg [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/length_match_reg1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/length_match_reg1_mux0002_1364 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/length_match_reg1_1365 )
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/stage2  (
    .C(rx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_RX.rxgen/decode/stage2_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/stage2_1363 )
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/error_code_reg_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/error_code_reg_0_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/error_code_reg [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/stage1  (
    .C(rx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_RX.rxgen/decode/stage1_or0000_1358 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/stage1_1359 )
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/less_than_10bytes  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/less_than_10bytes_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/less_than_10bytes_1357 )
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/terminate_flag  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/terminate_flag_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/terminate_flag_1355 )
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/terminate_flags_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/terminate_flags_7_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/terminate_flags [7])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/start_flag  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/start_flag_and0000_1350 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/start_flag_1351 )
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/terminate_flags_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/terminate_flags_6_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/terminate_flags [6])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/terminate_flags_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/terminate_flags_5_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/terminate_flags [5])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/terminate_flags_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/terminate_flags_4_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/terminate_flags [4])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/terminate_flags_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/terminate_flags_3_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/terminate_flags [3])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/terminate_flags_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/terminate_flags_2_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/terminate_flags [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/terminate_flags_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/terminate_flags_1_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/terminate_flags [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/terminate_flags_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/terminate_flags_0_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/terminate_flags [0])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/exceed_length_type  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/exceed_length_type_and0000 ),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_RX.rxgen/decode/exceed_min_length_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/exceed_length_type_1339 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/decode/number_of_bytes_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/number_of_bytes_2_mux0002 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(rx_statistics_vector[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/decode/number_of_bytes_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/number_of_bytes_1_mux0003_1336 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(rx_statistics_vector[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/decode/number_of_bytes_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/number_of_bytes_0_mux0003_1335 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(rx_statistics_vector[22])
  );
  FDRE   \BU2/U0/G_RX.rxgen/decode/exceed_18bytes  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/exceed_18bytes_and0000 ),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_RX.rxgen/decode/exceed_min_length_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/exceed_18bytes_1334 )
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/length_match  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/length_match_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/length_match_1331 )
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_7_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2 [7])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/end_of_padding  (
    .C(rx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_RX.rxgen/decode/end_of_padding_or0000 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/end_of_padding_1327 )
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_6_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2 [6])
  );
  FDR   \BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2_5_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/decode/rx_errors_stage2 [5])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/error_detection/delay_term_bus[1].delay_term_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/U0/N1 ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1 [1]),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg4 [1])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/error_detection/delay_term_bus[2].delay_term_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/U0/N1 ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1 [2]),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg4 [2])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/error_detection/delay_term_bus[3].delay_term_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/U0/N1 ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1 [3]),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg4 [3])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/error_detection/delay_term_bus[4].delay_term_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/U0/N1 ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1 [4]),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg4 [4])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/error_detection/delay_term_bus[5].delay_term_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/U0/N1 ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1 [5]),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg4 [5])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/error_detection/delay_term_bus[6].delay_term_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/U0/N1 ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1 [6]),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg4 [6])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/error_detection/delay_term_bus[7].delay_term_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/U0/N1 ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1 [7]),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg4 [7])
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/error_detection/delay_term_0  (
    .A0(\BU2/U0/N1 ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/host_miim_rdy ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1 [0]),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg3_0 )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/error_detection/delay_data_rx_error_bits  (
    .A0(\BU2/host_miim_rdy ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/receive_error_1320 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/receive_error_srl16 )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/error_detection/delay_start_error  (
    .A0(\BU2/U0/N1 ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/start_error_1318 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/start_error_srl16 )
  );
  SRL16 #(
    .INIT ( 16'h0000 ))
  \BU2/U0/G_RX.rxgen/error_detection/delay_lt_check_srl  (
    .A0(\BU2/U0/N1 ),
    .A1(\BU2/host_miim_rdy ),
    .A2(\BU2/U0/N1 ),
    .A3(\BU2/host_miim_rdy ),
    .CLK(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rx_lt_disable_held_1316 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/lt_check_srl16 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \BU2/U0/G_RX.rxgen/error_detection/Mmux_terminate_ok_mux0002_3  (
    .I0(\BU2/U0/G_RX.rxgen/decode/length [0]),
    .I1(\BU2/U0/G_RX.rxgen/decode/terminate_flags [0]),
    .I2(\BU2/U0/G_RX.rxgen/decode/length [1]),
    .I3(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1 [7]),
    .I4(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1 [6]),
    .I5(\BU2/U0/G_RX.rxgen/decode/terminate_flags [1]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/Mmux_terminate_ok_mux0002_3_1315 )
  );
  LUT6 #(
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \BU2/U0/G_RX.rxgen/error_detection/Mmux_terminate_ok_mux0002_4  (
    .I0(\BU2/U0/G_RX.rxgen/decode/length [0]),
    .I1(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1 [4]),
    .I2(\BU2/U0/G_RX.rxgen/decode/length [1]),
    .I3(\BU2/U0/G_RX.rxgen/decode/terminate_flags [3]),
    .I4(\BU2/U0/G_RX.rxgen/decode/terminate_flags [2]),
    .I5(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1 [5]),
    .O(\BU2/U0/G_RX.rxgen/error_detection/Mmux_terminate_ok_mux0002_4_1313 )
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/terminate_reg5_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg4 [7]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg5 [7])
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/terminate_reg5_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg4 [6]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg5 [6])
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/terminate_reg5_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg4 [5]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg5 [5])
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/terminate_reg5_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg4 [4]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg5 [4])
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/terminate_reg5_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg4 [3]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg5 [3])
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/terminate_reg5_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg4 [2]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg5 [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/terminate_reg5_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg4 [1]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg5 [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/reset_errors  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/end_crc_pipeline_1290 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(NlwRenamedSig_OI_rx_statistics_valid)
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/terminate_ok  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/terminate_ok_mux0002 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_ok_1294 )
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/terminate_reg4_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg3_0 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg4 [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/end_crc_pipeline  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/crc_delay_srl16 [4]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/end_crc_pipeline_1290 )
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/frame_complete_reg  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/frame_complete_ext2_1287 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/frame_complete_reg_1288 )
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_early_0_1280 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid [0])
  );
  FDRE   \BU2/U0/G_RX.rxgen/error_detection/control_len_error  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/decode/padding_length_match_1283 ),
    .D(\BU2/U0/G_RX.rxgen/error_detection/control_len_error_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/control_len_error_1285 )
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/preserve_preamble_reg  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/rx_preamble_reg_1281 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/preserve_preamble_reg_1282 )
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_early_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_early_0_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_early_0_1280 )
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<0>1 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1 [7])
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<1>1 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1 [6])
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<2>1 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1 [5])
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<3>1 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1 [4])
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<4>1 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1 [3])
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_mux0009<5>1 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1 [2])
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/frame_terminate<1>1_1265 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1 [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/terminate_reg1_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/terminate_flags [0]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/terminate_reg1 [0])
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/frame_len_error_stats  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/frame_len_error_stats_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\NlwRenamedSig_OI_rx_statistics_vector[28] )
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/exceed_vlan_frame  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/exceed_vlan_frame_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/exceed_vlan_frame_1261 )
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/max_length_error  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/max_length_error_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\NlwRenamedSig_OI_rx_statistics_vector[20] )
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/bad_frame  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/bad_frame_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\NlwRenamedSig_OI_rx_statistics_vector[1] )
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/good_frame  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/good_frame_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\NlwRenamedSig_OI_rx_statistics_vector[0] )
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/frame_complete  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/decode/length_match_reg2_1255 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/frame_complete_1256 )
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/fcs_error  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/fcs_error_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/fcs_error_1254 )
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_7_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid [7])
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_6_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid [6])
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_4_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid [4])
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_3_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid [3])
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_5_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid [5])
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/bad_crc  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/bad_crc_and0000_1241 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/bad_crc_1242 )
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_1_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid [1])
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/crc_invalid_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid_2_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/crc_invalid [2])
  );
  FDS   \BU2/U0/G_RX.rxgen/error_detection/termination_error  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/termination_error_and0000 ),
    .S(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/termination_error_1236 )
  );
  FDR   \BU2/U0/G_RX.rxgen/error_detection/exceed_normal_frame  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/error_detection/exceed_normal_frame_and0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/G_RX.rxgen/error_detection/exceed_normal_frame_1234 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/X36_1I35  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int5q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/TQ1 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/Q1_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/X36_1I36  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int5q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/TQ0 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/Q0_ASSIGN_LI )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/X36_1I4  (
    .CI(\BU2/U0/N1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/X36_1I4_rt_1228 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/C1 )
  );
  AND2   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/X36_1I956  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int5q ),
    .I1(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/TC_ASSIGN_I1 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int6 )
  );
  MUXCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/X36_1I298  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/C1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/X36_1I298_rt_1226 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/TC_ASSIGN_I1 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/X36_1I6  (
    .CI(\BU2/U0/N1 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/X36_1I4_rt_1228 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/TQ0 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/X36_1I28  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/C1 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/X36_1I298_rt_1226 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/TQ1 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I263  (
    .C(rx_clk0),
    .CE(\BU2/U0/N1 ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ5 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q5_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I276  (
    .C(rx_clk0),
    .CE(\BU2/U0/N1 ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ6 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q6_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I289  (
    .C(rx_clk0),
    .CE(\BU2/U0/N1 ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ7 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q7_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I237  (
    .C(rx_clk0),
    .CE(\BU2/U0/N1 ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ3 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q3_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I250  (
    .C(rx_clk0),
    .CE(\BU2/U0/N1 ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ4 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q4_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I224  (
    .C(rx_clk0),
    .CE(\BU2/U0/N1 ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ2 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q2_ASSIGN_S )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I35  (
    .C(rx_clk0),
    .CE(\BU2/U0/N1 ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ1 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q1_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I36  (
    .C(rx_clk0),
    .CE(\BU2/U0/N1 ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ0 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/Q0_ASSIGN_LI )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I4  (
    .CI(\BU2/U0/N1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I4_rt_1214 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C1 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I26  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I26_rt_1212 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C2 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I233  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C2 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I233_rt_1209 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C3 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I246  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C3 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I246_rt_1206 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C4 )
  );
  AND2   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I956  (
    .I0(\BU2/U0/N1 ),
    .I1(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TC_ASSIGN_I1 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int1 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I285  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C6 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I285_rt_1197 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C7 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I272  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C5 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I272_rt_1200 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C6 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I259  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C4 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I259_rt_1203 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C5 )
  );
  MUXCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I298  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C7 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I298_rt_1194 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TC_ASSIGN_I1 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I6  (
    .CI(\BU2/U0/N1 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I4_rt_1214 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ0 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I28  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C1 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I26_rt_1212 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ1 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I226  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C2 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I233_rt_1209 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ2 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I239  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C3 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I246_rt_1206 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ3 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I252  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C4 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I259_rt_1203 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ4 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I265  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C5 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I272_rt_1200 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ5 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I278  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C6 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I285_rt_1197 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ6 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I291  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/C7 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I298_rt_1194 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/TQ7 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I263  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int1q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ5 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q5_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I276  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int1q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ6 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q6_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I289  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int1q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ7 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q7_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I237  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int1q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ3 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q3_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I250  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int1q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ4 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q4_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I224  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int1q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ2 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q2_ASSIGN_S )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I35  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int1q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ1 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q1_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I36  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int1q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ0 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/Q0_ASSIGN_LI )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I4  (
    .CI(\BU2/U0/N1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I4_rt_1182 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C1 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I26  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I26_rt_1180 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C2 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I233  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C2 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I233_rt_1177 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C3 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I246  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C3 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I246_rt_1174 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C4 )
  );
  AND2   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I956  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int1q ),
    .I1(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TC_ASSIGN_I1 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int2 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I285  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C6 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I285_rt_1165 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C7 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I272  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C5 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I272_rt_1168 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C6 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I259  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C4 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I259_rt_1171 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C5 )
  );
  MUXCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I298  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C7 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I298_rt_1162 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TC_ASSIGN_I1 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I6  (
    .CI(\BU2/U0/N1 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I4_rt_1182 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ0 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I28  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C1 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I26_rt_1180 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ1 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I226  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C2 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I233_rt_1177 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ2 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I239  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C3 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I246_rt_1174 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ3 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I252  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C4 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I259_rt_1171 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ4 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I265  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C5 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I272_rt_1168 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ5 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I278  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C6 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I285_rt_1165 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ6 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I291  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/C7 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I298_rt_1162 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/TQ7 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I263  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int2q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ5 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q5_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I276  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int2q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ6 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q6_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I289  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int2q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ7 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q7_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I237  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int2q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ3 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q3_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I250  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int2q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ4 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q4_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I224  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int2q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ2 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q2_ASSIGN_S )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I35  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int2q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ1 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q1_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I36  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int2q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ0 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/Q0_ASSIGN_LI )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I4  (
    .CI(\BU2/U0/N1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I4_rt_1150 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C1 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I26  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I26_rt_1148 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C2 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I233  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C2 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I233_rt_1145 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C3 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I246  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C3 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I246_rt_1142 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C4 )
  );
  AND2   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I956  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int2q ),
    .I1(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TC_ASSIGN_I1 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int3 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I285  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C6 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I285_rt_1133 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C7 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I272  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C5 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I272_rt_1136 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C6 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I259  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C4 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I259_rt_1139 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C5 )
  );
  MUXCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I298  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C7 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I298_rt_1130 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TC_ASSIGN_I1 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I6  (
    .CI(\BU2/U0/N1 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I4_rt_1150 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ0 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I28  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C1 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I26_rt_1148 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ1 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I226  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C2 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I233_rt_1145 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ2 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I239  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C3 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I246_rt_1142 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ3 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I252  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C4 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I259_rt_1139 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ4 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I265  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C5 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I272_rt_1136 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ5 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I278  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C6 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I285_rt_1133 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ6 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I291  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/C7 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I298_rt_1130 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/TQ7 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I263  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int3q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ5 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q5_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I276  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int3q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ6 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q6_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I289  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int3q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ7 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q7_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I237  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int3q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ3 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q3_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I250  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int3q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ4 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q4_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I224  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int3q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ2 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q2_ASSIGN_S )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I35  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int3q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ1 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q1_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I36  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int3q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ0 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/Q0_ASSIGN_LI )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I4  (
    .CI(\BU2/U0/N1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I4_rt_1118 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C1 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I26  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I26_rt_1116 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C2 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I233  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C2 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I233_rt_1113 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C3 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I246  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C3 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I246_rt_1110 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C4 )
  );
  AND2   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I956  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int3q ),
    .I1(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TC_ASSIGN_I1 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int4 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I285  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C6 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I285_rt_1101 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C7 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I272  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C5 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I272_rt_1104 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C6 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I259  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C4 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I259_rt_1107 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C5 )
  );
  MUXCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I298  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C7 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I298_rt_1098 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TC_ASSIGN_I1 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I6  (
    .CI(\BU2/U0/N1 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I4_rt_1118 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ0 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I28  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C1 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I26_rt_1116 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ1 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I226  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C2 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I233_rt_1113 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ2 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I239  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C3 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I246_rt_1110 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ3 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I252  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C4 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I259_rt_1107 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ4 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I265  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C5 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I272_rt_1104 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ5 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I278  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C6 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I285_rt_1101 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ6 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I291  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/C7 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I298_rt_1098 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/TQ7 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I263  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int4q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ5 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q5_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I276  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int4q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ6 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q6_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I289  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int4q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ7 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q7_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I237  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int4q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ3 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q3_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I250  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int4q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ4 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q4_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I224  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int4q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ2 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q2_ASSIGN_S )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I35  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int4q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ1 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q1_ASSIGN_LI )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I36  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int4q ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ0 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/Q0_ASSIGN_LI )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I4  (
    .CI(\BU2/U0/N1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I4_rt_1086 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C1 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I26  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C1 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I26_rt_1084 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C2 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I233  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C2 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I233_rt_1081 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C3 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I246  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C3 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I246_rt_1078 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C4 )
  );
  AND2   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I956  (
    .I0(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int4q ),
    .I1(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TC_ASSIGN_I1 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int5 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I285  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C6 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I285_rt_1069 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C7 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I272  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C5 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I272_rt_1072 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C6 )
  );
  MUXCY_L   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I259  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C4 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I259_rt_1075 ),
    .LO(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C5 )
  );
  MUXCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I298  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C7 ),
    .DI(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I298_rt_1066 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TC_ASSIGN_I1 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I6  (
    .CI(\BU2/U0/N1 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I4_rt_1086 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ0 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I28  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C1 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I26_rt_1084 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ1 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I226  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C2 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I233_rt_1081 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ2 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I239  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C3 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I246_rt_1078 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ3 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I252  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C4 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I259_rt_1075 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ4 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I265  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C5 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I272_rt_1072 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ5 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I278  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C6 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I285_rt_1069 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ6 )
  );
  XORCY   \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I291  (
    .CI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/C7 ),
    .LI(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I298_rt_1066 ),
    .O(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/TQ7 )
  );
  FDCE #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/ff6  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int6 ),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/N1 ),
    .Q(\BU2/U0/G_RX.rxgen/calculated_fsc )
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/ff5  (
    .C(rx_clk0),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int5 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int5q )
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/ff4  (
    .C(rx_clk0),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int4 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int4q )
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/ff3  (
    .C(rx_clk0),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int3 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int3q )
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/ff2  (
    .C(rx_clk0),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int2 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int2q )
  );
  FDC #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/ff1  (
    .C(rx_clk0),
    .CLR(\BU2/host_miim_rdy ),
    .D(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int1 ),
    .Q(\BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/int1q )
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_custom_preamble_reg  (
    .C(rx_clk0),
    .D(configuration_vector_8[66]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/rx_custom_preamble_reg_1052 )
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_underrun_int  (
    .C(tx_clk0),
    .D(tx_underrun),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_underrun_int_1051 )
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_and0000 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_726 )
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_valid [0]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_valid_6[0])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_valid [1]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_valid_6[1])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_valid [2]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_valid_6[2])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_valid [3]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_valid_6[3])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_valid [4]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_valid_6[4])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_valid [5]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_valid_6[5])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_valid [6]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_valid_6[6])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data_valid [7]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_valid_6[7])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_enable_reg  (
    .C(tx_clk0),
    .D(configuration_vector_8[61]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_enable_reg_1041 )
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int_0  (
    .C(tx_clk0),
    .D(pause_val_7[0]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [0])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int_1  (
    .C(tx_clk0),
    .D(pause_val_7[1]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [1])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int_2  (
    .C(tx_clk0),
    .D(pause_val_7[2]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [2])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int_3  (
    .C(tx_clk0),
    .D(pause_val_7[3]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [3])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int_4  (
    .C(tx_clk0),
    .D(pause_val_7[4]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [4])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int_5  (
    .C(tx_clk0),
    .D(pause_val_7[5]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [5])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int_6  (
    .C(tx_clk0),
    .D(pause_val_7[6]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [6])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int_7  (
    .C(tx_clk0),
    .D(pause_val_7[7]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [7])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int_8  (
    .C(tx_clk0),
    .D(pause_val_7[8]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [8])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int_9  (
    .C(tx_clk0),
    .D(pause_val_7[9]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [9])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int_10  (
    .C(tx_clk0),
    .D(pause_val_7[10]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [10])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int_11  (
    .C(tx_clk0),
    .D(pause_val_7[11]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [11])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int_12  (
    .C(tx_clk0),
    .D(pause_val_7[12]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [12])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int_13  (
    .C(tx_clk0),
    .D(pause_val_7[13]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [13])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int_14  (
    .C(tx_clk0),
    .D(pause_val_7[14]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [14])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int_15  (
    .C(tx_clk0),
    .D(pause_val_7[15]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [15])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_0  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [0]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[0])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_1  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [1]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[1])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [2]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[2])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [3]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[3])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_4  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [4]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[4])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_5  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [5]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[5])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_6  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [6]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[6])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_7  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [7]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[7])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_8  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [8]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[8])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_9  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [9]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[9])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_10  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [10]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[10])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_11  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [11]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[11])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_12  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [12]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[12])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_13  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [13]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[13])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_14  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [14]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[14])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_15  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [15]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[15])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_16  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [16]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[16])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_17  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [17]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[17])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_18  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [18]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[18])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_19  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [19]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[19])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_20  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [20]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[20])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_21  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [21]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[21])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_22  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [22]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[22])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_23  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [23]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[23])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_24  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [24]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[24])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_25  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [25]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[25])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_26  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [26]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[26])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_27  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [27]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[27])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_28  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [28]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[28])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_29  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [29]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[29])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_30  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [30]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[30])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_31  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [31]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[31])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_32  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [32]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[32])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_33  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [33]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[33])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_34  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [34]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[34])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_35  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [35]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[35])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_36  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [36]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[36])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_37  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [37]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[37])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_38  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [38]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[38])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_39  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [39]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[39])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_40  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [40]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[40])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_41  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [41]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[41])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_42  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [42]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[42])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_43  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [43]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[43])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_44  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [44]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[44])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_45  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [45]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[45])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_46  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [46]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[46])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_47  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [47]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[47])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_48  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [48]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[48])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_49  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [49]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[49])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_50  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [50]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[50])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_51  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [51]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[51])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_52  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [52]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[52])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_53  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [53]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[53])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_54  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [54]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[54])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_55  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [55]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[55])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_56  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [56]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[56])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_57  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [57]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[57])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_58  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [58]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[58])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_59  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [59]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[59])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_60  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [60]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[60])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_61  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [61]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[61])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_62  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [62]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[62])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_63  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX.rxgen/data [63]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_data_5[63])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_0  (
    .C(tx_clk0),
    .D(tx_data_2[0]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [0])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_1  (
    .C(tx_clk0),
    .D(tx_data_2[1]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [1])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_2  (
    .C(tx_clk0),
    .D(tx_data_2[2]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [2])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_3  (
    .C(tx_clk0),
    .D(tx_data_2[3]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [3])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_4  (
    .C(tx_clk0),
    .D(tx_data_2[4]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [4])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_5  (
    .C(tx_clk0),
    .D(tx_data_2[5]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [5])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_6  (
    .C(tx_clk0),
    .D(tx_data_2[6]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [6])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_7  (
    .C(tx_clk0),
    .D(tx_data_2[7]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [7])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_8  (
    .C(tx_clk0),
    .D(tx_data_2[8]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [8])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_9  (
    .C(tx_clk0),
    .D(tx_data_2[9]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [9])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_10  (
    .C(tx_clk0),
    .D(tx_data_2[10]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [10])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_11  (
    .C(tx_clk0),
    .D(tx_data_2[11]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [11])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_12  (
    .C(tx_clk0),
    .D(tx_data_2[12]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [12])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_13  (
    .C(tx_clk0),
    .D(tx_data_2[13]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [13])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_14  (
    .C(tx_clk0),
    .D(tx_data_2[14]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [14])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_15  (
    .C(tx_clk0),
    .D(tx_data_2[15]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [15])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_16  (
    .C(tx_clk0),
    .D(tx_data_2[16]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [16])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_17  (
    .C(tx_clk0),
    .D(tx_data_2[17]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [17])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_18  (
    .C(tx_clk0),
    .D(tx_data_2[18]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [18])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_19  (
    .C(tx_clk0),
    .D(tx_data_2[19]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [19])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_20  (
    .C(tx_clk0),
    .D(tx_data_2[20]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [20])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_21  (
    .C(tx_clk0),
    .D(tx_data_2[21]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [21])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_22  (
    .C(tx_clk0),
    .D(tx_data_2[22]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [22])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_23  (
    .C(tx_clk0),
    .D(tx_data_2[23]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [23])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_24  (
    .C(tx_clk0),
    .D(tx_data_2[24]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [24])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_25  (
    .C(tx_clk0),
    .D(tx_data_2[25]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [25])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_26  (
    .C(tx_clk0),
    .D(tx_data_2[26]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [26])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_27  (
    .C(tx_clk0),
    .D(tx_data_2[27]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [27])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_28  (
    .C(tx_clk0),
    .D(tx_data_2[28]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [28])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_29  (
    .C(tx_clk0),
    .D(tx_data_2[29]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [29])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_30  (
    .C(tx_clk0),
    .D(tx_data_2[30]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [30])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_31  (
    .C(tx_clk0),
    .D(tx_data_2[31]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [31])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_32  (
    .C(tx_clk0),
    .D(tx_data_2[32]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [32])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_33  (
    .C(tx_clk0),
    .D(tx_data_2[33]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [33])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_34  (
    .C(tx_clk0),
    .D(tx_data_2[34]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [34])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_35  (
    .C(tx_clk0),
    .D(tx_data_2[35]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [35])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_36  (
    .C(tx_clk0),
    .D(tx_data_2[36]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [36])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_37  (
    .C(tx_clk0),
    .D(tx_data_2[37]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [37])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_38  (
    .C(tx_clk0),
    .D(tx_data_2[38]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [38])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_39  (
    .C(tx_clk0),
    .D(tx_data_2[39]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [39])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_40  (
    .C(tx_clk0),
    .D(tx_data_2[40]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [40])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_41  (
    .C(tx_clk0),
    .D(tx_data_2[41]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [41])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_42  (
    .C(tx_clk0),
    .D(tx_data_2[42]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [42])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_43  (
    .C(tx_clk0),
    .D(tx_data_2[43]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [43])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_44  (
    .C(tx_clk0),
    .D(tx_data_2[44]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [44])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_45  (
    .C(tx_clk0),
    .D(tx_data_2[45]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [45])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_46  (
    .C(tx_clk0),
    .D(tx_data_2[46]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [46])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_47  (
    .C(tx_clk0),
    .D(tx_data_2[47]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [47])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_48  (
    .C(tx_clk0),
    .D(tx_data_2[48]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [48])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_49  (
    .C(tx_clk0),
    .D(tx_data_2[49]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [49])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_50  (
    .C(tx_clk0),
    .D(tx_data_2[50]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [50])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_51  (
    .C(tx_clk0),
    .D(tx_data_2[51]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [51])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_52  (
    .C(tx_clk0),
    .D(tx_data_2[52]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [52])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_53  (
    .C(tx_clk0),
    .D(tx_data_2[53]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [53])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_54  (
    .C(tx_clk0),
    .D(tx_data_2[54]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [54])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_55  (
    .C(tx_clk0),
    .D(tx_data_2[55]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [55])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_56  (
    .C(tx_clk0),
    .D(tx_data_2[56]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [56])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_57  (
    .C(tx_clk0),
    .D(tx_data_2[57]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [57])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_58  (
    .C(tx_clk0),
    .D(tx_data_2[58]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [58])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_59  (
    .C(tx_clk0),
    .D(tx_data_2[59]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [59])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_60  (
    .C(tx_clk0),
    .D(tx_data_2[60]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [60])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_61  (
    .C(tx_clk0),
    .D(tx_data_2[61]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [61])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_62  (
    .C(tx_clk0),
    .D(tx_data_2[62]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [62])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_63  (
    .C(tx_clk0),
    .D(tx_data_2[63]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [63])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_enable_reg  (
    .C(rx_clk0),
    .D(configuration_vector_8[60]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/rx_enable_reg_984 )
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/pause_vector_0  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/control_complete ),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_vector_0_or0000 ),
    .Q(tx_statistics_vector[24])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/rx_good_frame_int  (
    .C(rx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/rx_good_frame_comb ),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(rx_good_frame)
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/data_count_1  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/data_count_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/Result [1]),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/data_count [1])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/data_count_0  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/data_count_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/Result [0]),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/data_count [0])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_0  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_not0001 ),
    .D(\BU2/U0/G_RX.rxgen/data [8]),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [0])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_15  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_not0001 ),
    .D(\BU2/U0/G_RX.rxgen/data [7]),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [15])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_13  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_not0001 ),
    .D(\BU2/U0/G_RX.rxgen/data [5]),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [13])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_12  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_not0001 ),
    .D(\BU2/U0/G_RX.rxgen/data [4]),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [12])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_14  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_not0001 ),
    .D(\BU2/U0/G_RX.rxgen/data [6]),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [14])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_11  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_not0001 ),
    .D(\BU2/U0/G_RX.rxgen/data [3]),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [11])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_10  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_not0001 ),
    .D(\BU2/U0/G_RX.rxgen/data [2]),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [10])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_req_int  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_req_int_not0001 ),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_req_int_968 )
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_opcode_int  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_opcode_int_not0001 ),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/bad_opcode_int_966 )
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_9  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_not0001 ),
    .D(\BU2/U0/G_RX.rxgen/data [1]),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [9])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_8  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_not0001 ),
    .D(\BU2/U0/G_RX.rxgen/data [0]),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [8])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_7  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_not0001 ),
    .D(\BU2/U0/G_RX.rxgen/data [15]),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [7])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_6  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_not0001 ),
    .D(\BU2/U0/G_RX.rxgen/data [14]),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [6])
  );
  FDE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_opcode_int  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_opcode_int_not0001 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_opcode_int_cmp_eq0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_opcode_int_960 )
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_5  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_not0001 ),
    .D(\BU2/U0/G_RX.rxgen/data [13]),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [5])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_4  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_not0001 ),
    .D(\BU2/U0/G_RX.rxgen/data [12]),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [4])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_2  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_not0001 ),
    .D(\BU2/U0/G_RX.rxgen/data [10]),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [2])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_not0001 ),
    .D(\BU2/U0/G_RX.rxgen/data [9]),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [1])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_3  (
    .C(rx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_not0001 ),
    .D(\BU2/U0/G_RX.rxgen/data [11]),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value_1_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [3])
  );
  FDS #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/_mux0001 ),
    .S(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2_950 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1-In_947 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1_948 )
  );
  MUXF5   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/MUX_ACK_OUT  (
    .I0(\BU2/U0/int_data_ack ),
    .I1(\BU2/host_miim_rdy ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_ack_935 ),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/ack_comb )
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_1  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_not0001 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/Mcount_data_count1 ),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/Mcount_data_count_val_945 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [1])
  );
  FDRSE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_0  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_not0001 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/Mcount_data_count ),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_or0000_939 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_cst ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [0])
  );
  FDRSE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_2  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_not0001 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/Mcount_data_count2 ),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_or0000_939 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_cst ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count [2])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/ack_out  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/ack_comb ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(tx_ack)
  );
  FDS   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_ack  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_cmp_eq0001 ),
    .S(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_ack_935 )
  );
  FDRSE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/ack_int_715 ),
    .D(\BU2/host_miim_rdy ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_933 )
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_control  (
    .C(tx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_control_or0000_931 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_control_932 )
  );
  FDRSE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_int  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_cmp_eq0003 ),
    .D(\BU2/host_miim_rdy ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_int_930 )
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_55  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [63]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [55])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_54  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [62]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [54])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_53  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [61]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [53])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_52  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [60]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [52])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_51  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [59]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [51])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_50  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [58]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [50])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_49  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [57]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [49])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_48  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [56]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [48])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_47  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [55]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [47])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_46  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [54]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [46])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_45  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [53]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [45])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_44  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [52]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [44])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_43  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [51]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [43])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_42  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [50]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [42])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_41  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [49]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [41])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_40  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [48]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [40])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_39  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [47]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [39])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_38  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [46]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [38])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_37  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [45]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [37])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_36  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [44]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [36])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_35  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [43]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [35])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_34  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [42]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [34])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_33  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [41]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [33])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_32  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [40]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [32])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_31  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [39]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [31])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_30  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [38]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [30])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_29  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [37]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [29])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_28  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [36]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [28])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_27  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [35]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [27])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_26  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [34]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [26])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_25  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [33]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [25])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_24  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [32]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [24])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_23  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [31]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [23])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_22  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [30]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [22])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_21  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [29]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [21])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_20  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [28]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [20])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_19  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [27]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [19])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_18  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [26]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [18])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_17  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [25]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [17])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_16  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [24]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [16])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_15  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [23]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [15])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_14  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [22]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [14])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_13  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [21]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [13])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_12  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [20]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [12])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_11  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [19]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [11])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_10  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [18]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [10])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_9  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [17]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [9])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_8  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [16]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [8])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_7  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [15]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [7])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_6  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [14]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [6])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_5  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [13]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [5])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_4  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [12]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [4])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_3  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [11]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [3])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_2  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [10]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [2])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_1  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [9]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [1])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_0  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_and0000 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int [8]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data [0])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_reg  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/tx_start_en ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_reg_815 )
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_47  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[47]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [47])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_46  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[46]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [46])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_45  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[45]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [45])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_44  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[44]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [44])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_43  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[43]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [43])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_42  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[42]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [42])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_41  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[41]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [41])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_40  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[40]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [40])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_39  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[39]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [39])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_38  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[38]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [38])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_37  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[37]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [37])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_36  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[36]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [36])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_35  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[35]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [35])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_34  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[34]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [34])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_33  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[33]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [33])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_32  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[32]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [32])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_31  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[31]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [31])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_30  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[30]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [30])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_29  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[29]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [29])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_28  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[28]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [28])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_27  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[27]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [27])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_26  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[26]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [26])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_25  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[25]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [25])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_24  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[24]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [24])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_23  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[23]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [23])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_22  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[22]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [22])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_21  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[21]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [21])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_20  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[20]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [20])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_19  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[19]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [19])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_18  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[18]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [18])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_17  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[17]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [17])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_16  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[16]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [16])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_15  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[15]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [15])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_14  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[14]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [14])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_13  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[13]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [13])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_12  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[12]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [12])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_11  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[11]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [11])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_10  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[10]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [10])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_9  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[9]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [9])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_8  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[8]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [8])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_7  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[7]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [7])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_6  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[6]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [6])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_5  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[5]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [5])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_4  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[4]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [4])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_3  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[3]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [3])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_2  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[2]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [2])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_1  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[1]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [1])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held_0  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/crc_mode_int_and0000 ),
    .D(configuration_vector_8[0]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_source_held [0])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_disable  (
    .C(tx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_disable_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_disable_764 )
  );
  FDRSE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_and0001 ),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_or0000 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_and0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_req_int_762 )
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held_15  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_726 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [15]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [15])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held_14  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_726 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [14]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [14])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held_13  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_726 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [13]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [13])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held_12  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_726 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [12]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [12])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held_11  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_726 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [11]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [11])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held_10  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_726 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [10]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [10])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held_9  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_726 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [9]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [9])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held_8  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_726 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [8]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [8])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held_7  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_726 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [7]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [7])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held_6  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_726 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [6]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [6])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held_5  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_726 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [5]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [5])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held_4  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_726 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [4]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [4])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held_3  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_726 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [3]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [3])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held_2  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_726 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [2]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [2])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held_1  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_726 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [1]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [1])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held_0  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_int_726 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_value_int [0]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_value_held [0])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_amber_reg  (
    .C(tx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_amber_reg_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/pause_amber_reg_725 )
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_7  (
    .C(tx_clk0),
    .D(tx_data_valid_3[7]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [7])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6  (
    .C(tx_clk0),
    .D(tx_data_valid_3[6]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [6])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_5  (
    .C(tx_clk0),
    .D(tx_data_valid_3[5]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [5])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_4  (
    .C(tx_clk0),
    .D(tx_data_valid_3[4]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [4])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_3  (
    .C(tx_clk0),
    .D(tx_data_valid_3[3]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [3])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_2  (
    .C(tx_clk0),
    .D(tx_data_valid_3[2]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [2])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_1  (
    .C(tx_clk0),
    .D(tx_data_valid_3[1]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [1])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_0  (
    .C(tx_clk0),
    .D(tx_data_valid_3[0]),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg [0])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/tx/ack_int  (
    .C(tx_clk0),
    .D(\BU2/U0/int_data_ack ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/tx/ack_int_715 )
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_and0000 ),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_status_int_713 )
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_not0001 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_mux0001 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_703 )
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_req_to_tx_628 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg_706 )
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_to_tx_708 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_705 )
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg_706 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_req_rx_reg2_707 )
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_705 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg_701 )
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_int_703 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/count_set_704 )
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg_701 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/good_frame_in_tx_reg2_702 )
  );
  MUXCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy<0>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_and0000 ),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [0]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [0])
  );
  XORCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_xor<0>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_and0000 ),
    .LI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [0]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count )
  );
  MUXCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy<1>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [0]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [1]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [1])
  );
  XORCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_xor<1>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [0]),
    .LI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [1]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count1 )
  );
  MUXCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy<2>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [1]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [2]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [2])
  );
  XORCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_xor<2>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [1]),
    .LI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [2]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count2 )
  );
  MUXCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy<3>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [2]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [3]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [3])
  );
  XORCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_xor<3>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [2]),
    .LI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [3]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count3 )
  );
  MUXCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy<4>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [3]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [4]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [4])
  );
  XORCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_xor<4>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [3]),
    .LI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [4]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count4 )
  );
  MUXCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy<5>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [4]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [5]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [5])
  );
  XORCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_xor<5>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [4]),
    .LI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [5]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count5 )
  );
  MUXCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy<6>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [5]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [6]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [6])
  );
  XORCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_xor<6>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [5]),
    .LI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [6]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count6 )
  );
  MUXCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy<7>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [6]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [7]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [7])
  );
  XORCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_xor<7>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [6]),
    .LI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [7]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count7 )
  );
  MUXCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy<8>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [7]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [8]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [8])
  );
  XORCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_xor<8>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [7]),
    .LI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [8]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count8 )
  );
  MUXCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy<9>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [8]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [9]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [9])
  );
  XORCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_xor<9>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [8]),
    .LI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [9]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count9 )
  );
  MUXCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy<10>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [9]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [10]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [10])
  );
  XORCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_xor<10>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [9]),
    .LI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [10]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count10 )
  );
  MUXCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy<11>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [10]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [11]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [11])
  );
  XORCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_xor<11>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [10]),
    .LI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [11]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count11 )
  );
  MUXCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy<12>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [11]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [12]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [12])
  );
  XORCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_xor<12>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [11]),
    .LI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [12]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count12 )
  );
  MUXCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy<13>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [12]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [13]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [13])
  );
  XORCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_xor<13>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [12]),
    .LI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [13]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count13 )
  );
  MUXCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy<14>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [13]),
    .DI(\BU2/U0/N1 ),
    .S(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [14]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [14])
  );
  XORCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_xor<14>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [13]),
    .LI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [14]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count14 )
  );
  XORCY   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_xor<15>  (
    .CI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_cy [14]),
    .LI(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count_lut [15]),
    .O(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count15 )
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_0  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_not0001 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [0])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_1  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_not0001 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count1 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [1])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_2  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_not0001 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count2 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [2])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_3  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_not0001 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count3 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [3])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_4  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_not0001 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count4 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [4])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_5  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_not0001 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count5 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [5])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_6  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_not0001 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count6 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [6])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_7  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_not0001 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count7 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [7])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_8  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_not0001 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count8 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [8])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_9  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_not0001 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count9 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [9])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_10  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_not0001 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count10 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [10])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_11  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_not0001 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count11 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [11])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_12  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_not0001 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count12 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [12])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_13  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_not0001 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count13 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [13])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_14  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_not0001 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count14 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [14])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_15  (
    .C(tx_clk0),
    .CE(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count_not0001 ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Mcount_pause_count15 ),
    .R(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_count [15])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_quanta_0  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Result [0]),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_quanta_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_quanta [0])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_quanta_1  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Result [1]),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_quanta_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_quanta [1])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_quanta_2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/Result [2]),
    .R(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_quanta_or0000 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/tx_pause_control_i/pause_quanta [2])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_in1  (
    .C(rx_clk0),
    .D(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_in1_594 )
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_req_to_tx  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/pause_req_local ),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_req_to_tx_628 )
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx_0  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [0]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [0])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx_1  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [1]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [1])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx_2  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [2]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [2])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx_3  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [3]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [3])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx_4  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [4]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [4])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx_5  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [5]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [5])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx_6  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [6]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [6])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx_7  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [7]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [7])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx_8  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [8]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [8])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx_9  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [9]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [9])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx_10  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [10]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [10])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx_11  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [11]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [11])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx_12  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [12]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [12])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx_13  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [13]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [13])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx_14  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [14]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [14])
  );
  FDRE   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx_15  (
    .C(rx_clk0),
    .CE(\NlwRenamedSig_OI_rx_statistics_vector[0] ),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.rx/pause_value [15]),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/pause_value_to_tx [15])
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_in2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_in1_594 ),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_in2_592 )
  );
  FDR   \BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_in3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_in2_592 ),
    .R(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 ),
    .Q(\BU2/U0/G_FLOWCONTROL.flwctrl/G_RX.pause/rx_pause_control_i/good_frame_in3_593 )
  );
  FDR   \BU2/U0/rsgen/local_failure_d1  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/local_failure_501 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/rsgen/local_failure_d1_591 )
  );
  FDR   \BU2/U0/rsgen/remote_failure_d1  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/remote_failure_477 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/rsgen/remote_failure_d1_590 )
  );
  FDR   \BU2/U0/rsgen/local_fail_reg  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/local_failure_d1_591 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(NlwRenamedSig_OI_status_vector[0])
  );
  FDR   \BU2/U0/rsgen/remote_fail_reg  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/remote_failure_d1_590 ),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(NlwRenamedSig_OI_status_vector[1])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_7  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<0>1 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(xgmii_txc_10[7])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_6  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<1>1 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(xgmii_txc_10[6])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_5  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<2>1 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(xgmii_txc_10[5])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_4  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<3>1 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(xgmii_txc_10[4])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_3  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<4>1 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(xgmii_txc_10[3])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_2  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<5>1 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(xgmii_txc_10[2])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_1  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<6>1 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(xgmii_txc_10[1])
  );
  FDS   \BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_0  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_mux0003<7>1 ),
    .S(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(xgmii_txc_10[0])
  );
  FDR   \BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg  (
    .C(tx_clk0),
    .D(configuration_vector_8[64]),
    .R(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 ),
    .Q(\BU2/U0/rsgen/G_TX.transmit_link_fail/rs_disable_reg_581 )
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_63  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<0>1 ),
    .Q(xgmii_txd_9[63])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_62  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<1>1 ),
    .Q(xgmii_txd_9[62])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_61  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<2>1 ),
    .Q(xgmii_txd_9[61])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_60  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<3>1 ),
    .Q(xgmii_txd_9[60])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_59  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<4>1 ),
    .Q(xgmii_txd_9[59])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_55  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<8>1 ),
    .Q(xgmii_txd_9[55])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_54  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<9>1 ),
    .Q(xgmii_txd_9[54])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_53  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<10>1 ),
    .Q(xgmii_txd_9[53])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_52  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<11>1 ),
    .Q(xgmii_txd_9[52])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_51  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<12>1 ),
    .Q(xgmii_txd_9[51])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_47  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<16>1 ),
    .Q(xgmii_txd_9[47])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_46  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<17>1 ),
    .Q(xgmii_txd_9[46])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_45  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<18>1 ),
    .Q(xgmii_txd_9[45])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_44  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<19>1 ),
    .Q(xgmii_txd_9[44])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_43  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<20>1 ),
    .Q(xgmii_txd_9[43])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_38  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<25>1 ),
    .Q(xgmii_txd_9[38])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_37  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<26>1 ),
    .Q(xgmii_txd_9[37])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_31  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<32>1 ),
    .Q(xgmii_txd_9[31])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_30  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<33>1 ),
    .Q(xgmii_txd_9[30])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_29  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<34>1 ),
    .Q(xgmii_txd_9[29])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_28  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<35>1 ),
    .Q(xgmii_txd_9[28])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_27  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<36>1 ),
    .Q(xgmii_txd_9[27])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_23  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<40>1 ),
    .Q(xgmii_txd_9[23])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_22  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<41>1 ),
    .Q(xgmii_txd_9[22])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_21  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<42>1 ),
    .Q(xgmii_txd_9[21])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_20  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<43>1 ),
    .Q(xgmii_txd_9[20])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_19  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<44>1 ),
    .Q(xgmii_txd_9[19])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_15  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<48>1 ),
    .Q(xgmii_txd_9[15])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_14  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<49>1 ),
    .Q(xgmii_txd_9[14])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_13  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<50>1 ),
    .Q(xgmii_txd_9[13])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_12  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<51>1 ),
    .Q(xgmii_txd_9[12])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_11  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<52>1 ),
    .Q(xgmii_txd_9[11])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_6  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<57>1 ),
    .Q(xgmii_txd_9[6])
  );
  FD   \BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_5  (
    .C(tx_clk0),
    .D(\BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_mux0003<58>1 ),
    .Q(xgmii_txd_9[5])
  );
  FDRE   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_2  (
    .C(rx_clk0),
    .CE(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_not0001 ),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/Result [2]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt [2])
  );
  FDRE   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_1  (
    .C(rx_clk0),
    .CE(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_not0001 ),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/Result [1]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt [1])
  );
  FDRE   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_0  (
    .C(rx_clk0),
    .CE(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_not0001 ),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/Maccum_seq_cnt_lut [0]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt [0])
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg2  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg_528 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg2_539 )
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_reg2  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_reg_525 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_reg2_538 )
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_1  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_7_1_add0000 [0]),
    .R(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_1_or0000 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [1])
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg_1  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower [1]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg [1])
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg_0  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower [0]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg [0])
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_reg_1  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper [1]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_reg [1])
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_reg_0  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper [0]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_reg [0])
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_reg  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_516 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_reg_531 )
  );
  FDRE   \BU2/U0/rsgen/G_RX.detect_link_fail/last_seq_type_1  (
    .C(rx_clk0),
    .CE(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_0_or0000 ),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type [1]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/last_seq_type [1])
  );
  FDRE   \BU2/U0/rsgen/G_RX.detect_link_fail/last_seq_type_0  (
    .C(rx_clk0),
    .CE(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_0_or0000 ),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type [0]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/last_seq_type [0])
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_507 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg_528 )
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_1  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg[25] ),
    .R(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_or0000 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower [1])
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_0  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg[24] ),
    .R(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_or0000 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower [0])
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_reg  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_499 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_reg_525 )
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_1  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg[57] ),
    .R(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_or0000 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper [1])
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_0  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg[56] ),
    .R(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_or0000 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper [0])
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/stage20  (
    .C(rx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/rsgen/G_RX.detect_link_fail/stage20_or0000 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/stage20_522 )
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch  (
    .C(rx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_or0000 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch_520 )
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/stage10  (
    .C(rx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/rsgen/G_RX.detect_link_fail/stage10_or0000 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/stage10_518 )
  );
  FDRE   \BU2/U0/rsgen/G_RX.detect_link_fail/sm_active  (
    .C(rx_clk0),
    .CE(\BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_or0001 ),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_or0000_515 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_516 )
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_inc_1  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/N03 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_inc [1])
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_inc_0  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/N11_510 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_inc [0])
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/stage2  (
    .C(rx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/rsgen/G_RX.detect_link_fail/stage2_or0000 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/stage2_509 )
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower  (
    .C(rx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_or0000 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_507 )
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_mismatch  (
    .C(rx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_mismatch_or0000_504 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_mismatch_505 )
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/stage1  (
    .C(rx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/rsgen/G_RX.detect_link_fail/stage1_or0000 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/stage1_503 )
  );
  FDRE   \BU2/U0/rsgen/G_RX.detect_link_fail/local_failure  (
    .C(rx_clk0),
    .CE(\BU2/U0/rsgen/G_RX.detect_link_fail/remote_failure_not0001 ),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/local_failure_mux0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/local_failure_501 )
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper  (
    .C(rx_clk0),
    .D(\BU2/U0/N1 ),
    .R(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_or0000 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_499 )
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg_57  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[57]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg[57] )
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg_56  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[56]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg[56] )
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg_25  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[25]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg[25] )
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg_24  (
    .C(rx_clk0),
    .D(xgmii_rxd_11[24]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg[24] )
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_6  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_7_1_add0000 [5]),
    .R(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_1_or0000 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [6])
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_5  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_7_1_add0000 [4]),
    .R(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_1_or0000 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [5])
  );
  FDRE   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_1  (
    .C(rx_clk0),
    .CE(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_0_or0000 ),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_mux0000 [1]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type [1])
  );
  FDRE   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_0  (
    .C(rx_clk0),
    .CE(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_0_or0000 ),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_mux0000 [0]),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_type [0])
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_rst_val_1  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/N01 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_rst_val [1])
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_rst_val_0  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_rst_val_mux0003<2>1 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_rst_val [0])
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_4  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_7_1_add0000 [3]),
    .R(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_1_or0000 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [4])
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_3  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_7_1_add0000 [2]),
    .R(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_1_or0000 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [3])
  );
  FDRE   \BU2/U0/rsgen/G_RX.detect_link_fail/remote_failure  (
    .C(rx_clk0),
    .CE(\BU2/U0/rsgen/G_RX.detect_link_fail/remote_failure_not0001 ),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/remote_failure_mux0000 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/remote_failure_477 )
  );
  FDR   \BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_2  (
    .C(rx_clk0),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_7_1_add0000 [1]),
    .R(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_1_or0000 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [2])
  );
  FDRE   \BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_0  (
    .C(rx_clk0),
    .CE(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_0_or0000 ),
    .D(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_0_not0001 ),
    .R(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 ),
    .Q(\BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt [0])
  );
  FDP   \BU2/U0/G_TX_RESET.sync_tx_reset_i/r1  (
    .C(tx_clk0),
    .D(\BU2/host_miim_rdy ),
    .PRE(\BU2/U0/int_tx_rst_asynch ),
    .Q(\BU2/U0/G_TX_RESET.sync_tx_reset_i/r1_468 )
  );
  FDP   \BU2/U0/G_TX_RESET.sync_tx_reset_i/r2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX_RESET.sync_tx_reset_i/r1_468 ),
    .PRE(\BU2/U0/int_tx_rst_asynch ),
    .Q(\BU2/U0/G_TX_RESET.sync_tx_reset_i/r2_467 )
  );
  FDP   \BU2/U0/G_TX_RESET.sync_tx_reset_i/r3  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX_RESET.sync_tx_reset_i/r2_467 ),
    .PRE(\BU2/U0/int_tx_rst_asynch ),
    .Q(\BU2/U0/G_TX_RESET.sync_tx_reset_i/r3_464 )
  );
  FDP   \BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX_RESET.sync_tx_reset_i/r3_464 ),
    .PRE(\BU2/U0/int_tx_rst_asynch ),
    .Q(\BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out_466 )
  );
  FDP   \BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r1  (
    .C(tx_clk0),
    .D(\BU2/host_miim_rdy ),
    .PRE(\BU2/U0/int_flow_ctrl_rx_rst_asynch ),
    .Q(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r1_463 )
  );
  FDP   \BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r2  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r1_463 ),
    .PRE(\BU2/U0/int_flow_ctrl_rx_rst_asynch ),
    .Q(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r2_462 )
  );
  FDP   \BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r3  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r2_462 ),
    .PRE(\BU2/U0/int_flow_ctrl_rx_rst_asynch ),
    .Q(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r3_460 )
  );
  FDP   \BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out  (
    .C(tx_clk0),
    .D(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r3_460 ),
    .PRE(\BU2/U0/int_flow_ctrl_rx_rst_asynch ),
    .Q(\BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out_461 )
  );
  FDP   \BU2/U0/G_RX_RESET.sync_rx_reset_i/r1  (
    .C(rx_clk0),
    .D(\BU2/host_miim_rdy ),
    .PRE(\BU2/U0/int_rx_rst_asynch ),
    .Q(\BU2/U0/G_RX_RESET.sync_rx_reset_i/r1_459 )
  );
  FDP   \BU2/U0/G_RX_RESET.sync_rx_reset_i/r2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX_RESET.sync_rx_reset_i/r1_459 ),
    .PRE(\BU2/U0/int_rx_rst_asynch ),
    .Q(\BU2/U0/G_RX_RESET.sync_rx_reset_i/r2_458 )
  );
  FDP   \BU2/U0/G_RX_RESET.sync_rx_reset_i/r3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX_RESET.sync_rx_reset_i/r2_458 ),
    .PRE(\BU2/U0/int_rx_rst_asynch ),
    .Q(\BU2/U0/G_RX_RESET.sync_rx_reset_i/r3_455 )
  );
  FDP   \BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX_RESET.sync_rx_reset_i/r3_455 ),
    .PRE(\BU2/U0/int_rx_rst_asynch ),
    .Q(\BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out_457 )
  );
  FDP   \BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r1  (
    .C(rx_clk0),
    .D(\BU2/host_miim_rdy ),
    .PRE(\BU2/U0/int_flow_ctrl_rx_rst_asynch ),
    .Q(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r1_454 )
  );
  FDP   \BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r2  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r1_454 ),
    .PRE(\BU2/U0/int_flow_ctrl_rx_rst_asynch ),
    .Q(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r2_453 )
  );
  FDP   \BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r3  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r2_453 ),
    .PRE(\BU2/U0/int_flow_ctrl_rx_rst_asynch ),
    .Q(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r3_450 )
  );
  FDP   \BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out  (
    .C(rx_clk0),
    .D(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r3_450 ),
    .PRE(\BU2/U0/int_flow_ctrl_rx_rst_asynch ),
    .Q(\BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out_452 )
  );
  VCC   \BU2/U0/XST_VCC  (
    .P(\BU2/U0/N1 )
  );
  GND   \BU2/U0/XST_GND  (
    .G(\BU2/host_miim_rdy )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
