

================================================================
== Vitis HLS Report for 'write_result_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Wed Mar 20 19:46:55 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16387|    16387|  54.618 us|  54.618 us|  16387|  16387|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_23_1  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln27 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln23_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln23"   --->   Operation 8 'read' 'sext_ln23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln23_cast = sext i58 %sext_ln23_read"   --->   Operation 9 'sext' 'sext_ln23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_2, void @empty_1, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i15 0, i15 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i496 0, i496 %phi_ln27"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i15 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.66ns)   --->   "%icmp_ln23 = icmp_eq  i15 %i_1, i15 16384" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 15 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.77ns)   --->   "%add_ln23 = add i15 %i_1, i15 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 16 'add' 'add_ln23' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc.split, void %for.end11.exitStub" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 17 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i15 %i_1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 18 'zext' 'zext_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i15 %i_1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 19 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%out_buf_addr = getelementptr i16 %out_buf, i64 0, i64 %zext_ln23" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27]   --->   Operation 20 'getelementptr' 'out_buf_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.24ns)   --->   "%out_buf_load = load i14 %out_buf_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27]   --->   Operation 21 'load' 'out_buf_load' <Predicate = (!icmp_ln23)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16384> <RAM>
ST_1 : Operation 22 [1/1] (0.63ns)   --->   "%icmp_ln27 = icmp_eq  i5 %trunc_ln23, i5 31" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27]   --->   Operation 22 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc.split._crit_edge, void" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27]   --->   Operation 23 'br' 'br_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln23 = store i15 %add_ln23, i15 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 24 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln23_cast" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 25 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (1.24ns)   --->   "%out_buf_load = load i14 %out_buf_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27]   --->   Operation 27 'load' 'out_buf_load' <Predicate = (!icmp_ln23)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16384> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%phi_ln27_load_1 = load i496 %phi_ln27" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27]   --->   Operation 28 'load' 'phi_ln27_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:24]   --->   Operation 29 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 30 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i496, i16 %out_buf_load, i496 %phi_ln27_load_1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27]   --->   Operation 31 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.43ns)   --->   "%write_ln27 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem1_addr, i512 %or_ln, i64 18446744073709551615" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27]   --->   Operation 32 'write' 'write_ln27' <Predicate = (icmp_ln27)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc.split._crit_edge" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27]   --->   Operation 33 'br' 'br_ln27' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%phi_ln27_load = load i496 %phi_ln27" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 34 'load' 'phi_ln27_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = partselect i480 @_ssdm_op_PartSelect.i480.i496.i32.i32, i496 %phi_ln27_load, i32 16, i32 495" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 35 'partselect' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i496 @_ssdm_op_BitConcatenate.i496.i16.i480, i16 %out_buf_load, i480 %tmp" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 36 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.55ns)   --->   "%select_ln27 = select i1 %icmp_ln27, i496 0, i496 %tmp_1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27]   --->   Operation 37 'select' 'select_ln27' <Predicate = true> <Delay = 0.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln23 = store i496 %select_ln27, i496 %phi_ln27" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 38 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23]   --->   Operation 39 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.25ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23) on local variable 'i' [13]  (0 ns)
	'getelementptr' operation ('out_buf_addr', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27) [25]  (0 ns)
	'load' operation ('out_buf_load', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27) on array 'out_buf' [26]  (1.25 ns)

 <State 2>: 1.25ns
The critical path consists of the following:
	'load' operation ('out_buf_load', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27) on array 'out_buf' [26]  (1.25 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	'load' operation ('phi_ln27_load_1', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27) on local variable 'phi_ln27' [20]  (0 ns)
	bus write operation ('write_ln27', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27) on port 'gmem1' (/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:27) [31]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
