#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Nov 16 17:03:44 2020
# Process ID: 1224
# Current directory: C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13212 C:\Users\paula\Desktop\SEM1\SSC\proiect\Obstacle\ObstacleAvoidance\ObstacleAvoidance.xpr
# Log file: C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/vivado.log
# Journal file: C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 764.633 ; gain = 144.363
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'direction_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj direction_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.srcs/sources_1/new/SelectDirection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SelectDirection'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.srcs/sim_1/new/direction_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'direction_sim'
ERROR: [VRFC 10-3353] formal port 'clk' has no actual or default value [C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.srcs/sim_1/new/direction_sim.vhd:48]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.srcs/sim_1/new/direction_sim.vhd:38]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.srcs/sim_1/new/direction_sim.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'direction_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj direction_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.srcs/sources_1/new/SelectDirection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SelectDirection'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.srcs/sim_1/new/direction_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'direction_sim'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.sim/sim_1/behav/xsim'
"xelab -wto 0ae2d7ab8383408d959bfbf45bcc2fa0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot direction_sim_behav xil_defaultlib.direction_sim -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0ae2d7ab8383408d959bfbf45bcc2fa0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot direction_sim_behav xil_defaultlib.direction_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SelectDirection [selectdirection_default]
Compiling architecture behavioral of entity xil_defaultlib.direction_sim
Built simulation snapshot direction_sim_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.sim/sim_1/behav/xsim/xsim.dir/direction_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 16 17:05:58 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "direction_sim_behav -key {Behavioral:sim_1:Functional:direction_sim} -tclbatch {direction_sim.tcl} -view {C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/FSM_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/FSM_sim_behav.wcfg
WARNING: Simulation object /FSM_sim/sw was not found in the design.
WARNING: Simulation object /FSM_sim/Clk was not found in the design.
WARNING: Simulation object /FSM_sim/obstacle6 was not found in the design.
WARNING: Simulation object /FSM_sim/direction was not found in the design.
WARNING: Simulation object /FSM_sim/motorData was not found in the design.
WARNING: Simulation object /FSM_sim/led was not found in the design.
WARNING: Simulation object /FSM_sim/test was not found in the design.
WARNING: Simulation object /FSM_sim/CLK_PERIOD was not found in the design.
WARNING: Simulation object /FSM_sim/waitPeriod was not found in the design.
WARNING: Simulation object /FSM_sim/sim/currentState was not found in the design.
WARNING: Simulation object /FSM_sim/sim/nextState was not found in the design.
source direction_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:52 . Memory (MB): peak = 875.934 ; gain = 15.965
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:01:55 . Memory (MB): peak = 875.934 ; gain = 19.469
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:02:00 . Memory (MB): peak = 875.934 ; gain = 19.469
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'direction_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj direction_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.sim/sim_1/behav/xsim'
"xelab -wto 0ae2d7ab8383408d959bfbf45bcc2fa0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot direction_sim_behav xil_defaultlib.direction_sim -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0ae2d7ab8383408d959bfbf45bcc2fa0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot direction_sim_behav xil_defaultlib.direction_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "direction_sim_behav -key {Behavioral:sim_1:Functional:direction_sim} -tclbatch {direction_sim.tcl} -view {C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/FSM_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/FSM_sim_behav.wcfg
WARNING: Simulation object /FSM_sim/sw was not found in the design.
WARNING: Simulation object /FSM_sim/Clk was not found in the design.
WARNING: Simulation object /FSM_sim/obstacle6 was not found in the design.
WARNING: Simulation object /FSM_sim/direction was not found in the design.
WARNING: Simulation object /FSM_sim/motorData was not found in the design.
WARNING: Simulation object /FSM_sim/led was not found in the design.
WARNING: Simulation object /FSM_sim/test was not found in the design.
WARNING: Simulation object /FSM_sim/CLK_PERIOD was not found in the design.
WARNING: Simulation object /FSM_sim/waitPeriod was not found in the design.
WARNING: Simulation object /FSM_sim/sim/currentState was not found in the design.
WARNING: Simulation object /FSM_sim/sim/nextState was not found in the design.
source direction_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:44 . Memory (MB): peak = 875.934 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:46 . Memory (MB): peak = 875.934 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:49 . Memory (MB): peak = 875.934 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'direction_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj direction_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.sim/sim_1/behav/xsim'
"xelab -wto 0ae2d7ab8383408d959bfbf45bcc2fa0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot direction_sim_behav xil_defaultlib.direction_sim -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0ae2d7ab8383408d959bfbf45bcc2fa0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot direction_sim_behav xil_defaultlib.direction_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "direction_sim_behav -key {Behavioral:sim_1:Functional:direction_sim} -tclbatch {direction_sim.tcl} -view {C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/FSM_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/FSM_sim_behav.wcfg
WARNING: Simulation object /FSM_sim/sw was not found in the design.
WARNING: Simulation object /FSM_sim/Clk was not found in the design.
WARNING: Simulation object /FSM_sim/obstacle6 was not found in the design.
WARNING: Simulation object /FSM_sim/direction was not found in the design.
WARNING: Simulation object /FSM_sim/motorData was not found in the design.
WARNING: Simulation object /FSM_sim/led was not found in the design.
WARNING: Simulation object /FSM_sim/test was not found in the design.
WARNING: Simulation object /FSM_sim/CLK_PERIOD was not found in the design.
WARNING: Simulation object /FSM_sim/waitPeriod was not found in the design.
WARNING: Simulation object /FSM_sim/sim/currentState was not found in the design.
WARNING: Simulation object /FSM_sim/sim/nextState was not found in the design.
source direction_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 875.934 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 875.934 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 875.934 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top Rom [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/paula/Desktop/SEM1/SSC/proiect/Obstacle/ObstacleAvoidance/ObstacleAvoidance.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 16 17:12:01 2020...
