<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file common_impl1.ncd.
Design name: ci_stim_fpga_wrapper
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000ZE
Package:     TQFP100
Performance: 1
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Fri Aug 12 18:19:00 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "w_clk" 3.330000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   29.415MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "w_clk" 3.330000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 266.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[12]  (from w_clk +)
   Destination:    FF         Data in        r_anode_phase  (to w_clk +)

   Delay:              33.426ns  (24.9% logic, 75.1% route), 9 logic levels.

 Constraint Details:

     33.426ns physical path delay SLICE_62 to SLICE_56 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.570ns CE_SET requirement (totaling 299.730ns) by 266.304ns

 Physical Path Details:

      Data path SLICE_62 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C10B.CLK to      R6C10B.Q1 SLICE_62 (from w_clk)
ROUTE         2     4.657      R6C10B.Q1 to      R7C11A.C1 r_duty[12]
CTOF_DEL    ---     0.923      R7C11A.C1 to      R7C11A.F1 SLICE_113
ROUTE         1     1.578      R7C11A.F1 to      R7C11A.B0 un1_r_duty_19_13
CTOF_DEL    ---     0.923      R7C11A.B0 to      R7C11A.F0 SLICE_113
ROUTE         1     4.315      R7C11A.F0 to     R11C14C.A0 un1_r_duty_19
CTOF_DEL    ---     0.923     R11C14C.A0 to     R11C14C.F0 SLICE_111
ROUTE         3     3.336     R11C14C.F0 to     R10C13B.A1 N_139_1
CTOF_DEL    ---     0.923     R10C13B.A1 to     R10C13B.F1 SLICE_104
ROUTE         7     1.163     R10C13B.F1 to     R10C13C.C0 N_155_2
CTOF_DEL    ---     0.923     R10C13C.C0 to     R10C13C.F0 SLICE_118
ROUTE         4     2.372     R10C13C.F0 to     R11C13A.A1 un1_r_run_state13_6
CTOF_DEL    ---     0.923     R11C13A.A1 to     R11C13A.F1 SLICE_105
ROUTE         5     1.699     R11C13A.F1 to     R11C13A.B0 un1_r_run_state13_10
CTOF_DEL    ---     0.923     R11C13A.B0 to     R11C13A.F0 SLICE_105
ROUTE         2     3.384     R11C13A.F0 to     R10C13B.B0 r_run_state21
CTOF_DEL    ---     0.923     R10C13B.B0 to     R10C13B.F0 SLICE_104
ROUTE         1     2.583     R10C13B.F0 to     R11C10A.CE un1_r_run_state17_1 (to w_clk)
                  --------
                   33.426   (24.9% logic, 75.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to     R6C10B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to    R11C10A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 266.334ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[19]  (from w_clk +)
   Destination:    FF         Data in        r_anode_phase  (to w_clk +)

   Delay:              33.396ns  (27.7% logic, 72.3% route), 10 logic levels.

 Constraint Details:

     33.396ns physical path delay SLICE_66 to SLICE_56 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.570ns CE_SET requirement (totaling 299.730ns) by 266.334ns

 Physical Path Details:

      Data path SLICE_66 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C10C.CLK to      R7C10C.Q0 SLICE_66 (from w_clk)
ROUTE         2     3.278      R7C10C.Q0 to      R7C11B.B1 r_duty[19]
CTOF_DEL    ---     0.923      R7C11B.B1 to      R7C11B.F1 SLICE_117
ROUTE         1     1.002      R7C11B.F1 to      R7C11B.C0 un1_r_duty_19_10
CTOF_DEL    ---     0.923      R7C11B.C0 to      R7C11B.F0 SLICE_117
ROUTE         1     1.002      R7C11B.F0 to      R7C11A.C0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R7C11A.C0 to      R7C11A.F0 SLICE_113
ROUTE         1     4.315      R7C11A.F0 to     R11C14C.A0 un1_r_duty_19
CTOF_DEL    ---     0.923     R11C14C.A0 to     R11C14C.F0 SLICE_111
ROUTE         3     3.336     R11C14C.F0 to     R10C13B.A1 N_139_1
CTOF_DEL    ---     0.923     R10C13B.A1 to     R10C13B.F1 SLICE_104
ROUTE         7     1.163     R10C13B.F1 to     R10C13C.C0 N_155_2
CTOF_DEL    ---     0.923     R10C13C.C0 to     R10C13C.F0 SLICE_118
ROUTE         4     2.372     R10C13C.F0 to     R11C13A.A1 un1_r_run_state13_6
CTOF_DEL    ---     0.923     R11C13A.A1 to     R11C13A.F1 SLICE_105
ROUTE         5     1.699     R11C13A.F1 to     R11C13A.B0 un1_r_run_state13_10
CTOF_DEL    ---     0.923     R11C13A.B0 to     R11C13A.F0 SLICE_105
ROUTE         2     3.384     R11C13A.F0 to     R10C13B.B0 r_run_state21
CTOF_DEL    ---     0.923     R10C13B.B0 to     R10C13B.F0 SLICE_104
ROUTE         1     2.583     R10C13B.F0 to     R11C10A.CE un1_r_run_state17_1 (to w_clk)
                  --------
                   33.396   (27.7% logic, 72.3% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to     R7C10C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to    R11C10A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 266.615ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[15]  (from w_clk +)
   Destination:    FF         Data in        r_anode_phase  (to w_clk +)

   Delay:              33.115ns  (25.2% logic, 74.8% route), 9 logic levels.

 Constraint Details:

     33.115ns physical path delay SLICE_64 to SLICE_56 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.570ns CE_SET requirement (totaling 299.730ns) by 266.615ns

 Physical Path Details:

      Data path SLICE_64 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C12C.CLK to      R7C12C.Q0 SLICE_64 (from w_clk)
ROUTE         2     4.346      R7C12C.Q0 to      R7C11A.A1 r_duty[15]
CTOF_DEL    ---     0.923      R7C11A.A1 to      R7C11A.F1 SLICE_113
ROUTE         1     1.578      R7C11A.F1 to      R7C11A.B0 un1_r_duty_19_13
CTOF_DEL    ---     0.923      R7C11A.B0 to      R7C11A.F0 SLICE_113
ROUTE         1     4.315      R7C11A.F0 to     R11C14C.A0 un1_r_duty_19
CTOF_DEL    ---     0.923     R11C14C.A0 to     R11C14C.F0 SLICE_111
ROUTE         3     3.336     R11C14C.F0 to     R10C13B.A1 N_139_1
CTOF_DEL    ---     0.923     R10C13B.A1 to     R10C13B.F1 SLICE_104
ROUTE         7     1.163     R10C13B.F1 to     R10C13C.C0 N_155_2
CTOF_DEL    ---     0.923     R10C13C.C0 to     R10C13C.F0 SLICE_118
ROUTE         4     2.372     R10C13C.F0 to     R11C13A.A1 un1_r_run_state13_6
CTOF_DEL    ---     0.923     R11C13A.A1 to     R11C13A.F1 SLICE_105
ROUTE         5     1.699     R11C13A.F1 to     R11C13A.B0 un1_r_run_state13_10
CTOF_DEL    ---     0.923     R11C13A.B0 to     R11C13A.F0 SLICE_105
ROUTE         2     3.384     R11C13A.F0 to     R10C13B.B0 r_run_state21
CTOF_DEL    ---     0.923     R10C13B.B0 to     R10C13B.F0 SLICE_104
ROUTE         1     2.583     R10C13B.F0 to     R11C10A.CE un1_r_run_state17_1 (to w_clk)
                  --------
                   33.115   (25.2% logic, 74.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to     R7C12C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to    R11C10A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 266.946ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[0]  (from w_clk +)
   Destination:    FF         Data in        r_anode_phase  (to w_clk +)

   Delay:              32.784ns  (25.4% logic, 74.6% route), 9 logic levels.

 Constraint Details:

     32.784ns physical path delay SLICE_58 to SLICE_56 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.570ns CE_SET requirement (totaling 299.730ns) by 266.946ns

 Physical Path Details:

      Data path SLICE_58 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C10D.CLK to      R7C10D.Q0 SLICE_58 (from w_clk)
ROUTE         4     4.591      R7C10D.Q0 to      R7C11B.A0 r_duty[0]
CTOF_DEL    ---     0.923      R7C11B.A0 to      R7C11B.F0 SLICE_117
ROUTE         1     1.002      R7C11B.F0 to      R7C11A.C0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R7C11A.C0 to      R7C11A.F0 SLICE_113
ROUTE         1     4.315      R7C11A.F0 to     R11C14C.A0 un1_r_duty_19
CTOF_DEL    ---     0.923     R11C14C.A0 to     R11C14C.F0 SLICE_111
ROUTE         3     3.336     R11C14C.F0 to     R10C13B.A1 N_139_1
CTOF_DEL    ---     0.923     R10C13B.A1 to     R10C13B.F1 SLICE_104
ROUTE         7     1.163     R10C13B.F1 to     R10C13C.C0 N_155_2
CTOF_DEL    ---     0.923     R10C13C.C0 to     R10C13C.F0 SLICE_118
ROUTE         4     2.372     R10C13C.F0 to     R11C13A.A1 un1_r_run_state13_6
CTOF_DEL    ---     0.923     R11C13A.A1 to     R11C13A.F1 SLICE_105
ROUTE         5     1.699     R11C13A.F1 to     R11C13A.B0 un1_r_run_state13_10
CTOF_DEL    ---     0.923     R11C13A.B0 to     R11C13A.F0 SLICE_105
ROUTE         2     3.384     R11C13A.F0 to     R10C13B.B0 r_run_state21
CTOF_DEL    ---     0.923     R10C13B.B0 to     R10C13B.F0 SLICE_104
ROUTE         1     2.583     R10C13B.F0 to     R11C10A.CE un1_r_run_state17_1 (to w_clk)
                  --------
                   32.784   (25.4% logic, 74.6% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to     R7C10D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to    R11C10A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 267.166ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[11]  (from w_clk +)
   Destination:    FF         Data in        r_anode_phase  (to w_clk +)

   Delay:              32.564ns  (25.6% logic, 74.4% route), 9 logic levels.

 Constraint Details:

     32.564ns physical path delay SLICE_62 to SLICE_56 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.570ns CE_SET requirement (totaling 299.730ns) by 267.166ns

 Physical Path Details:

      Data path SLICE_62 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C10B.CLK to      R6C10B.Q0 SLICE_62 (from w_clk)
ROUTE         2     3.795      R6C10B.Q0 to      R7C11A.D1 r_duty[11]
CTOF_DEL    ---     0.923      R7C11A.D1 to      R7C11A.F1 SLICE_113
ROUTE         1     1.578      R7C11A.F1 to      R7C11A.B0 un1_r_duty_19_13
CTOF_DEL    ---     0.923      R7C11A.B0 to      R7C11A.F0 SLICE_113
ROUTE         1     4.315      R7C11A.F0 to     R11C14C.A0 un1_r_duty_19
CTOF_DEL    ---     0.923     R11C14C.A0 to     R11C14C.F0 SLICE_111
ROUTE         3     3.336     R11C14C.F0 to     R10C13B.A1 N_139_1
CTOF_DEL    ---     0.923     R10C13B.A1 to     R10C13B.F1 SLICE_104
ROUTE         7     1.163     R10C13B.F1 to     R10C13C.C0 N_155_2
CTOF_DEL    ---     0.923     R10C13C.C0 to     R10C13C.F0 SLICE_118
ROUTE         4     2.372     R10C13C.F0 to     R11C13A.A1 un1_r_run_state13_6
CTOF_DEL    ---     0.923     R11C13A.A1 to     R11C13A.F1 SLICE_105
ROUTE         5     1.699     R11C13A.F1 to     R11C13A.B0 un1_r_run_state13_10
CTOF_DEL    ---     0.923     R11C13A.B0 to     R11C13A.F0 SLICE_105
ROUTE         2     3.384     R11C13A.F0 to     R10C13B.B0 r_run_state21
CTOF_DEL    ---     0.923     R10C13B.B0 to     R10C13B.F0 SLICE_104
ROUTE         1     2.583     R10C13B.F0 to     R11C10A.CE un1_r_run_state17_1 (to w_clk)
                  --------
                   32.564   (25.6% logic, 74.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to     R6C10B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to    R11C10A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 267.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[16]  (from w_clk +)
   Destination:    FF         Data in        r_anode_phase  (to w_clk +)

   Delay:              32.389ns  (28.6% logic, 71.4% route), 10 logic levels.

 Constraint Details:

     32.389ns physical path delay SLICE_64 to SLICE_56 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.570ns CE_SET requirement (totaling 299.730ns) by 267.341ns

 Physical Path Details:

      Data path SLICE_64 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C12C.CLK to      R7C12C.Q1 SLICE_64 (from w_clk)
ROUTE         2     2.271      R7C12C.Q1 to      R7C11B.A1 r_duty[16]
CTOF_DEL    ---     0.923      R7C11B.A1 to      R7C11B.F1 SLICE_117
ROUTE         1     1.002      R7C11B.F1 to      R7C11B.C0 un1_r_duty_19_10
CTOF_DEL    ---     0.923      R7C11B.C0 to      R7C11B.F0 SLICE_117
ROUTE         1     1.002      R7C11B.F0 to      R7C11A.C0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R7C11A.C0 to      R7C11A.F0 SLICE_113
ROUTE         1     4.315      R7C11A.F0 to     R11C14C.A0 un1_r_duty_19
CTOF_DEL    ---     0.923     R11C14C.A0 to     R11C14C.F0 SLICE_111
ROUTE         3     3.336     R11C14C.F0 to     R10C13B.A1 N_139_1
CTOF_DEL    ---     0.923     R10C13B.A1 to     R10C13B.F1 SLICE_104
ROUTE         7     1.163     R10C13B.F1 to     R10C13C.C0 N_155_2
CTOF_DEL    ---     0.923     R10C13C.C0 to     R10C13C.F0 SLICE_118
ROUTE         4     2.372     R10C13C.F0 to     R11C13A.A1 un1_r_run_state13_6
CTOF_DEL    ---     0.923     R11C13A.A1 to     R11C13A.F1 SLICE_105
ROUTE         5     1.699     R11C13A.F1 to     R11C13A.B0 un1_r_run_state13_10
CTOF_DEL    ---     0.923     R11C13A.B0 to     R11C13A.F0 SLICE_105
ROUTE         2     3.384     R11C13A.F0 to     R10C13B.B0 r_run_state21
CTOF_DEL    ---     0.923     R10C13B.B0 to     R10C13B.F0 SLICE_104
ROUTE         1     2.583     R10C13B.F0 to     R11C10A.CE un1_r_run_state17_1 (to w_clk)
                  --------
                   32.389   (28.6% logic, 71.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to     R7C12C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to    R11C10A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 267.347ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[21]  (from w_clk +)
   Destination:    FF         Data in        r_anode_phase  (to w_clk +)

   Delay:              32.383ns  (25.8% logic, 74.2% route), 9 logic levels.

 Constraint Details:

     32.383ns physical path delay SLICE_67 to SLICE_56 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.570ns CE_SET requirement (totaling 299.730ns) by 267.347ns

 Physical Path Details:

      Data path SLICE_67 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C12D.CLK to      R6C12D.Q0 SLICE_67 (from w_clk)
ROUTE         2     2.977      R6C12D.Q0 to      R7C11C.A1 r_duty[21]
CTOF_DEL    ---     0.923      R7C11C.A1 to      R7C11C.F1 SLICE_121
ROUTE         1     2.215      R7C11C.F1 to      R7C11A.A0 un1_r_duty_19_11
CTOF_DEL    ---     0.923      R7C11A.A0 to      R7C11A.F0 SLICE_113
ROUTE         1     4.315      R7C11A.F0 to     R11C14C.A0 un1_r_duty_19
CTOF_DEL    ---     0.923     R11C14C.A0 to     R11C14C.F0 SLICE_111
ROUTE         3     3.336     R11C14C.F0 to     R10C13B.A1 N_139_1
CTOF_DEL    ---     0.923     R10C13B.A1 to     R10C13B.F1 SLICE_104
ROUTE         7     1.163     R10C13B.F1 to     R10C13C.C0 N_155_2
CTOF_DEL    ---     0.923     R10C13C.C0 to     R10C13C.F0 SLICE_118
ROUTE         4     2.372     R10C13C.F0 to     R11C13A.A1 un1_r_run_state13_6
CTOF_DEL    ---     0.923     R11C13A.A1 to     R11C13A.F1 SLICE_105
ROUTE         5     1.699     R11C13A.F1 to     R11C13A.B0 un1_r_run_state13_10
CTOF_DEL    ---     0.923     R11C13A.B0 to     R11C13A.F0 SLICE_105
ROUTE         2     3.384     R11C13A.F0 to     R10C13B.B0 r_run_state21
CTOF_DEL    ---     0.923     R10C13B.B0 to     R10C13B.F0 SLICE_104
ROUTE         1     2.583     R10C13B.F0 to     R11C10A.CE un1_r_run_state17_1 (to w_clk)
                  --------
                   32.383   (25.8% logic, 74.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to     R6C12D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to    R11C10A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 267.622ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[20]  (from w_clk +)
   Destination:    FF         Data in        r_anode_phase  (to w_clk +)

   Delay:              32.108ns  (26.0% logic, 74.0% route), 9 logic levels.

 Constraint Details:

     32.108ns physical path delay SLICE_66 to SLICE_56 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.570ns CE_SET requirement (totaling 299.730ns) by 267.622ns

 Physical Path Details:

      Data path SLICE_66 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R7C10C.CLK to      R7C10C.Q1 SLICE_66 (from w_clk)
ROUTE         2     2.702      R7C10C.Q1 to      R7C11C.C1 r_duty[20]
CTOF_DEL    ---     0.923      R7C11C.C1 to      R7C11C.F1 SLICE_121
ROUTE         1     2.215      R7C11C.F1 to      R7C11A.A0 un1_r_duty_19_11
CTOF_DEL    ---     0.923      R7C11A.A0 to      R7C11A.F0 SLICE_113
ROUTE         1     4.315      R7C11A.F0 to     R11C14C.A0 un1_r_duty_19
CTOF_DEL    ---     0.923     R11C14C.A0 to     R11C14C.F0 SLICE_111
ROUTE         3     3.336     R11C14C.F0 to     R10C13B.A1 N_139_1
CTOF_DEL    ---     0.923     R10C13B.A1 to     R10C13B.F1 SLICE_104
ROUTE         7     1.163     R10C13B.F1 to     R10C13C.C0 N_155_2
CTOF_DEL    ---     0.923     R10C13C.C0 to     R10C13C.F0 SLICE_118
ROUTE         4     2.372     R10C13C.F0 to     R11C13A.A1 un1_r_run_state13_6
CTOF_DEL    ---     0.923     R11C13A.A1 to     R11C13A.F1 SLICE_105
ROUTE         5     1.699     R11C13A.F1 to     R11C13A.B0 un1_r_run_state13_10
CTOF_DEL    ---     0.923     R11C13A.B0 to     R11C13A.F0 SLICE_105
ROUTE         2     3.384     R11C13A.F0 to     R10C13B.B0 r_run_state21
CTOF_DEL    ---     0.923     R10C13B.B0 to     R10C13B.F0 SLICE_104
ROUTE         1     2.583     R10C13B.F0 to     R11C10A.CE un1_r_run_state17_1 (to w_clk)
                  --------
                   32.108   (26.0% logic, 74.0% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to     R7C10C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to    R11C10A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 267.790ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[9]  (from w_clk +)
   Destination:    FF         Data in        r_anode_phase  (to w_clk +)

   Delay:              31.940ns  (26.1% logic, 73.9% route), 9 logic levels.

 Constraint Details:

     31.940ns physical path delay SLICE_61 to SLICE_56 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.570ns CE_SET requirement (totaling 299.730ns) by 267.790ns

 Physical Path Details:

      Data path SLICE_61 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R5C11D.CLK to      R5C11D.Q0 SLICE_61 (from w_clk)
ROUTE         2     3.267      R5C11D.Q0 to      R7C11C.B0 r_duty[9]
CTOF_DEL    ---     0.923      R7C11C.B0 to      R7C11C.F0 SLICE_121
ROUTE         1     1.482      R7C11C.F0 to      R7C11A.D0 un1_r_duty_19_12
CTOF_DEL    ---     0.923      R7C11A.D0 to      R7C11A.F0 SLICE_113
ROUTE         1     4.315      R7C11A.F0 to     R11C14C.A0 un1_r_duty_19
CTOF_DEL    ---     0.923     R11C14C.A0 to     R11C14C.F0 SLICE_111
ROUTE         3     3.336     R11C14C.F0 to     R10C13B.A1 N_139_1
CTOF_DEL    ---     0.923     R10C13B.A1 to     R10C13B.F1 SLICE_104
ROUTE         7     1.163     R10C13B.F1 to     R10C13C.C0 N_155_2
CTOF_DEL    ---     0.923     R10C13C.C0 to     R10C13C.F0 SLICE_118
ROUTE         4     2.372     R10C13C.F0 to     R11C13A.A1 un1_r_run_state13_6
CTOF_DEL    ---     0.923     R11C13A.A1 to     R11C13A.F1 SLICE_105
ROUTE         5     1.699     R11C13A.F1 to     R11C13A.B0 un1_r_run_state13_10
CTOF_DEL    ---     0.923     R11C13A.B0 to     R11C13A.F0 SLICE_105
ROUTE         2     3.384     R11C13A.F0 to     R10C13B.B0 r_run_state21
CTOF_DEL    ---     0.923     R10C13B.B0 to     R10C13B.F0 SLICE_104
ROUTE         1     2.583     R10C13B.F0 to     R11C10A.CE un1_r_run_state17_1 (to w_clk)
                  --------
                   31.940   (26.1% logic, 73.9% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to     R5C11D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to    R11C10A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 267.841ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[8]  (from w_clk +)
   Destination:    FF         Data in        r_anode_phase  (to w_clk +)

   Delay:              31.889ns  (29.0% logic, 71.0% route), 10 logic levels.

 Constraint Details:

     31.889ns physical path delay SLICE_60 to SLICE_56 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.570ns CE_SET requirement (totaling 299.730ns) by 267.841ns

 Physical Path Details:

      Data path SLICE_60 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C11D.CLK to      R6C11D.Q1 SLICE_60 (from w_clk)
ROUTE         2     1.771      R6C11D.Q1 to      R7C11B.C1 r_duty[8]
CTOF_DEL    ---     0.923      R7C11B.C1 to      R7C11B.F1 SLICE_117
ROUTE         1     1.002      R7C11B.F1 to      R7C11B.C0 un1_r_duty_19_10
CTOF_DEL    ---     0.923      R7C11B.C0 to      R7C11B.F0 SLICE_117
ROUTE         1     1.002      R7C11B.F0 to      R7C11A.C0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R7C11A.C0 to      R7C11A.F0 SLICE_113
ROUTE         1     4.315      R7C11A.F0 to     R11C14C.A0 un1_r_duty_19
CTOF_DEL    ---     0.923     R11C14C.A0 to     R11C14C.F0 SLICE_111
ROUTE         3     3.336     R11C14C.F0 to     R10C13B.A1 N_139_1
CTOF_DEL    ---     0.923     R10C13B.A1 to     R10C13B.F1 SLICE_104
ROUTE         7     1.163     R10C13B.F1 to     R10C13C.C0 N_155_2
CTOF_DEL    ---     0.923     R10C13C.C0 to     R10C13C.F0 SLICE_118
ROUTE         4     2.372     R10C13C.F0 to     R11C13A.A1 un1_r_run_state13_6
CTOF_DEL    ---     0.923     R11C13A.A1 to     R11C13A.F1 SLICE_105
ROUTE         5     1.699     R11C13A.F1 to     R11C13A.B0 un1_r_run_state13_10
CTOF_DEL    ---     0.923     R11C13A.B0 to     R11C13A.F0 SLICE_105
ROUTE         2     3.384     R11C13A.F0 to     R10C13B.B0 r_run_state21
CTOF_DEL    ---     0.923     R10C13B.B0 to     R10C13B.F0 SLICE_104
ROUTE         1     2.583     R10C13B.F0 to     R11C10A.CE un1_r_run_state17_1 (to w_clk)
                  --------
                   31.889   (29.0% logic, 71.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to     R6C11D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     8.811        OSC.OSC to    R11C10A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

Report:   29.415MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 3.330000 MHz ;    |    3.330 MHz|   29.415 MHz|   9  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 90
   Covered under: FREQUENCY NET "w_clk" 3.330000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 33437 paths, 1 nets, and 789 connections (79.78% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Fri Aug 12 18:19:00 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "w_clk" 3.330000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "w_clk" 3.330000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[0]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[0]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_0 to SLICE_0 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R13C13A.CLK to     R13C13A.Q1 SLICE_0 (from w_clk)
ROUTE         2     0.369     R13C13A.Q1 to     R13C13A.A1 r_idle_cnt[0]
CTOF_DEL    ---     0.199     R13C13A.A1 to     R13C13A.F1 SLICE_0
ROUTE         1     0.000     R13C13A.F1 to    R13C13A.DI1 r_idle_cnt_s[0] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to    R13C13A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to    R13C13A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[20]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[20]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_17 to SLICE_17 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C12C.CLK to     R10C12C.Q1 SLICE_17 (from w_clk)
ROUTE         2     0.369     R10C12C.Q1 to     R10C12C.A1 r_duty_cnt[20]
CTOF_DEL    ---     0.199     R10C12C.A1 to     R10C12C.F1 SLICE_17
ROUTE         1     0.000     R10C12C.F1 to    R10C12C.DI1 r_duty_cnt_s[20] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to    R10C12C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to    R10C12C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[19]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[19]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_17 to SLICE_17 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C12C.CLK to     R10C12C.Q0 SLICE_17 (from w_clk)
ROUTE         2     0.369     R10C12C.Q0 to     R10C12C.A0 r_duty_cnt[19]
CTOF_DEL    ---     0.199     R10C12C.A0 to     R10C12C.F0 SLICE_17
ROUTE         1     0.000     R10C12C.F0 to    R10C12C.DI0 r_duty_cnt_s[19] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to    R10C12C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to    R10C12C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[15]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[15]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_19 to SLICE_19 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C12A.CLK to     R10C12A.Q0 SLICE_19 (from w_clk)
ROUTE         2     0.369     R10C12A.Q0 to     R10C12A.A0 r_duty_cnt[15]
CTOF_DEL    ---     0.199     R10C12A.A0 to     R10C12A.F0 SLICE_19
ROUTE         1     0.000     R10C12A.F0 to    R10C12A.DI0 r_duty_cnt_s[15] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to    R10C12A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to    R10C12A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[16]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[16]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_19 to SLICE_19 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C12A.CLK to     R10C12A.Q1 SLICE_19 (from w_clk)
ROUTE         2     0.369     R10C12A.Q1 to     R10C12A.A1 r_duty_cnt[16]
CTOF_DEL    ---     0.199     R10C12A.A1 to     R10C12A.F1 SLICE_19
ROUTE         1     0.000     R10C12A.F1 to    R10C12A.DI1 r_duty_cnt_s[16] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to    R10C12A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to    R10C12A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[13]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[13]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_20 to SLICE_20 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C11D.CLK to     R10C11D.Q0 SLICE_20 (from w_clk)
ROUTE         2     0.369     R10C11D.Q0 to     R10C11D.A0 r_duty_cnt[13]
CTOF_DEL    ---     0.199     R10C11D.A0 to     R10C11D.F0 SLICE_20
ROUTE         1     0.000     R10C11D.F0 to    R10C11D.DI0 r_duty_cnt_s[13] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to    R10C11D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to    R10C11D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[14]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[14]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_20 to SLICE_20 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C11D.CLK to     R10C11D.Q1 SLICE_20 (from w_clk)
ROUTE         2     0.369     R10C11D.Q1 to     R10C11D.A1 r_duty_cnt[14]
CTOF_DEL    ---     0.199     R10C11D.A1 to     R10C11D.F1 SLICE_20
ROUTE         1     0.000     R10C11D.F1 to    R10C11D.DI1 r_duty_cnt_s[14] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to    R10C11D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to    R10C11D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[12]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[12]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_21 to SLICE_21 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C11C.CLK to     R10C11C.Q1 SLICE_21 (from w_clk)
ROUTE         2     0.369     R10C11C.Q1 to     R10C11C.A1 r_duty_cnt[12]
CTOF_DEL    ---     0.199     R10C11C.A1 to     R10C11C.F1 SLICE_21
ROUTE         1     0.000     R10C11C.F1 to    R10C11C.DI1 r_duty_cnt_s[12] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to    R10C11C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to    R10C11C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[11]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[11]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_21 to SLICE_21 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C11C.CLK to     R10C11C.Q0 SLICE_21 (from w_clk)
ROUTE         2     0.369     R10C11C.Q0 to     R10C11C.A0 r_duty_cnt[11]
CTOF_DEL    ---     0.199     R10C11C.A0 to     R10C11C.F0 SLICE_21
ROUTE         1     0.000     R10C11C.F0 to    R10C11C.DI0 r_duty_cnt_s[11] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to    R10C11C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to    R10C11C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[9]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[9]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_22 to SLICE_22 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C11B.CLK to     R10C11B.Q0 SLICE_22 (from w_clk)
ROUTE         2     0.369     R10C11B.Q0 to     R10C11B.A0 r_duty_cnt[9]
CTOF_DEL    ---     0.199     R10C11B.A0 to     R10C11B.F0 SLICE_22
ROUTE         1     0.000     R10C11B.F0 to    R10C11B.DI0 r_duty_cnt_s[9] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to    R10C11B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        90     2.806        OSC.OSC to    R10C11B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 3.330000 MHz ;    |     0.000 ns|     0.857 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 90
   Covered under: FREQUENCY NET "w_clk" 3.330000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 33437 paths, 1 nets, and 789 connections (79.78% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
