<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: MultiLevelPageTable&lt; ISAOps &gt; Class Template Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>MultiLevelPageTable&lt; ISAOps &gt; Class Template Reference</h1><!-- doxytag: class="MultiLevelPageTable" --><!-- doxytag: inherits="PageTableBase" -->
<p>This class implements an in-memory multi-level page table that can be configured to follow ISA specifications.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="multi__level__page__table_8hh_source.html">multi_level_page_table.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for MultiLevelPageTable&lt; ISAOps &gt;:</div>
<div class="dynsection">
 <div class="center">
  <img src="classMultiLevelPageTable.gif" usemap="#MultiLevelPageTable&lt; ISAOps &gt;_map" alt=""/>
  <map id="MultiLevelPageTable&lt; ISAOps &gt;_map" name="MultiLevelPageTable&lt; ISAOps &gt;_map">
<area href="classPageTableBase.html" alt="PageTableBase" shape="rect" coords="0,0,197,24"/>
</map>
 </div>
</div>

<p><a href="classMultiLevelPageTable-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMultiLevelPageTable.html#a6f3f2210748044cd615f528cfe54a881">MultiLevelPageTable</a> (const std::string &amp;__name, uint64_t _pid, <a class="el" href="classSystem.html">System</a> *_sys)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMultiLevelPageTable.html#a5fd35a86aa78dcad74919d3815f94cee">~MultiLevelPageTable</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMultiLevelPageTable.html#a3448fbbcd5b1cf35ee0ef70b8f34435f">initState</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMultiLevelPageTable.html#ac10a2aa26faa706b2f87c4cd3a97faac">map</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> paddr, int64_t size, uint64_t flags=0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Maps a virtual memory region to a physical memory region.  <a href="#ac10a2aa26faa706b2f87c4cd3a97faac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMultiLevelPageTable.html#a682e39f906ca9b509527f9377120240a">remap</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, int64_t size, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> new_vaddr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMultiLevelPageTable.html#a48f36fe7f5acedddc1ced9e677c14b6d">unmap</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, int64_t size)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMultiLevelPageTable.html#a6bd6405f41dcfb7e6aa9898342df294e">isUnmapped</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, int64_t size)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> if any pages in a region are already allocated.  <a href="#a6bd6405f41dcfb7e6aa9898342df294e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMultiLevelPageTable.html#a0ace87a20d1ebf72622b3bf5d878ff9b">lookup</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, TheISA::TlbEntry &amp;entry)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Lookup function.  <a href="#a0ace87a20d1ebf72622b3bf5d878ff9b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMultiLevelPageTable.html#a9c954038817431ba2fa031bd216bdd53">serialize</a> (std::ostream &amp;os)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMultiLevelPageTable.html#ae057d9ef69a43fddb8998144db4080e5">unserialize</a> (<a class="el" href="classCheckpoint.html">Checkpoint</a> *cp, const std::string &amp;section)</td></tr>
<tr><td colspan="2"><h2>Private Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMultiLevelPageTable.html#aa71e4759576a9a1797351613d77444f7">walk</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, bool allocate, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &amp;PTE_addr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Method for walking the page table.  <a href="#aa71e4759576a9a1797351613d77444f7"></a><br/></td></tr>
<tr><td colspan="2"><h2>Private Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ISAOps&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMultiLevelPageTable.html#a6cc612a181bcb91fda93b44bf3e15e3b">pTableISAOps</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ISA specific operations.  <a href="#a6cc612a181bcb91fda93b44bf3e15e3b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSystem.html">System</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMultiLevelPageTable.html#a87e3828e344192c9157acab658372e55">system</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pointer to <a class="el" href="classSystem.html">System</a> object.  <a href="#a87e3828e344192c9157acab658372e55"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMultiLevelPageTable.html#a3b92bf9f3d28eaaa72ea63b25b1b389e">basePtr</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Physical address to the last level of the page table.  <a href="#a3b92bf9f3d28eaaa72ea63b25b1b389e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; uint8_t &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMultiLevelPageTable.html#ae6150141052cb2cb6c12e6bea9da25da">logLevelSize</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Vector with sizes of all levels in base 2 logarithmic.  <a href="#ae6150141052cb2cb6c12e6bea9da25da"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMultiLevelPageTable.html#a795886213acdf018e3e312659c538851">numLevels</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of levels contained by the page table.  <a href="#a795886213acdf018e3e312659c538851"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<h3>template&lt;class ISAOps&gt;<br/>
 class MultiLevelPageTable&lt; ISAOps &gt;</h3>

<p>This class implements an in-memory multi-level page table that can be configured to follow ISA specifications. </p>
<p>It can be used instead of the PageTable class in SE mode to allow CPU models (e.g. <a class="el" href="classX86KvmCPU.html" title="x86 implementation of a KVM-based hardware virtualized CPU.">X86KvmCPU</a>) to do a normal page table walk.</p>
<p>To reduce memory required to store the page table, a multi-level page table stores its translations similarly with a radix tree. Let n be the number of levels and {Ln, Ln-1, ..., L1, L0} a set that specifies the number of entries for each level as base 2 logarithm values. A multi-level page table will store its translations at level 0 (the leaves of the tree) and it will be layed out in memory in the following way:</p>
<p>+------------------------------+ level n |Ln-1_E0|Ln-1_E1|...|Ln-1_E2^Ln| +------------------------------+ / \ +------------------------+ +------------------------+ level n-1 |Ln-2_E0|...|Ln-2_E2^Ln-1| |Ln-2_E0|...|Ln-2_E2^Ln-1| +------------------------+ +------------------------+ / \ / \ / / \ +------------------+ +------------+ +------------+ level 1 |L0_E1|...|L0_E2^L1| |...|L0_E2^L1| ... |...|L0_E2^L1| +------------------+ +------------+ +------------+ , where +------------------------------+ |Lk-1_E0|Lk-1_E1|...|Lk-1_E2^Lk| +------------------------------+ is a level k entry that holds 2^Lk entries in Lk-1 level.</p>
<p>Essentially, a level n entry will contain 2^Ln level n-1 entries, a level n-1 entry will hold 2^Ln-1 level n-2 entries etc.</p>
<p>The virtual address is split into offsets that index into the different levels of the page table.</p>
<p>+--------------------------------+ |LnOffset|...|L1Offset|PageOffset| +--------------------------------+</p>
<p>For example L0Offset will be formed by the bits in range [log2(PageOffset), log2(PageOffset)+L0].</p>
<p>For every level of the page table, from n to 1, the base address of the entry is loaded, the offset in the virtual address for that particular level is used to index into the entry which will reveal the memory address of the entry in the next level.</p>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="classMultiLevelPageTable.html" title="This class implements an in-memory multi-level page table that can be configured...">MultiLevelPageTable</a> </dd></dl>

<p>Definition at line <a class="el" href="multi__level__page__table_8hh_source.html#l00105">105</a> of file <a class="el" href="multi__level__page__table_8hh_source.html">multi_level_page_table.hh</a>.</p>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a6f3f2210748044cd615f528cfe54a881"></a><!-- doxytag: member="MultiLevelPageTable::MultiLevelPageTable" ref="a6f3f2210748044cd615f528cfe54a881" args="(const std::string &amp;__name, uint64_t _pid, System *_sys)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class ISAOps &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMultiLevelPageTable.html">MultiLevelPageTable</a>&lt; ISAOps &gt;::<a class="el" href="classMultiLevelPageTable.html">MultiLevelPageTable</a> </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>__name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>_pid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classSystem.html">System</a> *&nbsp;</td>
          <td class="paramname"> <em>_sys</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00052">52</a> of file <a class="el" href="multi__level__page__table__impl_8hh_source.html">multi_level_page_table_impl.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a5fd35a86aa78dcad74919d3815f94cee"></a><!-- doxytag: member="MultiLevelPageTable::~MultiLevelPageTable" ref="a5fd35a86aa78dcad74919d3815f94cee" args="()" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class ISAOps &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMultiLevelPageTable.html">MultiLevelPageTable</a>&lt; ISAOps &gt;::~<a class="el" href="classMultiLevelPageTable.html">MultiLevelPageTable</a> </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00061">61</a> of file <a class="el" href="multi__level__page__table__impl_8hh_source.html">multi_level_page_table_impl.hh</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a3448fbbcd5b1cf35ee0ef70b8f34435f"></a><!-- doxytag: member="MultiLevelPageTable::initState" ref="a3448fbbcd5b1cf35ee0ef70b8f34435f" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class ISAOps &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classMultiLevelPageTable.html">MultiLevelPageTable</a>&lt; ISAOps &gt;::initState </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classPageTableBase.html#aaca7f110717f3a8456e5e71be57c5640">PageTableBase</a>.</p>

<p>Definition at line <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00067">67</a> of file <a class="el" href="multi__level__page__table__impl_8hh_source.html">multi_level_page_table_impl.hh</a>.</p>

<p>References <a class="el" href="sim_2system_8cc_source.html#l00321">System::allocPhysPages()</a>, <a class="el" href="multi__level__page__table_8hh_source.html#l00120">MultiLevelPageTable&lt; ISAOps &gt;::basePtr</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="intmath_8hh_source.html#l00100">floorLog2()</a>, <a class="el" href="multi__level__page__table_8hh_source.html#l00125">MultiLevelPageTable&lt; ISAOps &gt;::logLevelSize</a>, <a class="el" href="port__proxy_8cc_source.html#l00070">PortProxy::memsetBlob()</a>, <a class="el" href="multi__level__page__table_8hh_source.html#l00130">MultiLevelPageTable&lt; ISAOps &gt;::numLevels</a>, <a class="el" href="pra__constants_8hh_source.html#l00325">MipsISA::p</a>, <a class="el" href="sim_2system_8hh_source.html#l00215">System::pagePtr</a>, <a class="el" href="alpha_2isa__traits_8hh_source.html#l00051">AlphaISA::PageShift</a>, <a class="el" href="sim_2system_8hh_source.html#l00221">System::physProxy</a>, <a class="el" href="multi__level__page__table_8hh_source.html#l00110">MultiLevelPageTable&lt; ISAOps &gt;::pTableISAOps</a>, and <a class="el" href="multi__level__page__table_8hh_source.html#l00115">MultiLevelPageTable&lt; ISAOps &gt;::system</a>.</p>

</div>
</div>
<a class="anchor" id="a6bd6405f41dcfb7e6aa9898342df294e"></a><!-- doxytag: member="MultiLevelPageTable::isUnmapped" ref="a6bd6405f41dcfb7e6aa9898342df294e" args="(Addr vaddr, int64_t size)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class ISAOps &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classMultiLevelPageTable.html">MultiLevelPageTable</a>&lt; ISAOps &gt;::isUnmapped </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&nbsp;</td>
          <td class="paramname"> <em>size</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> if any pages in a region are already allocated. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>vaddr</em>&nbsp;</td><td>The starting virtual address of the region. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>size</em>&nbsp;</td><td>The length of the region. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>True if no pages in the region are mapped. </dd></dl>

<p>Implements <a class="el" href="classPageTableBase.html#a1386ce5ab853370c4bd3b7727dc57f91">PageTableBase</a>.</p>

<p>Definition at line <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00259">259</a> of file <a class="el" href="multi__level__page__table__impl_8hh_source.html">multi_level_page_table_impl.hh</a>.</p>

<p>References <a class="el" href="pra__constants_8hh_source.html#l00325">MipsISA::p</a>, <a class="el" href="page__table_8hh_source.html#l00108">PageTableBase::pageOffset()</a>, <a class="el" href="page__table_8hh_source.html#l00067">PageTableBase::pageSize</a>, <a class="el" href="sim_2system_8hh_source.html#l00221">System::physProxy</a>, <a class="el" href="multi__level__page__table_8hh_source.html#l00110">MultiLevelPageTable&lt; ISAOps &gt;::pTableISAOps</a>, <a class="el" href="port__proxy_8hh_source.html#l00146">PortProxy::read()</a>, <a class="el" href="multi__level__page__table_8hh_source.html#l00115">MultiLevelPageTable&lt; ISAOps &gt;::system</a>, and <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00090">MultiLevelPageTable&lt; ISAOps &gt;::walk()</a>.</p>

</div>
</div>
<a class="anchor" id="a0ace87a20d1ebf72622b3bf5d878ff9b"></a><!-- doxytag: member="MultiLevelPageTable::lookup" ref="a0ace87a20d1ebf72622b3bf5d878ff9b" args="(Addr vaddr, TheISA::TlbEntry &amp;entry)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class ISAOps&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classMultiLevelPageTable.html">MultiLevelPageTable</a>&lt; ISAOps &gt;::lookup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TheISA::TlbEntry &amp;&nbsp;</td>
          <td class="paramname"> <em>entry</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Lookup function. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>vaddr</em>&nbsp;</td><td>The virtual address. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>entry The page table entry corresponding to vaddr. </dd></dl>

<p>Implements <a class="el" href="classPageTableBase.html#ac920e1440fed0807888c72a5fb39ffe7">PageTableBase</a>.</p>

</div>
</div>
<a class="anchor" id="ac10a2aa26faa706b2f87c4cd3a97faac"></a><!-- doxytag: member="MultiLevelPageTable::map" ref="ac10a2aa26faa706b2f87c4cd3a97faac" args="(Addr vaddr, Addr paddr, int64_t size, uint64_t flags=0)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class ISAOps &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classMultiLevelPageTable.html">MultiLevelPageTable</a>&lt; ISAOps &gt;::map </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>paddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&nbsp;</td>
          <td class="paramname"> <em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>flags</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Maps a virtual memory region to a physical memory region. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>vaddr</em>&nbsp;</td><td>The starting virtual address of the region. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>paddr</em>&nbsp;</td><td>The starting physical address where the region is mapped. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>size</em>&nbsp;</td><td>The length of the region. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>flags</em>&nbsp;</td><td>Generic mapping flags that can be set by or-ing values from MappingFlags enum. </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classPageTableBase.html#a84609d44ac98d5a629d12fcd7a2ac7a7">PageTableBase</a>.</p>

<p>Definition at line <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00139">139</a> of file <a class="el" href="multi__level__page__table__impl_8hh_source.html">multi_level_page_table_impl.hh</a>.</p>

<p>References <a class="el" href="page__table_8hh_source.html#l00096">PageTableBase::Clobber</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="page__table_8hh_source.html#l00184">PageTableBase::eraseCacheEntry()</a>, <a class="el" href="base_2misc_8hh_source.html#l00113">fatal</a>, <a class="el" href="page__table_8hh_source.html#l00097">PageTableBase::NotPresent</a>, <a class="el" href="pra__constants_8hh_source.html#l00325">MipsISA::p</a>, <a class="el" href="page__table_8hh_source.html#l00108">PageTableBase::pageOffset()</a>, <a class="el" href="alpha_2isa__traits_8hh_source.html#l00051">AlphaISA::PageShift</a>, <a class="el" href="page__table_8hh_source.html#l00067">PageTableBase::pageSize</a>, <a class="el" href="sim_2system_8hh_source.html#l00221">System::physProxy</a>, <a class="el" href="page__table_8hh_source.html#l00070">PageTableBase::pid</a>, <a class="el" href="multi__level__page__table_8hh_source.html#l00110">MultiLevelPageTable&lt; ISAOps &gt;::pTableISAOps</a>, <a class="el" href="x86_2pagetable_8hh_source.html#l00163">X86ISA::PTE_NotPresent</a>, <a class="el" href="x86_2pagetable_8hh_source.html#l00165">X86ISA::PTE_ReadOnly</a>, <a class="el" href="x86_2pagetable_8hh_source.html#l00166">X86ISA::PTE_Uncacheable</a>, <a class="el" href="port__proxy_8hh_source.html#l00146">PortProxy::read()</a>, <a class="el" href="page__table_8hh_source.html#l00099">PageTableBase::ReadOnly</a>, <a class="el" href="multi__level__page__table_8hh_source.html#l00115">MultiLevelPageTable&lt; ISAOps &gt;::system</a>, <a class="el" href="page__table_8hh_source.html#l00098">PageTableBase::Uncacheable</a>, <a class="el" href="page__table_8hh_source.html#l00165">PageTableBase::updateCache()</a>, <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00090">MultiLevelPageTable&lt; ISAOps &gt;::walk()</a>, and <a class="el" href="port__proxy_8hh_source.html#l00155">PortProxy::write()</a>.</p>

<p>Referenced by <a class="el" href="arch_2x86_2process_8cc_source.html#l00165">X86ISA::X86_64LiveProcess::initState()</a>.</p>

</div>
</div>
<a class="anchor" id="a682e39f906ca9b509527f9377120240a"></a><!-- doxytag: member="MultiLevelPageTable::remap" ref="a682e39f906ca9b509527f9377120240a" args="(Addr vaddr, int64_t size, Addr new_vaddr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class ISAOps &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classMultiLevelPageTable.html">MultiLevelPageTable</a>&lt; ISAOps &gt;::remap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&nbsp;</td>
          <td class="paramname"> <em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>new_vaddr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classPageTableBase.html#a43f84379ee34a2131b8214ee578092ce">PageTableBase</a>.</p>

<p>Definition at line <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00181">181</a> of file <a class="el" href="multi__level__page__table__impl_8hh_source.html">multi_level_page_table_impl.hh</a>.</p>

<p>References <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="page__table_8hh_source.html#l00184">PageTableBase::eraseCacheEntry()</a>, <a class="el" href="base_2misc_8hh_source.html#l00113">fatal</a>, <a class="el" href="pra__constants_8hh_source.html#l00325">MipsISA::p</a>, <a class="el" href="page__table_8hh_source.html#l00108">PageTableBase::pageOffset()</a>, <a class="el" href="alpha_2isa__traits_8hh_source.html#l00051">AlphaISA::PageShift</a>, <a class="el" href="page__table_8hh_source.html#l00067">PageTableBase::pageSize</a>, <a class="el" href="sim_2system_8hh_source.html#l00221">System::physProxy</a>, <a class="el" href="page__table_8hh_source.html#l00070">PageTableBase::pid</a>, <a class="el" href="multi__level__page__table_8hh_source.html#l00110">MultiLevelPageTable&lt; ISAOps &gt;::pTableISAOps</a>, <a class="el" href="port__proxy_8hh_source.html#l00146">PortProxy::read()</a>, <a class="el" href="multi__level__page__table_8hh_source.html#l00115">MultiLevelPageTable&lt; ISAOps &gt;::system</a>, <a class="el" href="page__table_8hh_source.html#l00165">PageTableBase::updateCache()</a>, <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00090">MultiLevelPageTable&lt; ISAOps &gt;::walk()</a>, and <a class="el" href="port__proxy_8hh_source.html#l00155">PortProxy::write()</a>.</p>

</div>
</div>
<a class="anchor" id="a9c954038817431ba2fa031bd216bdd53"></a><!-- doxytag: member="MultiLevelPageTable::serialize" ref="a9c954038817431ba2fa031bd216bdd53" args="(std::ostream &amp;os)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class ISAOps &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classMultiLevelPageTable.html">MultiLevelPageTable</a>&lt; ISAOps &gt;::serialize </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><p>Since, the page table is stored in system memory which is serialized separately, we will serialize just the base pointer</p>
</p>

<p>Implements <a class="el" href="classPageTableBase.html#a07a6512233f8847b9e4eb2157837838c">PageTableBase</a>.</p>

<p>Definition at line <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00317">317</a> of file <a class="el" href="multi__level__page__table__impl_8hh_source.html">multi_level_page_table_impl.hh</a>.</p>

<p>References <a class="el" href="multi__level__page__table_8hh_source.html#l00120">MultiLevelPageTable&lt; ISAOps &gt;::basePtr</a>, and <a class="el" href="arch_2x86_2types_8cc_source.html#l00039">paramOut()</a>.</p>

</div>
</div>
<a class="anchor" id="a48f36fe7f5acedddc1ced9e677c14b6d"></a><!-- doxytag: member="MultiLevelPageTable::unmap" ref="a48f36fe7f5acedddc1ced9e677c14b6d" args="(Addr vaddr, int64_t size)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class ISAOps &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classMultiLevelPageTable.html">MultiLevelPageTable</a>&lt; ISAOps &gt;::unmap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&nbsp;</td>
          <td class="paramname"> <em>size</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classPageTableBase.html#a4c00333ecdf54a40948c97e80b568ed5">PageTableBase</a>.</p>

<p>Definition at line <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00229">229</a> of file <a class="el" href="multi__level__page__table__impl_8hh_source.html">multi_level_page_table_impl.hh</a>.</p>

<p>References <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="page__table_8hh_source.html#l00184">PageTableBase::eraseCacheEntry()</a>, <a class="el" href="base_2misc_8hh_source.html#l00113">fatal</a>, <a class="el" href="pra__constants_8hh_source.html#l00325">MipsISA::p</a>, <a class="el" href="page__table_8hh_source.html#l00108">PageTableBase::pageOffset()</a>, <a class="el" href="page__table_8hh_source.html#l00067">PageTableBase::pageSize</a>, <a class="el" href="sim_2system_8hh_source.html#l00221">System::physProxy</a>, <a class="el" href="multi__level__page__table_8hh_source.html#l00110">MultiLevelPageTable&lt; ISAOps &gt;::pTableISAOps</a>, <a class="el" href="port__proxy_8hh_source.html#l00146">PortProxy::read()</a>, <a class="el" href="multi__level__page__table_8hh_source.html#l00115">MultiLevelPageTable&lt; ISAOps &gt;::system</a>, <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00090">MultiLevelPageTable&lt; ISAOps &gt;::walk()</a>, and <a class="el" href="port__proxy_8hh_source.html#l00155">PortProxy::write()</a>.</p>

</div>
</div>
<a class="anchor" id="ae057d9ef69a43fddb8998144db4080e5"></a><!-- doxytag: member="MultiLevelPageTable::unserialize" ref="ae057d9ef69a43fddb8998144db4080e5" args="(Checkpoint *cp, const std::string &amp;section)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class ISAOps &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classMultiLevelPageTable.html">MultiLevelPageTable</a>&lt; ISAOps &gt;::unserialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpoint.html">Checkpoint</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>section</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classPageTableBase.html#a964128b0d5df742a783836754c1bc71f">PageTableBase</a>.</p>

<p>Definition at line <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00328">328</a> of file <a class="el" href="multi__level__page__table__impl_8hh_source.html">multi_level_page_table_impl.hh</a>.</p>

<p>References <a class="el" href="multi__level__page__table_8hh_source.html#l00120">MultiLevelPageTable&lt; ISAOps &gt;::basePtr</a>, and <a class="el" href="arch_2x86_2types_8cc_source.html#l00069">paramIn()</a>.</p>

</div>
</div>
<a class="anchor" id="aa71e4759576a9a1797351613d77444f7"></a><!-- doxytag: member="MultiLevelPageTable::walk" ref="aa71e4759576a9a1797351613d77444f7" args="(Addr vaddr, bool allocate, Addr &amp;PTE_addr)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class ISAOps &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classMultiLevelPageTable.html">MultiLevelPageTable</a>&lt; ISAOps &gt;::walk </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>allocate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>PTE_addr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Method for walking the page table. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>vaddr</em>&nbsp;</td><td>Virtual address that is being looked-up </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>allocate</em>&nbsp;</td><td>Specifies whether memory should be allocated while walking the page table </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>PTE_addr The address of the found PTE </dd></dl>
<dl><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>true</em>&nbsp;</td><td>if the page table walk has succeded, false otherwhise </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00090">90</a> of file <a class="el" href="multi__level__page__table__impl_8hh_source.html">multi_level_page_table_impl.hh</a>.</p>

<p>References <a class="el" href="sim_2system_8cc_source.html#l00321">System::allocPhysPages()</a>, <a class="el" href="multi__level__page__table_8hh_source.html#l00120">MultiLevelPageTable&lt; ISAOps &gt;::basePtr</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="intmath_8hh_source.html#l00100">floorLog2()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>, <a class="el" href="multi__level__page__table_8hh_source.html#l00125">MultiLevelPageTable&lt; ISAOps &gt;::logLevelSize</a>, <a class="el" href="port__proxy_8cc_source.html#l00070">PortProxy::memsetBlob()</a>, <a class="el" href="multi__level__page__table_8hh_source.html#l00130">MultiLevelPageTable&lt; ISAOps &gt;::numLevels</a>, <a class="el" href="pra__constants_8hh_source.html#l00325">MipsISA::p</a>, <a class="el" href="alpha_2isa__traits_8hh_source.html#l00051">AlphaISA::PageShift</a>, <a class="el" href="sim_2system_8hh_source.html#l00221">System::physProxy</a>, <a class="el" href="multi__level__page__table_8hh_source.html#l00110">MultiLevelPageTable&lt; ISAOps &gt;::pTableISAOps</a>, <a class="el" href="port__proxy_8hh_source.html#l00146">PortProxy::read()</a>, <a class="el" href="multi__level__page__table_8hh_source.html#l00115">MultiLevelPageTable&lt; ISAOps &gt;::system</a>, and <a class="el" href="port__proxy_8hh_source.html#l00155">PortProxy::write()</a>.</p>

<p>Referenced by <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00259">MultiLevelPageTable&lt; ISAOps &gt;::isUnmapped()</a>, <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00139">MultiLevelPageTable&lt; ISAOps &gt;::map()</a>, <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00181">MultiLevelPageTable&lt; ISAOps &gt;::remap()</a>, and <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00229">MultiLevelPageTable&lt; ISAOps &gt;::unmap()</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a3b92bf9f3d28eaaa72ea63b25b1b389e"></a><!-- doxytag: member="MultiLevelPageTable::basePtr" ref="a3b92bf9f3d28eaaa72ea63b25b1b389e" args="" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class ISAOps&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="classMultiLevelPageTable.html">MultiLevelPageTable</a>&lt; ISAOps &gt;::<a class="el" href="classMultiLevelPageTable.html#a3b92bf9f3d28eaaa72ea63b25b1b389e">basePtr</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Physical address to the last level of the page table. </p>

<p>Definition at line <a class="el" href="multi__level__page__table_8hh_source.html#l00120">120</a> of file <a class="el" href="multi__level__page__table_8hh_source.html">multi_level_page_table.hh</a>.</p>

<p>Referenced by <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00067">MultiLevelPageTable&lt; ISAOps &gt;::initState()</a>, <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00317">MultiLevelPageTable&lt; ISAOps &gt;::serialize()</a>, <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00328">MultiLevelPageTable&lt; ISAOps &gt;::unserialize()</a>, and <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00090">MultiLevelPageTable&lt; ISAOps &gt;::walk()</a>.</p>

</div>
</div>
<a class="anchor" id="ae6150141052cb2cb6c12e6bea9da25da"></a><!-- doxytag: member="MultiLevelPageTable::logLevelSize" ref="ae6150141052cb2cb6c12e6bea9da25da" args="" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class ISAOps&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;uint8_t&gt; <a class="el" href="classMultiLevelPageTable.html">MultiLevelPageTable</a>&lt; ISAOps &gt;::<a class="el" href="classMultiLevelPageTable.html#ae6150141052cb2cb6c12e6bea9da25da">logLevelSize</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Vector with sizes of all levels in base 2 logarithmic. </p>

<p>Definition at line <a class="el" href="multi__level__page__table_8hh_source.html#l00125">125</a> of file <a class="el" href="multi__level__page__table_8hh_source.html">multi_level_page_table.hh</a>.</p>

<p>Referenced by <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00067">MultiLevelPageTable&lt; ISAOps &gt;::initState()</a>, and <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00090">MultiLevelPageTable&lt; ISAOps &gt;::walk()</a>.</p>

</div>
</div>
<a class="anchor" id="a795886213acdf018e3e312659c538851"></a><!-- doxytag: member="MultiLevelPageTable::numLevels" ref="a795886213acdf018e3e312659c538851" args="" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class ISAOps&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t <a class="el" href="classMultiLevelPageTable.html">MultiLevelPageTable</a>&lt; ISAOps &gt;::<a class="el" href="classMultiLevelPageTable.html#a795886213acdf018e3e312659c538851">numLevels</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of levels contained by the page table. </p>

<p>Definition at line <a class="el" href="multi__level__page__table_8hh_source.html#l00130">130</a> of file <a class="el" href="multi__level__page__table_8hh_source.html">multi_level_page_table.hh</a>.</p>

<p>Referenced by <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00067">MultiLevelPageTable&lt; ISAOps &gt;::initState()</a>, and <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00090">MultiLevelPageTable&lt; ISAOps &gt;::walk()</a>.</p>

</div>
</div>
<a class="anchor" id="a6cc612a181bcb91fda93b44bf3e15e3b"></a><!-- doxytag: member="MultiLevelPageTable::pTableISAOps" ref="a6cc612a181bcb91fda93b44bf3e15e3b" args="" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class ISAOps&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">ISAOps <a class="el" href="classMultiLevelPageTable.html">MultiLevelPageTable</a>&lt; ISAOps &gt;::<a class="el" href="classMultiLevelPageTable.html#a6cc612a181bcb91fda93b44bf3e15e3b">pTableISAOps</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ISA specific operations. </p>

<p>Definition at line <a class="el" href="multi__level__page__table_8hh_source.html#l00110">110</a> of file <a class="el" href="multi__level__page__table_8hh_source.html">multi_level_page_table.hh</a>.</p>

<p>Referenced by <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00067">MultiLevelPageTable&lt; ISAOps &gt;::initState()</a>, <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00259">MultiLevelPageTable&lt; ISAOps &gt;::isUnmapped()</a>, <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00139">MultiLevelPageTable&lt; ISAOps &gt;::map()</a>, <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00181">MultiLevelPageTable&lt; ISAOps &gt;::remap()</a>, <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00229">MultiLevelPageTable&lt; ISAOps &gt;::unmap()</a>, and <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00090">MultiLevelPageTable&lt; ISAOps &gt;::walk()</a>.</p>

</div>
</div>
<a class="anchor" id="a87e3828e344192c9157acab658372e55"></a><!-- doxytag: member="MultiLevelPageTable::system" ref="a87e3828e344192c9157acab658372e55" args="" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class ISAOps&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSystem.html">System</a>* <a class="el" href="classMultiLevelPageTable.html">MultiLevelPageTable</a>&lt; ISAOps &gt;::<a class="el" href="classMultiLevelPageTable.html#a87e3828e344192c9157acab658372e55">system</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pointer to <a class="el" href="classSystem.html">System</a> object. </p>

<p>Definition at line <a class="el" href="multi__level__page__table_8hh_source.html#l00115">115</a> of file <a class="el" href="multi__level__page__table_8hh_source.html">multi_level_page_table.hh</a>.</p>

<p>Referenced by <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00067">MultiLevelPageTable&lt; ISAOps &gt;::initState()</a>, <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00259">MultiLevelPageTable&lt; ISAOps &gt;::isUnmapped()</a>, <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00139">MultiLevelPageTable&lt; ISAOps &gt;::map()</a>, <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00181">MultiLevelPageTable&lt; ISAOps &gt;::remap()</a>, <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00229">MultiLevelPageTable&lt; ISAOps &gt;::unmap()</a>, and <a class="el" href="multi__level__page__table__impl_8hh_source.html#l00090">MultiLevelPageTable&lt; ISAOps &gt;::walk()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>mem/<a class="el" href="multi__level__page__table_8hh_source.html">multi_level_page_table.hh</a></li>
<li>mem/<a class="el" href="multi__level__page__table__impl_8hh_source.html">multi_level_page_table_impl.hh</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:21 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
