<h4><strong>Step 1:</strong></h4><div class="answer"> <p>The output is high when an odd number of ones exist in the input.</p> <p>Draw the truth table for three-input odd-parity checker.</p> <p> <img src="images/715573-14-14P-i1.png" alt="Picture 3" /></p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>From Table 1, the Boolean expression for<img src="images/715573-14-14P-i2.png" />is,</p> <p> <img src="images/715573-14-14P-i3.png" /> </p> <p>Thus, the Boolean expression for three-input odd-parity checker is,</p> <p> <img src="images/715573-14-14P-i4.png" />.</p> </div><h4><strong>Step 3:</strong></h4><div class="answer"> <p>Draw the pull-up network for active-high output of odd-parity checker.</p> <p> <img src="images/715573-14-14P-i5.png" alt="Picture 1" /> </p> </div><h4><strong>Step 4:</strong></h4><div class="answer"> <p>Simplify the Boolean expression <img src="images/715573-14-14P-i6.png" />. </p> <p> <img src="images/715573-14-14P-i7.png" /> </p> <p>The number of PMOS transistors required for pull-up network is,</p> <p> <img src="images/715573-14-14P-i8.png" /> </p> <p>Redraw the pull-up network for active-high output of odd-parity checker.</p> <p> <img src="images/715573-14-14P-i9.png" alt="Picture 2" /></p> <p> </div><h4><strong>Step 5:</strong></h4><div class="answer">The pull-down network is dual of pull-up network.</p> <p>Draw the pull-down network for active-high output of odd-parity checker.</p> <p> <img src="images/715573-14-14P-i10.png" alt="Picture 7" /></p> </div><h4><strong>Step 6:</strong></h4><div class="answer"> <p>Sketch the complete CMOS realization for active-high output of odd-parity checker.</p> <p> <img src="images/715573-14-14P-i11.png" alt="Picture 8" /></p> <p>Thus, the complete CMOS realization for active-high output of odd-parity checker is sketched as shown in Figure 4.</p></div>