-----------------------------------------------------------
library ieee;
use ieee . std_logic_1164 . all ;
-----------------------------------------------------------
entity address_decoder_gen is
		generic (S : integer := 4) ; -- pode ser qualquer valor
		port (N: in integer range 0 to 2**S;
			y: out bit_vector (2*S downto 0) );
end entity ;
-- --------------------------------------------------------
architecture address_decoder_gen of address_decoder_gen is
begin
		gen : for i in N' range generate
			y(i) <= '1' when i = N else '0';
		end generate ;
end architecture ;
-----------------------------------------------------------