
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 0 min 50 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 0 min 50 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9068467 heartbeat IPC: 1.9715 cumulative IPC: 1.9715 (Simulation time: 0 hr 2 min 1 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14454059 heartbeat IPC: 1.85681 cumulative IPC: 1.91244 (Simulation time: 0 hr 3 min 10 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 19213042 heartbeat IPC: 2.10129 cumulative IPC: 1.9715 (Simulation time: 0 hr 4 min 18 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 24514995 heartbeat IPC: 1.8861 cumulative IPC: 1.94943 (Simulation time: 0 hr 5 min 27 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 29593927 heartbeat IPC: 1.96892 cumulative IPC: 1.9533 (Simulation time: 0 hr 6 min 33 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 34043946 heartbeat IPC: 2.24718 cumulative IPC: 1.99682 (Simulation time: 0 hr 7 min 38 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 38390398 heartbeat IPC: 2.30073 cumulative IPC: 2.03523 (Simulation time: 0 hr 8 min 41 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42750554 heartbeat IPC: 2.2935 cumulative IPC: 2.06428 (Simulation time: 0 hr 9 min 47 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 47086228 heartbeat IPC: 2.30645 cumulative IPC: 2.08865 (Simulation time: 0 hr 10 min 50 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 51433747 heartbeat IPC: 2.30016 cumulative IPC: 2.10803 (Simulation time: 0 hr 11 min 52 sec) 
Finished CPU 0 instructions: 100000001 cycles: 47437558 cumulative IPC: 2.10803 (Simulation time: 0 hr 11 min 52 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.10803 instructions: 100000001 cycles: 47437558
cpu0_DTLB TOTAL     ACCESS:   40465298  HIT:   40457344  MISS:       7954
cpu0_DTLB LOAD      ACCESS:   32301759  HIT:   32298888  MISS:       2871
cpu0_DTLB RFO       ACCESS:    8163539  HIT:    8158456  MISS:       5083
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 25.6403 cycles
cpu0_ITLB TOTAL     ACCESS:     794683  HIT:     794576  MISS:        107
cpu0_ITLB LOAD      ACCESS:     794683  HIT:     794576  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 79.2617 cycles
cpu0_L1I TOTAL     ACCESS:      64621  HIT:      64285  MISS:        336
cpu0_L1I LOAD      ACCESS:      64621  HIT:      64285  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 336.446 cycles
cpu0_STLB TOTAL     ACCESS:       8061  HIT:       7281  MISS:        780
cpu0_STLB LOAD      ACCESS:       2978  HIT:       2811  MISS:        167
cpu0_STLB RFO       ACCESS:       5083  HIT:       4470  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 179.237 cycles
cpu0_L1D TOTAL     ACCESS:   32583370  HIT:   32117648  MISS:     465722
cpu0_L1D LOAD      ACCESS:   28659824  HIT:   28503272  MISS:     156552
cpu0_L1D RFO       ACCESS:    3922775  HIT:    3613790  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        771  HIT:        586  MISS:        185
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 373.141 cycles
cpu0_L2C TOTAL     ACCESS:     772032  HIT:     484845  MISS:     287187
cpu0_L2C LOAD      ACCESS:     156888  HIT:     142212  MISS:      14676
cpu0_L2C RFO       ACCESS:     308985  HIT:      36528  MISS:     272457
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     305974  HIT:     305937  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        185  HIT:        168  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 587.64 cycles
LLC TOTAL     ACCESS:     557188  HIT:     340515  MISS:     216673
LLC LOAD      ACCESS:      14676  HIT:      11051  MISS:       3625
LLC RFO       ACCESS:     272310  HIT:     131472  MISS:     140838
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     270185  HIT:     197984  MISS:      72201
LLC TRANSLATION ACCESS:         17  HIT:          8  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 751.064 cycles
Ship++ misses: 5859
Hawkeye misses: 5054
Ship++ used: 117854
Hawkeye used: 99846

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2113  ROW_BUFFER_MISS:     142357
 DBUS AVG_CONGESTED_CYCLE:    3.99445
 WQ ROW_BUFFER_HIT:       7068  ROW_BUFFER_MISS:     132450  FULL:        913


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 250.039
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

