[2025-09-17 17:43:43] START suite=cs trace=cloud9_phase5_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2331294 heartbeat IPC: 4.289 cumulative IPC: 4.289 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4501168 cumulative IPC: 4.443 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4501168 cumulative IPC: 4.443 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4501169 heartbeat IPC: 4.609 cumulative IPC: 5 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 15519292 heartbeat IPC: 0.9076 cumulative IPC: 0.9076 (Simulation time: 00 hr 01 min 57 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 26494285 heartbeat IPC: 0.9112 cumulative IPC: 0.9094 (Simulation time: 00 hr 02 min 58 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core1.trace.xz")
Heartbeat CPU 0 instructions: 50000010 cycles: 37085209 heartbeat IPC: 0.9442 cumulative IPC: 0.9207 (Simulation time: 00 hr 04 min 08 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 48131240 heartbeat IPC: 0.9053 cumulative IPC: 0.9168 (Simulation time: 00 hr 05 min 16 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 59305004 heartbeat IPC: 0.895 cumulative IPC: 0.9123 (Simulation time: 00 hr 06 min 23 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 70428569 heartbeat IPC: 0.899 cumulative IPC: 0.9101 (Simulation time: 00 hr 07 min 28 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 81255512 heartbeat IPC: 0.9236 cumulative IPC: 0.912 (Simulation time: 00 hr 08 min 36 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000021 cycles: 92029467 heartbeat IPC: 0.9282 cumulative IPC: 0.914 (Simulation time: 00 hr 09 min 39 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 103118616 heartbeat IPC: 0.9018 cumulative IPC: 0.9126 (Simulation time: 00 hr 10 min 43 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 109781020 cumulative IPC: 0.9109 (Simulation time: 00 hr 11 min 43 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 109781020 cumulative IPC: 0.9109 (Simulation time: 00 hr 11 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9109 instructions: 100000001 cycles: 109781020
CPU 0 Branch Prediction Accuracy: 96.82% MPKI: 0.5716 Average ROB Occupancy at Mispredict: 928.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.5638
BRANCH_INDIRECT: 0.00396
BRANCH_CONDITIONAL: 0.00378
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 99348
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 247.20325
REPLAY_LOAD: 84.79592
NON_REPLAY_LOAD: 57.069904

== Total ==
ADDR_TRANS: 30406
REPLAY_LOAD: 20775
NON_REPLAY_LOAD: 48167

== Counts ==
ADDR_TRANS: 123
REPLAY_LOAD: 245
NON_REPLAY_LOAD: 844

cpu0->cpu0_STLB TOTAL        ACCESS:     102236 HIT:      97459 MISS:       4777 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     102236 HIT:      97459 MISS:       4777 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 283.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     481081 HIT:     282427 MISS:     198654 MSHR_MERGE:        626
cpu0->cpu0_L2C LOAD         ACCESS:     213145 HIT:      64942 MISS:     148203 MSHR_MERGE:         11
cpu0->cpu0_L2C RFO          ACCESS:      23357 HIT:      16364 MISS:       6993 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      97694 HIT:      63834 MISS:      33860 MSHR_MERGE:        615
cpu0->cpu0_L2C WRITE        ACCESS:     137010 HIT:     136938 MISS:         72 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9875 HIT:        349 MISS:       9526 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      71328 ISSUED:      71328 USEFUL:      29016 USELESS:        681
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 88.89 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   11854971 HIT:   11841461 MISS:      13510 MSHR_MERGE:       3789
cpu0->cpu0_L1I LOAD         ACCESS:   11854971 HIT:   11841461 MISS:      13510 MSHR_MERGE:       3789
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 57.01 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19224481 HIT:   18870808 MISS:     353673 MSHR_MERGE:      90651
cpu0->cpu0_L1D LOAD         ACCESS:   12818478 HIT:   12565788 MISS:     252690 MSHR_MERGE:      49266
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     219449 HIT:     192666 MISS:      26783 MSHR_MERGE:        417
cpu0->cpu0_L1D WRITE        ACCESS:    6175714 HIT:    6111444 MISS:      64270 MSHR_MERGE:      40913
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10840 HIT:        910 MISS:       9930 MSHR_MERGE:         55
cpu0->cpu0_L1D PREFETCH REQUESTED:     219481 ISSUED:     219449 USEFUL:      24964 USELESS:       1398
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 70.63 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10092417 HIT:   10088388 MISS:       4029 MSHR_MERGE:       2111
cpu0->cpu0_ITLB LOAD         ACCESS:   10092417 HIT:   10088388 MISS:       4029 MSHR_MERGE:       2111
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 55.52 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18902675 HIT:   18792217 MISS:     110458 MSHR_MERGE:      10140
cpu0->cpu0_DTLB LOAD         ACCESS:   18902675 HIT:   18792217 MISS:     110458 MSHR_MERGE:      10140
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 17.42 cycles
cpu0->LLC TOTAL        ACCESS:     299832 HIT:     150570 MISS:     149262 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     148192 HIT:      39055 MISS:     109137 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       6993 HIT:        784 MISS:       6209 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      33245 HIT:       7391 MISS:      25854 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     101876 HIT:     101768 MISS:        108 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9526 HIT:       1572 MISS:       7954 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 85.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        454
  ROW_BUFFER_MISS:     148697
  AVG DBUS CONGESTED CYCLE: 5.948
Channel 0 WQ ROW_BUFFER_HIT:       5931
  ROW_BUFFER_MISS:      77476
  FULL:          0
Channel 0 REFRESHES ISSUED:       9148

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        32522        18299        16979        29935
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6           21          196         1488
  STLB miss resolved @ L2C                0            8            6           85          567
  STLB miss resolved @ LLC                0           17           28          460         1638
  STLB miss resolved @ MEM                0           15          178         1446         6662

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               2333           17          539          168          229
---------------------------------------------------------------
  STLB miss resolved @ L1D                6            2            0           11          116
  STLB miss resolved @ L2C                2            0            2            8            6
  STLB miss resolved @ LLC               21            2           10           21           61
  STLB miss resolved @ MEM               37            3            8           43          394
[2025-09-17 17:55:27] END   suite=cs trace=cloud9_phase5_core1 (rc=0)
