// Seed: 939520006
module module_0 (
    input wand void id_0,
    output tri0 id_1,
    input wor id_2,
    input supply0 id_3
);
  assign id_1 = id_2;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    input wor id_5,
    input supply0 id_6,
    output logic id_7,
    output tri1 id_8,
    output wor id_9,
    output uwire id_10,
    input supply1 id_11,
    input tri id_12,
    input wor id_13,
    input tri0 id_14,
    input supply1 id_15,
    input wor id_16,
    input wand id_17,
    input wor id_18,
    input tri id_19,
    output uwire id_20,
    input supply0 id_21,
    output supply0 id_22,
    input supply1 id_23,
    input supply0 id_24,
    output tri1 id_25,
    input supply1 id_26,
    input tri1 id_27,
    input uwire id_28,
    id_38,
    input supply1 void id_29,
    input tri0 id_30,
    input supply0 id_31,
    input wire id_32,
    output tri1 id_33,
    input wand id_34,
    input uwire id_35,
    input wor id_36
);
  always id_7 <= 1'h0 ^ id_36 & 1;
  assign id_8 = 1;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_17,
      id_18
  );
  assign modCall_1.id_1 = 0;
endmodule
