{"vcs1":{"timestamp_begin":1747827402.512749800, "rt":8.96, "ut":9.10, "st":0.60}}
{"vcselab":{"timestamp_begin":1747827411.555229594, "rt":0.38, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747827411.991885549, "rt":0.40, "ut":0.19, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747827401.865477049}
{"VCS_COMP_START_TIME": 1747827401.865477049}
{"VCS_COMP_END_TIME": 1747827412.546354390}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488660}}
{"vcselab": {"peak_mem": 183892}}
