<html lang="en">
<head>
<meta charset="utf-8"/>
<title offset="1750">AND gate</title>
<script src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_SVG.js" type="text/javascript">
</script>
</head>
<body>
<h1>AND gate</h1>
<hr/>

<p>{| class="wikitable" align=right |- bgcolor="#ddeeff" align="center" |<strong>INPUT</strong> || <strong>OUTPUT</strong> |- bgcolor="#ddeeff" align="center" | A || B || A AND B |- bgcolor="#ddffdd" align="center" |0 || 0 || 0 |- bgcolor="#ddffdd" align="center" |0 || 1 || 0 |- bgcolor="#ddffdd" align="center" |1 || 0 || 0 |- bgcolor="#ddffdd" align="center" |1 || 1 || 1 |} The <strong>AND gate</strong> is a basic digital <a href="logic_gate" title="wikilink">logic gate</a> that implements <a href="logical_conjunction" title="wikilink">logical conjunction</a> - it behaves according to the <a href="truth_table" title="wikilink">truth table</a> to the right. A HIGH output (1) results only if both the inputs to the AND gate are HIGH (1). If neither or only one input to the AND gate is HIGH, a LOW output results. In another sense, the function of AND effectively finds the <em>minimum</em> between two binary digits, just as the <a href="OR_gate" title="wikilink">OR</a> function finds the <em>maximum</em>. Therefore, the output is always 0 except when all the inputs are 1s.</p>
<h2 id="symbols">Symbols</h2>

<p>There are three symbols for AND gates: the American (<a href="American_National_Standards_Institute" title="wikilink">ANSI</a> or 'military') symbol and the <a href="International_Electrotechnical_Commission" title="wikilink">IEC</a> ('European' or 'rectangular') symbol, as well as the deprecated <a href="Deutsches_Institut_für_Normung" title="wikilink">DIN</a> symbol. For more information see <a href="Logic_gate#Symbols" title="wikilink">Logic Gate Symbols</a>.</p>
<table>
<tbody>
<tr class="odd">
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption>AND ANSI.svg</figcaption>
</figure></td>
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption>AND IEC.svg</figcaption>
</figure></td>
<td style="text-align: left;">
<p><a href="image:AND_DIN.svg" title="wikilink">image:AND DIN.svg</a></p></td>
</tr>
<tr class="even">
<td style="text-align: left;">
<p><em>MIL/ANSI Symbol</em></p></td>
<td style="text-align: left;">
<p><em>IEC Symbol</em></p></td>
<td style="text-align: left;">
<p><em>DIN Symbol</em></p></td>
</tr>
</tbody>
</table>

<p>The AND gate with inputs <em>A</em> and <em>B</em> and output <em>C</em> implements the logical expression 

<math display="inline" id="AND_gate:0">
 <semantics>
  <mrow>
   <mi>C</mi>
   <mo>=</mo>
   <mrow>
    <mi>A</mi>
    <mo>⋅</mo>
    <mi>B</mi>
   </mrow>
  </mrow>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <eq></eq>
    <ci>C</ci>
    <apply>
     <ci>normal-⋅</ci>
     <ci>A</ci>
     <ci>B</ci>
    </apply>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   C=A\cdot B
  </annotation>
 </semantics>
</math>

.</p>
<h2 id="implementations">Implementations</h2>
<table>
<tbody>
<tr class="odd">
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption>NMOS AND gate</figcaption>
</figure></td>
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption>AND gate using diodes</figcaption>
</figure></td>
<td style="text-align: left;"></td>
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption>AND gate using transistors</figcaption>
</figure></td>
</tr>
</tbody>
</table>

<p>An AND gate is usually designed using N-channel (pictured) or P-channel <a href="MOSFET" title="wikilink">MOSFETs</a>. The digital inputs <strong>a</strong> and <strong>b</strong> cause the output <strong>F</strong> to have the same result as the AND function.</p>
<h3 id="alternatives">Alternatives</h3>

<p>If no specific AND gates are available, one can be made from <a href="NAND_Gate" title="wikilink">NAND</a> or <a href="NOR_Gate" title="wikilink">NOR</a> gates, because NAND and NOR gates are considered the "universal gates," <a class="footnoteRef" href="#fn1" id="fnref1"><sup>1</sup></a> meaning that they can be used to make all the others.</p>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">
<p>Desired gate</p></th>
<th style="text-align: left;">
<p>NAND construction</p></th>
<th style="text-align: left;">
<p>NOR construction</p></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption>AND ANSI Labelled.svg</figcaption>
</figure></td>
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption>AND from NAND.svg</figcaption>
</figure></td>
<td style="text-align: left;"><figure><b>(Figure)</b>
<figcaption>AND using NOR.svg</figcaption>
</figure></td>
</tr>
<tr class="even">
</tr>
</tbody>
</table>
<h2 id="see-also">See also</h2>
<ul>
<li><a href="OR_gate" title="wikilink">OR gate</a></li>
<li><a href="Inverter_(logic_gate)" title="wikilink">NOT gate</a></li>
<li><a href="NAND_gate" title="wikilink">NAND gate</a></li>
<li><a href="NOR_gate" title="wikilink">NOR gate</a></li>
<li><a href="XOR_gate" title="wikilink">XOR gate</a></li>
<li><a href="XNOR_gate" title="wikilink">XNOR gate</a></li>
<li><a href="Boolean_algebra" title="wikilink">Boolean algebra</a></li>
<li><a href="Logic_gate" title="wikilink">Logic gate</a></li>
</ul>
<h2 id="references">References</h2>

<p>"</p>

<p><a href="Category:Logic_gates" title="wikilink">Category:Logic gates</a></p>
<section class="footnotes">
<hr/>
<ol>
<li id="fn1">Mano, M. Morris and Charles R. Kime. <em>Logic and Computer Design Fundamentals, Third Edition.</em> Prentice Hall, 2004. p. 73.<a href="#fnref1">↩</a></li>
</ol>
</section>
</body>
</html>
