{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a35tcpg236-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3"
    },
    "design_tree": {
      "main_0": "",
      "clk_wiz": "",
      "rst_clk_wiz_100M": ""
    },
    "components": {
      "main_0": {
        "vlnv": "xilinx.com:module_ref:main:1.0",
        "xci_name": "design_1_main_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "main",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "PS2Data": {
            "direction": "I"
          },
          "PS2Clk": {
            "direction": "I"
          },
          "sw": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "btnU": {
            "direction": "I"
          },
          "btnL": {
            "direction": "I"
          },
          "led": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "seg": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "an": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "dp": {
            "direction": "O"
          },
          "hsync": {
            "direction": "O"
          },
          "vsync": {
            "direction": "O"
          },
          "rgb": {
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0"
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_100M_0"
      }
    },
    "nets": {
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "main_0/clk",
          "rst_clk_wiz_100M/slowest_sync_clk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "main_0/reset"
        ]
      }
    }
  }
}