// Seed: 1352443297
module module_0 (
    input wor id_0,
    output wor void id_1,
    input tri0 id_2,
    output supply0 id_3,
    input wand id_4,
    output wand id_5,
    output tri0 id_6,
    input tri0 id_7,
    output supply0 id_8,
    output tri id_9,
    input tri0 id_10,
    input supply0 id_11
);
  assign id_9 = 1;
  wire id_13;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input uwire id_2,
    input tri id_3,
    input supply1 id_4,
    output supply1 id_5,
    input wand id_6,
    input uwire id_7,
    output tri1 id_8
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_8,
      id_3,
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_4,
      id_0
  );
  assign modCall_1.id_5 = 0;
  wire  id_10;
  uwire id_11 = 1;
endmodule
