#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55dff284d3e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55dff2838d50 .scope module, "graph_fetch_tb" "graph_fetch_tb" 3 4;
 .timescale -9 -12;
L_0x7f3f61c43528 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dff2875b10_0 .net *"_ivl_3", 30 0, L_0x7f3f61c43528;  1 drivers
v0x55dff2875c10_0 .var "clk_in", 0 0;
v0x55dff2875cd0_0 .net "data_out", 31 0, v0x55dff2870830_0;  1 drivers
v0x55dff2875da0_0 .net "data_valid_out", 0 0, v0x55dff28712f0_0;  1 drivers
v0x55dff2875e90_0 .net "mem_data_in", 31 0, L_0x55dff2840910;  1 drivers
v0x55dff2875f80_0 .net "mem_data_in2", 31 0, v0x55dff2834260_0;  1 drivers
v0x55dff28760d0_0 .net "mem_req_out", 31 0, v0x55dff2871f60_0;  1 drivers
v0x55dff2876190_0 .net "mem_req_out2", 31 0, v0x55dff2872050_0;  1 drivers
v0x55dff2876250_0 .net "mem_valid_in", 0 0, v0x55dff286db40_0;  1 drivers
v0x55dff2876380_0 .net "mem_valid_in2", 0 0, v0x55dff286dc70_0;  1 drivers
v0x55dff2876470_0 .net "mem_valid_out", 0 0, v0x55dff28722c0_0;  1 drivers
v0x55dff2876560_0 .net "mem_valid_out2", 0 0, v0x55dff28724a0_0;  1 drivers
v0x55dff2876650_0 .var "neigh_deq_in", 0 0;
v0x55dff2876740_0 .net "neigh_empty_out", 0 0, v0x55dff286f4c0_0;  1 drivers
v0x55dff2876830_0 .net "neigh_fifo_out", 31 0, v0x55dff286f310_0;  1 drivers
v0x55dff2876940_0 .net "neigh_full_out", 0 0, v0x55dff286f750_0;  1 drivers
v0x55dff2876a30_0 .net "neigh_valid_out", 0 0, v0x55dff286fc90_0;  1 drivers
v0x55dff2876c30_0 .var "pos_deq_in", 0 0;
v0x55dff2876d20_0 .net "pos_empty_out", 0 0, v0x55dff28709e0_0;  1 drivers
v0x55dff2876e10_0 .net "pos_full_out", 0 0, v0x55dff2870cc0_0;  1 drivers
v0x55dff2876f00_0 .net "ready_out", 0 0, v0x55dff2872c90_0;  1 drivers
v0x55dff2876fa0_0 .var "rst_in", 0 0;
v0x55dff2877040_0 .var "v_addr_in", 31 0;
v0x55dff28770e0_0 .var "valid_in", 0 0;
v0x55dff2877180_0 .net "valid_visited", 0 0, v0x55dff28757c0_0;  1 drivers
v0x55dff2877270_0 .net "visited", 0 0, v0x55dff2875960_0;  1 drivers
v0x55dff2877310_0 .net "visited_addr_in", 31 0, v0x55dff2873190_0;  1 drivers
v0x55dff2877400_0 .net "visited_addr_valid_in", 0 0, v0x55dff2873230_0;  1 drivers
L_0x55dff2887f30 .concat [ 1 31 0 0], v0x55dff2875960_0, L_0x7f3f61c43528;
S_0x55dff284c8a0 .scope module, "g" "graph_memory" 3 42, 4 11 0, S_0x55dff2838d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "idx_addr";
    .port_info 3 /INPUT 1 "idx_validin";
    .port_info 4 /INPUT 32 "data_addra";
    .port_info 5 /INPUT 32 "data_addrb";
    .port_info 6 /INPUT 1 "data_validina";
    .port_info 7 /INPUT 1 "data_validinb";
    .port_info 8 /OUTPUT 32 "rowidx_out";
    .port_info 9 /OUTPUT 32 "data_outa";
    .port_info 10 /OUTPUT 32 "data_outb";
    .port_info 11 /OUTPUT 1 "data_valid_outa";
    .port_info 12 /OUTPUT 1 "data_valid_outb";
    .port_info 13 /OUTPUT 1 "rowidx_valid_out";
P_0x55dff27eec70 .param/l "DIM" 0 4 11, +C4<00000000000000000000000000000000>;
P_0x55dff27eecb0 .param/l "PROC_BITS" 0 4 11, +C4<00000000000000000000000000000000>;
v0x55dff286d500_0 .net "clk_in", 0 0, v0x55dff2875c10_0;  1 drivers
v0x55dff286d5c0_0 .var "cta", 1 0;
v0x55dff286d6a0_0 .var "ctb", 0 0;
v0x55dff286d740_0 .var "ctc", 1 0;
v0x55dff286d820_0 .net "data_addra", 31 0, v0x55dff2871f60_0;  alias, 1 drivers
v0x55dff286d900_0 .net "data_addrb", 31 0, v0x55dff2872050_0;  alias, 1 drivers
v0x55dff286d9e0_0 .net "data_outa", 31 0, L_0x55dff2840910;  alias, 1 drivers
v0x55dff286daa0_0 .net "data_outb", 31 0, v0x55dff2834260_0;  alias, 1 drivers
v0x55dff286db40_0 .var "data_valid_outa", 0 0;
v0x55dff286dc70_0 .var "data_valid_outb", 0 0;
v0x55dff286dd30_0 .net "data_validina", 0 0, v0x55dff28722c0_0;  alias, 1 drivers
v0x55dff286ddf0_0 .net "data_validinb", 0 0, v0x55dff28724a0_0;  alias, 1 drivers
o0x7f3f61c8cc18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55dff286deb0_0 .net "idx_addr", 31 0, o0x7f3f61c8cc18;  0 drivers
o0x7f3f61c8cc48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55dff286df90_0 .net "idx_validin", 0 0, o0x7f3f61c8cc48;  0 drivers
v0x55dff286e050_0 .net "rowidx_out", 31 0, L_0x55dff2834c60;  1 drivers
v0x55dff286e110_0 .var "rowidx_valid_out", 0 0;
v0x55dff286e1b0_0 .net "rst_in", 0 0, v0x55dff2876fa0_0;  1 drivers
L_0x55dff28774f0 .part v0x55dff2871f60_0, 0, 10;
L_0x55dff2877590 .part v0x55dff2872050_0, 0, 10;
L_0x55dff28876e0 .part o0x7f3f61c8cc18, 0, 10;
S_0x55dff27b9750 .scope module, "data_mem" "xilinx_true_dual_port_read_first_2_clock_ram" 4 95, 5 10 0, S_0x55dff284c8a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 32 "dina";
    .port_info 3 /INPUT 32 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 32 "douta";
    .port_info 15 /OUTPUT 32 "doutb";
P_0x55dff2842d90 .param/str "INIT_FILE" 0 5 14, "data/out_addrs2.mem";
P_0x55dff2842dd0 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000010000000000>;
P_0x55dff2842e10 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0x55dff2842e50 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
v0x55dff2830700 .array "BRAM", 0 1023, 31 0;
v0x55dff2830e10_0 .net "addra", 9 0, L_0x55dff28774f0;  1 drivers
v0x55dff27b6ac0_0 .net "addrb", 9 0, L_0x55dff2877590;  1 drivers
v0x55dff286ad30_0 .net "clka", 0 0, v0x55dff2875c10_0;  alias, 1 drivers
v0x55dff286adf0_0 .net "clkb", 0 0, v0x55dff2875c10_0;  alias, 1 drivers
L_0x7f3f61c43018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dff286aee0_0 .net "dina", 31 0, L_0x7f3f61c43018;  1 drivers
L_0x7f3f61c43060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dff286afa0_0 .net "dinb", 31 0, L_0x7f3f61c43060;  1 drivers
v0x55dff286b080_0 .net "douta", 31 0, L_0x55dff2840910;  alias, 1 drivers
v0x55dff286b160_0 .net "doutb", 31 0, v0x55dff2834260_0;  alias, 1 drivers
L_0x7f3f61c43138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55dff286b240_0 .net "ena", 0 0, L_0x7f3f61c43138;  1 drivers
L_0x7f3f61c43180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55dff286b300_0 .net "enb", 0 0, L_0x7f3f61c43180;  1 drivers
v0x55dff286b3c0_0 .var/i "idx", 31 0;
v0x55dff286b4a0_0 .var "ram_data_a", 31 0;
v0x55dff286b580_0 .var "ram_data_b", 31 0;
L_0x7f3f61c431c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55dff286b660_0 .net "regcea", 0 0, L_0x7f3f61c431c8;  1 drivers
L_0x7f3f61c43210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55dff286b720_0 .net "regceb", 0 0, L_0x7f3f61c43210;  1 drivers
v0x55dff286b7e0_0 .net "rsta", 0 0, v0x55dff2876fa0_0;  alias, 1 drivers
v0x55dff286b8a0_0 .net "rstb", 0 0, v0x55dff2876fa0_0;  alias, 1 drivers
L_0x7f3f61c430a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dff286b970_0 .net "wea", 0 0, L_0x7f3f61c430a8;  1 drivers
L_0x7f3f61c430f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dff286ba10_0 .net "web", 0 0, L_0x7f3f61c430f0;  1 drivers
S_0x55dff27bd080 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_0x55dff27b9750;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x55dff27bd080
v0x55dff2837ec0_0 .var/i "depth", 31 0;
TD_graph_fetch_tb.g.data_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x55dff2837ec0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x55dff2837ec0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55dff2837ec0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x55dff286a7e0 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_0x55dff27b9750;
 .timescale -9 -12;
L_0x55dff2840910 .functor BUFZ 32, v0x55dff2834d80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dff2834d80_0 .var "douta_reg", 31 0;
v0x55dff2834260_0 .var "doutb_reg", 31 0;
E_0x55dff2818390 .event posedge, v0x55dff286ad30_0;
S_0x55dff286aaa0 .scope generate, "use_init_file" "use_init_file" 5 49, 5 49 0, S_0x55dff27b9750;
 .timescale -9 -12;
S_0x55dff286bcd0 .scope module, "ptr_mem" "xilinx_single_port_ram_read_first" 4 119, 6 10 0, S_0x55dff284c8a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 32 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 32 "douta";
P_0x55dff286be80 .param/str "INIT_FILE" 0 6 14, "data/out_ids2.mem";
P_0x55dff286bec0 .param/l "RAM_DEPTH" 0 6 12, +C4<00000000000000000000010000000000>;
P_0x55dff286bf00 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0x55dff286bf40 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
v0x55dff286cb40 .array "BRAM", 0 1023, 31 0;
v0x55dff286cc00_0 .net "addra", 9 0, L_0x55dff28876e0;  1 drivers
v0x55dff286cce0_0 .net "clka", 0 0, v0x55dff2875c10_0;  alias, 1 drivers
L_0x7f3f61c43258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dff286ce00_0 .net "dina", 31 0, L_0x7f3f61c43258;  1 drivers
v0x55dff286cec0_0 .net "douta", 31 0, L_0x55dff2834c60;  alias, 1 drivers
L_0x7f3f61c432e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55dff286cff0_0 .net "ena", 0 0, L_0x7f3f61c432e8;  1 drivers
v0x55dff286d0b0_0 .var "ram_data", 31 0;
L_0x7f3f61c43330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55dff286d190_0 .net "regcea", 0 0, L_0x7f3f61c43330;  1 drivers
v0x55dff286d250_0 .net "rsta", 0 0, v0x55dff2876fa0_0;  alias, 1 drivers
L_0x7f3f61c432a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dff286d2f0_0 .net "wea", 0 0, L_0x7f3f61c432a0;  1 drivers
S_0x55dff286c270 .scope function.vec4.u32, "clogb2" "clogb2" 6 74, 6 74 0, S_0x55dff286bcd0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x55dff286c270
v0x55dff286c570_0 .var/i "depth", 31 0;
TD_graph_fetch_tb.g.ptr_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x55dff286c570_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x55dff286c570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55dff286c570_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x55dff286c650 .scope generate, "output_register" "output_register" 6 51, 6 51 0, S_0x55dff286bcd0;
 .timescale -9 -12;
L_0x55dff2834c60 .functor BUFZ 32, v0x55dff286c850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dff286c850_0 .var "douta_reg", 31 0;
S_0x55dff286c930 .scope generate, "use_init_file" "use_init_file" 6 31, 6 31 0, S_0x55dff286bcd0;
 .timescale -9 -12;
S_0x55dff286e520 .scope module, "graph" "graph_fetch" 3 76, 7 4 0, S_0x55dff2838d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "v_addr_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 1 "ready_out";
    .port_info 5 /INPUT 1 "pos_deq_in";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "pos_full_out";
    .port_info 9 /OUTPUT 1 "pos_empty_out";
    .port_info 10 /INPUT 1 "neigh_deq_in";
    .port_info 11 /OUTPUT 32 "neigh_fifo_out";
    .port_info 12 /OUTPUT 1 "neigh_valid_out";
    .port_info 13 /OUTPUT 1 "neigh_full_out";
    .port_info 14 /OUTPUT 1 "neigh_empty_out";
    .port_info 15 /OUTPUT 1 "reached_neigh_end_out";
    .port_info 16 /INPUT 1 "mem_valid_in";
    .port_info 17 /INPUT 32 "mem_data_in";
    .port_info 18 /OUTPUT 1 "mem_valid_out";
    .port_info 19 /OUTPUT 32 "mem_req_out";
    .port_info 20 /INPUT 1 "mem_valid_in2";
    .port_info 21 /INPUT 32 "mem_data_in2";
    .port_info 22 /OUTPUT 1 "mem_valid_out2";
    .port_info 23 /OUTPUT 32 "mem_req_out2";
    .port_info 24 /OUTPUT 32 "visited_req_out";
    .port_info 25 /OUTPUT 1 "visited_req_valid";
    .port_info 26 /INPUT 32 "visited_val_returned";
    .port_info 27 /INPUT 1 "visited_val_returned_valid";
P_0x55dff286e6d0 .param/l "DIM" 0 7 4, +C4<00000000000000000000000000000100>;
L_0x55dff28305e0 .functor AND 1, v0x55dff286dc70_0, L_0x55dff28879a0, C4<1>, C4<1>;
L_0x55dff2830cf0 .functor AND 1, v0x55dff286db40_0, L_0x55dff2887d70, C4<1>, C4<1>;
L_0x7f3f61c43450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dff28715b0_0 .net/2u *"_ivl_0", 31 0, L_0x7f3f61c43450;  1 drivers
L_0x7f3f61c434e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55dff28716b0_0 .net/2u *"_ivl_10", 31 0, L_0x7f3f61c434e0;  1 drivers
v0x55dff2871790_0 .net *"_ivl_12", 0 0, L_0x55dff2887d70;  1 drivers
v0x55dff2871830_0 .net *"_ivl_2", 0 0, L_0x55dff28879a0;  1 drivers
v0x55dff28718f0_0 .net *"_ivl_6", 31 0, L_0x55dff2887b10;  1 drivers
L_0x7f3f61c43498 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dff28719d0_0 .net *"_ivl_9", 27 0, L_0x7f3f61c43498;  1 drivers
v0x55dff2871ab0_0 .net "clk_in", 0 0, v0x55dff2875c10_0;  alias, 1 drivers
v0x55dff2871b50_0 .var "ct", 3 0;
v0x55dff2871c30_0 .net "data_out", 31 0, v0x55dff2870830_0;  alias, 1 drivers
v0x55dff2871d80_0 .net "data_valid_out", 0 0, v0x55dff28712f0_0;  alias, 1 drivers
v0x55dff2871e20_0 .net "mem_data_in", 31 0, L_0x55dff2840910;  alias, 1 drivers
v0x55dff2871ec0_0 .net "mem_data_in2", 31 0, v0x55dff2834260_0;  alias, 1 drivers
v0x55dff2871f60_0 .var "mem_req_out", 31 0;
v0x55dff2872050_0 .var "mem_req_out2", 31 0;
v0x55dff2872120_0 .net "mem_valid_in", 0 0, v0x55dff286db40_0;  alias, 1 drivers
v0x55dff28721f0_0 .net "mem_valid_in2", 0 0, v0x55dff286dc70_0;  alias, 1 drivers
v0x55dff28722c0_0 .var "mem_valid_out", 0 0;
v0x55dff28724a0_0 .var "mem_valid_out2", 0 0;
v0x55dff2872570_0 .net "neigh_deq_in", 0 0, v0x55dff2876650_0;  1 drivers
v0x55dff2872640_0 .net "neigh_empty_out", 0 0, v0x55dff286f4c0_0;  alias, 1 drivers
v0x55dff2872710_0 .net "neigh_fifo_out", 31 0, v0x55dff286f310_0;  alias, 1 drivers
v0x55dff28727e0_0 .net "neigh_full_out", 0 0, v0x55dff286f750_0;  alias, 1 drivers
v0x55dff28728b0_0 .net "neigh_valid_out", 0 0, v0x55dff286fc90_0;  alias, 1 drivers
v0x55dff2872980_0 .net "pos_deq_in", 0 0, v0x55dff2876c30_0;  1 drivers
v0x55dff2872a50_0 .net "pos_empty_out", 0 0, v0x55dff28709e0_0;  alias, 1 drivers
v0x55dff2872b20_0 .net "pos_full_out", 0 0, v0x55dff2870cc0_0;  alias, 1 drivers
v0x55dff2872bf0_0 .var "reached_neigh_end_out", 0 0;
v0x55dff2872c90_0 .var "ready_out", 0 0;
v0x55dff2872d30_0 .var "req_ready_d", 0 0;
v0x55dff2872dd0_0 .var "req_ready_n", 0 0;
v0x55dff2872e70_0 .var "req_ready_v", 0 0;
v0x55dff2872f10_0 .net "rst_in", 0 0, v0x55dff2876fa0_0;  alias, 1 drivers
v0x55dff2872fb0_0 .net "v_addr_in", 31 0, v0x55dff2877040_0;  1 drivers
v0x55dff2873050_0 .var "valid_bit", 0 0;
v0x55dff28730f0_0 .net "valid_in", 0 0, v0x55dff28770e0_0;  1 drivers
v0x55dff2873190_0 .var "visited_req_out", 31 0;
v0x55dff2873230_0 .var "visited_req_valid", 0 0;
v0x55dff28732d0_0 .net "visited_val_returned", 31 0, L_0x55dff2887f30;  1 drivers
v0x55dff28733b0_0 .net "visited_val_returned_valid", 0 0, v0x55dff28757c0_0;  alias, 1 drivers
L_0x55dff28879a0 .cmp/ne 32, v0x55dff2834260_0, L_0x7f3f61c43450;
L_0x55dff2887b10 .concat [ 4 28 0 0], v0x55dff2871b50_0, L_0x7f3f61c43498;
L_0x55dff2887d70 .cmp/gt 32, L_0x7f3f61c434e0, L_0x55dff2887b10;
S_0x55dff286ea50 .scope module, "neighbors" "FIFO" 7 88, 8 4 0, S_0x55dff286e520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x55dff286dbe0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x55dff286dc20 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000000000100>;
v0x55dff286f250_0 .net "clk_in", 0 0, v0x55dff2875c10_0;  alias, 1 drivers
v0x55dff286f310_0 .var "data_out", 31 0;
v0x55dff286f3f0_0 .net "deq_in", 0 0, v0x55dff2876650_0;  alias, 1 drivers
v0x55dff286f4c0_0 .var "empty_out", 0 0;
v0x55dff286f580_0 .net "enq_data_in", 31 0, v0x55dff2834260_0;  alias, 1 drivers
v0x55dff286f690_0 .net "enq_in", 0 0, L_0x55dff28305e0;  1 drivers
v0x55dff286f750_0 .var "full_out", 0 0;
v0x55dff286f810 .array "queue", 0 3, 31 0;
v0x55dff286f8d0_0 .var "read_ptr", 2 0;
v0x55dff286fa40_0 .net "rst_in", 0 0, v0x55dff2876fa0_0;  alias, 1 drivers
v0x55dff286fb70 .array "valid", 0 3, 0 0;
v0x55dff286fc90_0 .var "valid_out", 0 0;
v0x55dff286fd50_0 .var "write_ptr", 2 0;
v0x55dff286fb70_0 .array/port v0x55dff286fb70, 0;
v0x55dff286fb70_1 .array/port v0x55dff286fb70, 1;
E_0x55dff281a640/0 .event edge, v0x55dff286f8d0_0, v0x55dff286fd50_0, v0x55dff286fb70_0, v0x55dff286fb70_1;
v0x55dff286fb70_2 .array/port v0x55dff286fb70, 2;
v0x55dff286fb70_3 .array/port v0x55dff286fb70, 3;
E_0x55dff281a640/1 .event edge, v0x55dff286fb70_2, v0x55dff286fb70_3;
E_0x55dff281a640 .event/or E_0x55dff281a640/0, E_0x55dff281a640/1;
S_0x55dff286ef50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 27, 8 27 0, S_0x55dff286ea50;
 .timescale -9 -12;
v0x55dff286f150_0 .var/2s "i", 31 0;
S_0x55dff286ff50 .scope module, "position" "FIFO" 7 103, 8 4 0, S_0x55dff286e520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x55dff2870100 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x55dff2870140 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000000010000>;
v0x55dff2870770_0 .net "clk_in", 0 0, v0x55dff2875c10_0;  alias, 1 drivers
v0x55dff2870830_0 .var "data_out", 31 0;
v0x55dff2870910_0 .net "deq_in", 0 0, v0x55dff2876c30_0;  alias, 1 drivers
v0x55dff28709e0_0 .var "empty_out", 0 0;
v0x55dff2870aa0_0 .net "enq_data_in", 31 0, L_0x55dff2840910;  alias, 1 drivers
v0x55dff2870c00_0 .net "enq_in", 0 0, L_0x55dff2830cf0;  1 drivers
v0x55dff2870cc0_0 .var "full_out", 0 0;
v0x55dff2870d80 .array "queue", 0 15, 31 0;
v0x55dff2870e40_0 .var "read_ptr", 4 0;
v0x55dff2870f20_0 .net "rst_in", 0 0, v0x55dff2876fa0_0;  alias, 1 drivers
v0x55dff2870fc0 .array "valid", 0 15, 0 0;
v0x55dff28712f0_0 .var "valid_out", 0 0;
v0x55dff28713b0_0 .var "write_ptr", 4 0;
v0x55dff2870fc0_0 .array/port v0x55dff2870fc0, 0;
v0x55dff2870fc0_1 .array/port v0x55dff2870fc0, 1;
E_0x55dff2819b40/0 .event edge, v0x55dff2870e40_0, v0x55dff28713b0_0, v0x55dff2870fc0_0, v0x55dff2870fc0_1;
v0x55dff2870fc0_2 .array/port v0x55dff2870fc0, 2;
v0x55dff2870fc0_3 .array/port v0x55dff2870fc0, 3;
v0x55dff2870fc0_4 .array/port v0x55dff2870fc0, 4;
v0x55dff2870fc0_5 .array/port v0x55dff2870fc0, 5;
E_0x55dff2819b40/1 .event edge, v0x55dff2870fc0_2, v0x55dff2870fc0_3, v0x55dff2870fc0_4, v0x55dff2870fc0_5;
v0x55dff2870fc0_6 .array/port v0x55dff2870fc0, 6;
v0x55dff2870fc0_7 .array/port v0x55dff2870fc0, 7;
v0x55dff2870fc0_8 .array/port v0x55dff2870fc0, 8;
v0x55dff2870fc0_9 .array/port v0x55dff2870fc0, 9;
E_0x55dff2819b40/2 .event edge, v0x55dff2870fc0_6, v0x55dff2870fc0_7, v0x55dff2870fc0_8, v0x55dff2870fc0_9;
v0x55dff2870fc0_10 .array/port v0x55dff2870fc0, 10;
v0x55dff2870fc0_11 .array/port v0x55dff2870fc0, 11;
v0x55dff2870fc0_12 .array/port v0x55dff2870fc0, 12;
v0x55dff2870fc0_13 .array/port v0x55dff2870fc0, 13;
E_0x55dff2819b40/3 .event edge, v0x55dff2870fc0_10, v0x55dff2870fc0_11, v0x55dff2870fc0_12, v0x55dff2870fc0_13;
v0x55dff2870fc0_14 .array/port v0x55dff2870fc0, 14;
v0x55dff2870fc0_15 .array/port v0x55dff2870fc0, 15;
E_0x55dff2819b40/4 .event edge, v0x55dff2870fc0_14, v0x55dff2870fc0_15;
E_0x55dff2819b40 .event/or E_0x55dff2819b40/0, E_0x55dff2819b40/1, E_0x55dff2819b40/2, E_0x55dff2819b40/3, E_0x55dff2819b40/4;
S_0x55dff2870470 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 27, 8 27 0, S_0x55dff286ff50;
 .timescale -9 -12;
v0x55dff2870670_0 .var/2s "i", 31 0;
S_0x55dff28737f0 .scope module, "vmem" "visited" 3 59, 9 10 0, S_0x55dff2838d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "v_addr_in";
    .port_info 3 /INPUT 1 "v_addr_valid_in";
    .port_info 4 /OUTPUT 1 "visited_out";
    .port_info 5 /OUTPUT 1 "valid_v_out";
P_0x55dff28739b0 .param/l "PROC_BITS" 0 9 10, +C4<00000000000000000000000000000000>;
v0x55dff28751f0_0 .net "clk_in", 0 0, v0x55dff2875c10_0;  alias, 1 drivers
v0x55dff28753c0_0 .var "counter2", 1 0;
v0x55dff28754a0_0 .net "rst_in", 0 0, v0x55dff2876fa0_0;  alias, 1 drivers
v0x55dff2875650_0 .net "v_addr_in", 31 0, v0x55dff2873190_0;  alias, 1 drivers
v0x55dff2875720_0 .net "v_addr_valid_in", 0 0, v0x55dff2873230_0;  alias, 1 drivers
v0x55dff28757c0_0 .var "valid_v_out", 0 0;
v0x55dff2875890_0 .net "visited", 0 0, L_0x55dff2834140;  1 drivers
v0x55dff2875960_0 .var "visited_out", 0 0;
v0x55dff2875a00_0 .var "write_v_valid_in", 0 0;
L_0x55dff2887810 .part v0x55dff2873190_0, 0, 10;
S_0x55dff2873b20 .scope module, "bram_3_2" "xilinx_single_port_ram_read_first" 9 125, 6 10 0, S_0x55dff28737f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 1 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 1 "douta";
P_0x55dff2872360 .param/str "INIT_FILE" 0 6 14, "data/empty.mem";
P_0x55dff28723a0 .param/l "RAM_DEPTH" 0 6 12, +C4<00000000000000000000010000000000>;
P_0x55dff28723e0 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_0x55dff2872420 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000000001>;
v0x55dff28748d0 .array "BRAM", 0 1023, 0 0;
v0x55dff2874990_0 .net "addra", 9 0, L_0x55dff2887810;  1 drivers
v0x55dff2874a70_0 .net "clka", 0 0, v0x55dff2875c10_0;  alias, 1 drivers
L_0x7f3f61c43378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55dff2874b40_0 .net "dina", 0 0, L_0x7f3f61c43378;  1 drivers
v0x55dff2874c00_0 .net "douta", 0 0, L_0x55dff2834140;  alias, 1 drivers
L_0x7f3f61c433c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55dff2874d30_0 .net "ena", 0 0, L_0x7f3f61c433c0;  1 drivers
v0x55dff2874df0_0 .var "ram_data", 0 0;
L_0x7f3f61c43408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55dff2874ed0_0 .net "regcea", 0 0, L_0x7f3f61c43408;  1 drivers
v0x55dff2874f90_0 .net "rsta", 0 0, v0x55dff2876fa0_0;  alias, 1 drivers
v0x55dff2875030_0 .net "wea", 0 0, v0x55dff2875a00_0;  1 drivers
S_0x55dff2874000 .scope function.vec4.u32, "clogb2" "clogb2" 6 74, 6 74 0, S_0x55dff2873b20;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x55dff2874000
v0x55dff2874300_0 .var/i "depth", 31 0;
TD_graph_fetch_tb.vmem.bram_3_2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0x55dff2874300_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x55dff2874300_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55dff2874300_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0x55dff28743e0 .scope generate, "output_register" "output_register" 6 51, 6 51 0, S_0x55dff2873b20;
 .timescale -9 -12;
L_0x55dff2834140 .functor BUFZ 1, v0x55dff28745e0_0, C4<0>, C4<0>, C4<0>;
v0x55dff28745e0_0 .var "douta_reg", 0 0;
S_0x55dff28746c0 .scope generate, "use_init_file" "use_init_file" 6 31, 6 31 0, S_0x55dff2873b20;
 .timescale -9 -12;
    .scope S_0x55dff286aaa0;
T_3 ;
    %vpi_call/w 5 51 "$readmemh", P_0x55dff2842d90, v0x55dff2830700, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55dff286a7e0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dff2834d80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dff2834260_0, 0, 32;
    %end;
    .thread T_4, $init;
    .scope S_0x55dff286a7e0;
T_5 ;
    %wait E_0x55dff2818390;
    %load/vec4 v0x55dff286b7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dff2834d80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55dff286b660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55dff286b4a0_0;
    %assign/vec4 v0x55dff2834d80_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55dff286a7e0;
T_6 ;
    %wait E_0x55dff2818390;
    %load/vec4 v0x55dff286b8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dff2834260_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55dff286b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55dff286b580_0;
    %assign/vec4 v0x55dff2834260_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55dff27b9750;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dff286b4a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dff286b580_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x55dff27b9750;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dff286b3c0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x55dff286b3c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55dff2830700, v0x55dff286b3c0_0 > {0 0 0};
    %load/vec4 v0x55dff286b3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55dff286b3c0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x55dff27b9750;
T_9 ;
    %wait E_0x55dff2818390;
    %load/vec4 v0x55dff286b240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55dff286b970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55dff286aee0_0;
    %load/vec4 v0x55dff2830e10_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dff2830700, 0, 4;
T_9.2 ;
    %load/vec4 v0x55dff2830e10_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55dff2830700, 4;
    %assign/vec4 v0x55dff286b4a0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55dff27b9750;
T_10 ;
    %wait E_0x55dff2818390;
    %load/vec4 v0x55dff286b300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55dff286ba10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55dff286afa0_0;
    %load/vec4 v0x55dff27b6ac0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dff2830700, 0, 4;
T_10.2 ;
    %load/vec4 v0x55dff27b6ac0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55dff2830700, 4;
    %assign/vec4 v0x55dff286b580_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55dff286c930;
T_11 ;
    %vpi_call/w 6 33 "$readmemh", P_0x55dff286be80, v0x55dff286cb40, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x55dff286c650;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dff286c850_0, 0, 32;
    %end;
    .thread T_12, $init;
    .scope S_0x55dff286c650;
T_13 ;
    %wait E_0x55dff2818390;
    %load/vec4 v0x55dff286d250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dff286c850_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55dff286d190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55dff286d0b0_0;
    %assign/vec4 v0x55dff286c850_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55dff286bcd0;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dff286d0b0_0, 0, 32;
    %end;
    .thread T_14, $init;
    .scope S_0x55dff286bcd0;
T_15 ;
    %wait E_0x55dff2818390;
    %load/vec4 v0x55dff286cff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x55dff286d2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x55dff286ce00_0;
    %load/vec4 v0x55dff286cc00_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dff286cb40, 0, 4;
T_15.2 ;
    %load/vec4 v0x55dff286cc00_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55dff286cb40, 4;
    %assign/vec4 v0x55dff286d0b0_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55dff284c8a0;
T_16 ;
    %wait E_0x55dff2818390;
    %load/vec4 v0x55dff286e1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55dff286d5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff286d6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff286d6a0_0, 0;
T_16.0 ;
    %load/vec4 v0x55dff286df90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55dff286d740_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55dff286d740_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55dff286d740_0, 0;
T_16.3 ;
    %load/vec4 v0x55dff286dd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55dff286d5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff286db40_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55dff286d5c0_0, 0;
T_16.5 ;
    %load/vec4 v0x55dff286d5c0_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_16.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff286db40_0, 0;
    %load/vec4 v0x55dff286dd30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55dff286d5c0_0, 0;
T_16.8 ;
    %jmp T_16.7;
T_16.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff286db40_0, 0;
T_16.7 ;
    %load/vec4 v0x55dff286ddf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff286d6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff286dc70_0, 0;
    %jmp T_16.11;
T_16.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff286d6a0_0, 0;
T_16.11 ;
    %load/vec4 v0x55dff286d6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff286dc70_0, 0;
    %load/vec4 v0x55dff286ddf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff286d6a0_0, 0;
T_16.14 ;
    %jmp T_16.13;
T_16.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff286dc70_0, 0;
T_16.13 ;
    %load/vec4 v0x55dff286d740_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_16.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff286e110_0, 0;
    %jmp T_16.17;
T_16.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff286e110_0, 0;
T_16.17 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55dff28746c0;
T_17 ;
    %vpi_call/w 6 33 "$readmemh", P_0x55dff2872360, v0x55dff28748d0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x55dff28743e0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff28745e0_0, 0, 1;
    %end;
    .thread T_18, $init;
    .scope S_0x55dff28743e0;
T_19 ;
    %wait E_0x55dff2818390;
    %load/vec4 v0x55dff2874f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff28745e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55dff2874ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x55dff2874df0_0;
    %assign/vec4 v0x55dff28745e0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55dff2873b20;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2874df0_0, 0, 1;
    %end;
    .thread T_20, $init;
    .scope S_0x55dff2873b20;
T_21 ;
    %wait E_0x55dff2818390;
    %load/vec4 v0x55dff2874d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x55dff2875030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x55dff2874b40_0;
    %load/vec4 v0x55dff2874990_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dff28748d0, 0, 4;
T_21.2 ;
    %load/vec4 v0x55dff2874990_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55dff28748d0, 4;
    %assign/vec4 v0x55dff2874df0_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55dff28737f0;
T_22 ;
    %wait E_0x55dff2818390;
    %load/vec4 v0x55dff28754a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff28757c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff2875960_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55dff2875720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55dff28753c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff28757c0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x55dff28753c0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.4, 4;
    %load/vec4 v0x55dff2875890_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff28757c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff2875960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55dff28753c0_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff2875a00_0, 0;
    %load/vec4 v0x55dff28753c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55dff28753c0_0, 0;
T_22.7 ;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x55dff28753c0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_22.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff28757c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff2875960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55dff28753c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff2875a00_0, 0;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v0x55dff28753c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_22.10, 5;
    %load/vec4 v0x55dff28753c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55dff28753c0_0, 0;
    %jmp T_22.11;
T_22.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff28757c0_0, 0;
T_22.11 ;
T_22.9 ;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55dff286ea50;
T_23 ;
Ewait_0 .event/or E_0x55dff281a640, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55dff286f8d0_0;
    %load/vec4 v0x55dff286fd50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dff286f8d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55dff286fb70, 4;
    %nor/r;
    %and;
    %store/vec4 v0x55dff286f4c0_0, 0, 1;
    %load/vec4 v0x55dff286f8d0_0;
    %load/vec4 v0x55dff286fd50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dff286f8d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55dff286fb70, 4;
    %and;
    %store/vec4 v0x55dff286f750_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55dff286ea50;
T_24 ;
    %wait E_0x55dff2818390;
    %load/vec4 v0x55dff286fa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %fork t_1, S_0x55dff286ef50;
    %jmp t_0;
    .scope S_0x55dff286ef50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dff286f150_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x55dff286f150_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55dff286f150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dff286f810, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x55dff286f150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dff286fb70, 0, 4;
    %load/vec4 v0x55dff286f150_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55dff286f150_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %end;
    .scope S_0x55dff286ea50;
t_0 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dff286f310_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55dff286f8d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55dff286fd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff286fc90_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55dff286f3f0_0;
    %load/vec4 v0x55dff286f4c0_0;
    %nor/r;
    %and;
    %load/vec4 v0x55dff286f8d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55dff286fb70, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x55dff286f8d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55dff286f810, 4;
    %assign/vec4 v0x55dff286f310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff286fc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55dff286f8d0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dff286fb70, 0, 4;
    %load/vec4 v0x55dff286f8d0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_24.6, 8;
    %load/vec4 v0x55dff286f8d0_0;
    %addi 1, 0, 3;
    %jmp/1 T_24.7, 8;
T_24.6 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_24.7, 8;
 ; End of false expr.
    %blend;
T_24.7;
    %assign/vec4 v0x55dff286f8d0_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff286fc90_0, 0;
T_24.5 ;
    %load/vec4 v0x55dff286f690_0;
    %load/vec4 v0x55dff286f750_0;
    %nor/r;
    %and;
    %load/vec4 v0x55dff286fd50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55dff286fb70, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %load/vec4 v0x55dff286f580_0;
    %load/vec4 v0x55dff286fd50_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dff286f810, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55dff286fd50_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dff286fb70, 0, 4;
    %load/vec4 v0x55dff286fd50_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_24.10, 8;
    %load/vec4 v0x55dff286fd50_0;
    %addi 1, 0, 3;
    %jmp/1 T_24.11, 8;
T_24.10 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_24.11, 8;
 ; End of false expr.
    %blend;
T_24.11;
    %assign/vec4 v0x55dff286fd50_0, 0;
T_24.8 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55dff286ff50;
T_25 ;
Ewait_1 .event/or E_0x55dff2819b40, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55dff2870e40_0;
    %load/vec4 v0x55dff28713b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dff2870e40_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55dff2870fc0, 4;
    %nor/r;
    %and;
    %store/vec4 v0x55dff28709e0_0, 0, 1;
    %load/vec4 v0x55dff2870e40_0;
    %load/vec4 v0x55dff28713b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55dff2870e40_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55dff2870fc0, 4;
    %and;
    %store/vec4 v0x55dff2870cc0_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x55dff286ff50;
T_26 ;
    %wait E_0x55dff2818390;
    %load/vec4 v0x55dff2870f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %fork t_3, S_0x55dff2870470;
    %jmp t_2;
    .scope S_0x55dff2870470;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dff2870670_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x55dff2870670_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55dff2870670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dff2870d80, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x55dff2870670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dff2870fc0, 0, 4;
    %load/vec4 v0x55dff2870670_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55dff2870670_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %end;
    .scope S_0x55dff286ff50;
t_2 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dff2870830_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dff2870e40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55dff28713b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff28712f0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x55dff2870910_0;
    %load/vec4 v0x55dff28709e0_0;
    %nor/r;
    %and;
    %load/vec4 v0x55dff2870e40_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55dff2870fc0, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x55dff2870e40_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55dff2870d80, 4;
    %assign/vec4 v0x55dff2870830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff28712f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55dff2870e40_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dff2870fc0, 0, 4;
    %load/vec4 v0x55dff2870e40_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_26.6, 8;
    %load/vec4 v0x55dff2870e40_0;
    %addi 1, 0, 5;
    %jmp/1 T_26.7, 8;
T_26.6 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_26.7, 8;
 ; End of false expr.
    %blend;
T_26.7;
    %assign/vec4 v0x55dff2870e40_0, 0;
    %jmp T_26.5;
T_26.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff28712f0_0, 0;
T_26.5 ;
    %load/vec4 v0x55dff2870c00_0;
    %load/vec4 v0x55dff2870cc0_0;
    %nor/r;
    %and;
    %load/vec4 v0x55dff28713b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55dff2870fc0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %load/vec4 v0x55dff2870aa0_0;
    %load/vec4 v0x55dff28713b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dff2870d80, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55dff28713b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dff2870fc0, 0, 4;
    %load/vec4 v0x55dff28713b0_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_26.10, 8;
    %load/vec4 v0x55dff28713b0_0;
    %addi 1, 0, 5;
    %jmp/1 T_26.11, 8;
T_26.10 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_26.11, 8;
 ; End of false expr.
    %blend;
T_26.11;
    %assign/vec4 v0x55dff28713b0_0, 0;
T_26.8 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55dff286e520;
T_27 ;
    %wait E_0x55dff2818390;
    %load/vec4 v0x55dff2872f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff2872c90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55dff2871b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff28722c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff28724a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff2872dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff2872d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff2872e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff2872bf0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x55dff28730f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x55dff2872fb0_0;
    %addi 5, 0, 32;
    %assign/vec4 v0x55dff2872050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff28724a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff2872dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff2872d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff2872e70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55dff2871b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff2872bf0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x55dff2871ec0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55dff28721f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x55dff2871ec0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55dff2871f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff28722c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff2872e70_0, 0;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x55dff2872e70_0;
    %load/vec4 v0x55dff2872120_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v0x55dff2871ec0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55dff2871f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff28722c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff28722c0_0, 0;
    %load/vec4 v0x55dff2871e20_0;
    %assign/vec4 v0x55dff2873190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff2873230_0, 0;
    %load/vec4 v0x55dff2871e20_0;
    %pad/u 1;
    %assign/vec4 v0x55dff2873050_0, 0;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v0x55dff2872e70_0;
    %load/vec4 v0x55dff28733b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %load/vec4 v0x55dff28732d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff2872d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff2872e70_0, 0;
    %jmp T_27.11;
T_27.10 ;
    %load/vec4 v0x55dff2871f60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55dff2871f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff28722c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff2872e70_0, 0;
T_27.11 ;
    %jmp T_27.9;
T_27.8 ;
    %load/vec4 v0x55dff2872d30_0;
    %load/vec4 v0x55dff2871f60_0;
    %load/vec4 v0x55dff2871ec0_0;
    %subi 4294967293, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.12, 8;
    %load/vec4 v0x55dff2871f60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55dff2871f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff28722c0_0, 0;
    %jmp T_27.13;
T_27.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff28722c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff2872d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff2873230_0, 0;
T_27.13 ;
T_27.9 ;
T_27.7 ;
T_27.5 ;
    %load/vec4 v0x55dff2871ec0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x55dff2871b50_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.14, 8;
    %load/vec4 v0x55dff28727e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff2872dd0_0, 0;
    %jmp T_27.17;
T_27.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff28724a0_0, 0;
    %load/vec4 v0x55dff2872050_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55dff2872050_0, 0;
T_27.17 ;
    %jmp T_27.15;
T_27.14 ;
    %load/vec4 v0x55dff2872dd0_0;
    %load/vec4 v0x55dff28727e0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.18, 8;
    %load/vec4 v0x55dff2872050_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55dff2872050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff28724a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff2872dd0_0, 0;
    %jmp T_27.19;
T_27.18 ;
    %load/vec4 v0x55dff28727e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff2872dd0_0, 0;
T_27.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff28724a0_0, 0;
T_27.19 ;
T_27.15 ;
    %load/vec4 v0x55dff2871ec0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dff2872bf0_0, 0;
    %jmp T_27.23;
T_27.22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dff2872bf0_0, 0;
T_27.23 ;
    %load/vec4 v0x55dff2872120_0;
    %load/vec4 v0x55dff2872b20_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.24, 8;
    %load/vec4 v0x55dff2871b50_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_27.26, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_27.27, 8;
T_27.26 ; End of true expr.
    %load/vec4 v0x55dff2871b50_0;
    %addi 1, 0, 4;
    %jmp/0 T_27.27, 8;
 ; End of false expr.
    %blend;
T_27.27;
    %assign/vec4 v0x55dff2871b50_0, 0;
T_27.24 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55dff2838d50;
T_28 ;
    %delay 5000, 0;
    %load/vec4 v0x55dff2875c10_0;
    %nor/r;
    %store/vec4 v0x55dff2875c10_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55dff2838d50;
T_29 ;
    %vpi_call/w 3 130 "$dumpfile", "graph_fetch_tb.vcd" {0 0 0};
    %vpi_call/w 3 131 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55dff2838d50 {0 0 0};
    %vpi_call/w 3 132 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2875c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876fa0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55dff2877040_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff28770e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876fa0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876fa0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55dff2877040_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff28770e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff28770e0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876650_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876650_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876650_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876650_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 300000, 0;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x55dff2877040_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff28770e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff28770e0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876650_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876650_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876650_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876650_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876650_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876650_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x55dff2877040_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff28770e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff28770e0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876c30_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876650_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876650_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876650_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876650_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dff2876650_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dff2876650_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 3 305 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 306 "$finish" {0 0 0};
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "sim/graph_fetch_tb.sv";
    "hdl/storage.sv";
    "hdl/xilinx_true_dual_port_read_first_2_clock_ram.v";
    "hdl/xilinx_single_port_ram_read_first.v";
    "hdl/graph_fetch.sv";
    "hdl/fifo.sv";
    "hdl/visited.sv";
