{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647651036659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647651036659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 18:50:36 2022 " "Processing started: Fri Mar 18 18:50:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647651036659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647651036659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reloj4 -c reloj4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off reloj4 -c reloj4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647651036659 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647651037381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647651037381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos_fpga/crono59m/crono59m.v 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos_fpga/crono59m/crono59m.v" { { "Info" "ISGN_ENTITY_NAME" "1 crono59m " "Found entity 1: crono59m" {  } { { "../crono59m/crono59m.v" "" { Text "C:/Proyectos_FPGA/crono59m/crono59m.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647651050833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647651050833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos_fpga/reloj2/reloj2.v 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos_fpga/reloj2/reloj2.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj2 " "Found entity 1: reloj2" {  } { { "../reloj2/reloj2.v" "" { Text "C:/Proyectos_FPGA/reloj2/reloj2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647651050849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647651050849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj4.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj4.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj4 " "Found entity 1: reloj4" {  } { { "reloj4.v" "" { Text "C:/Proyectos_FPGA/reloj4/reloj4.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647651050849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647651050849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reloj4 " "Elaborating entity \"reloj4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647651050911 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 reloj4.v(36) " "Verilog HDL assignment warning at reloj4.v(36): truncated value with size 32 to match size of target (1)" {  } { { "reloj4.v" "" { Text "C:/Proyectos_FPGA/reloj4/reloj4.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647651050911 "|reloj4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 reloj4.v(41) " "Verilog HDL assignment warning at reloj4.v(41): truncated value with size 32 to match size of target (1)" {  } { { "reloj4.v" "" { Text "C:/Proyectos_FPGA/reloj4/reloj4.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647651050911 "|reloj4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 reloj4.v(44) " "Verilog HDL assignment warning at reloj4.v(44): truncated value with size 32 to match size of target (1)" {  } { { "reloj4.v" "" { Text "C:/Proyectos_FPGA/reloj4/reloj4.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647651050911 "|reloj4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj2 reloj2:x0 " "Elaborating entity \"reloj2\" for hierarchy \"reloj2:x0\"" {  } { { "reloj4.v" "x0" { Text "C:/Proyectos_FPGA/reloj4/reloj4.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647651050911 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 reloj2.v(38) " "Verilog HDL assignment warning at reloj2.v(38): truncated value with size 32 to match size of target (6)" {  } { { "../reloj2/reloj2.v" "" { Text "C:/Proyectos_FPGA/reloj2/reloj2.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647651050911 "|reloj4|reloj2:x0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reloj2.v(49) " "Verilog HDL assignment warning at reloj2.v(49): truncated value with size 32 to match size of target (4)" {  } { { "../reloj2/reloj2.v" "" { Text "C:/Proyectos_FPGA/reloj2/reloj2.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647651050911 "|reloj4|reloj2:x0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reloj2.v(59) " "Verilog HDL assignment warning at reloj2.v(59): truncated value with size 32 to match size of target (4)" {  } { { "../reloj2/reloj2.v" "" { Text "C:/Proyectos_FPGA/reloj2/reloj2.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647651050911 "|reloj4|reloj2:x0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reloj2.v(69) " "Verilog HDL assignment warning at reloj2.v(69): truncated value with size 32 to match size of target (4)" {  } { { "../reloj2/reloj2.v" "" { Text "C:/Proyectos_FPGA/reloj2/reloj2.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647651050911 "|reloj4|reloj2:x0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reloj2.v(81) " "Verilog HDL assignment warning at reloj2.v(81): truncated value with size 32 to match size of target (4)" {  } { { "../reloj2/reloj2.v" "" { Text "C:/Proyectos_FPGA/reloj2/reloj2.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647651050911 "|reloj4|reloj2:x0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crono59m crono59m:x1 " "Elaborating entity \"crono59m\" for hierarchy \"crono59m:x1\"" {  } { { "reloj4.v" "x1" { Text "C:/Proyectos_FPGA/reloj4/reloj4.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647651050986 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crono59m.v(32) " "Verilog HDL assignment warning at crono59m.v(32): truncated value with size 32 to match size of target (1)" {  } { { "../crono59m/crono59m.v" "" { Text "C:/Proyectos_FPGA/crono59m/crono59m.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647651050986 "|reloj4|crono59m:x1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crono59m.v(38) " "Verilog HDL assignment warning at crono59m.v(38): truncated value with size 32 to match size of target (1)" {  } { { "../crono59m/crono59m.v" "" { Text "C:/Proyectos_FPGA/crono59m/crono59m.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647651050986 "|reloj4|crono59m:x1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crono59m.v(43) " "Verilog HDL assignment warning at crono59m.v(43): truncated value with size 32 to match size of target (1)" {  } { { "../crono59m/crono59m.v" "" { Text "C:/Proyectos_FPGA/crono59m/crono59m.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647651050986 "|reloj4|crono59m:x1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 crono59m.v(58) " "Verilog HDL assignment warning at crono59m.v(58): truncated value with size 32 to match size of target (4)" {  } { { "../crono59m/crono59m.v" "" { Text "C:/Proyectos_FPGA/crono59m/crono59m.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647651050986 "|reloj4|crono59m:x1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 crono59m.v(73) " "Verilog HDL assignment warning at crono59m.v(73): truncated value with size 32 to match size of target (4)" {  } { { "../crono59m/crono59m.v" "" { Text "C:/Proyectos_FPGA/crono59m/crono59m.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647651050986 "|reloj4|crono59m:x1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 crono59m.v(87) " "Verilog HDL assignment warning at crono59m.v(87): truncated value with size 32 to match size of target (4)" {  } { { "../crono59m/crono59m.v" "" { Text "C:/Proyectos_FPGA/crono59m/crono59m.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647651050986 "|reloj4|crono59m:x1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 crono59m.v(101) " "Verilog HDL assignment warning at crono59m.v(101): truncated value with size 32 to match size of target (4)" {  } { { "../crono59m/crono59m.v" "" { Text "C:/Proyectos_FPGA/crono59m/crono59m.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647651050986 "|reloj4|crono59m:x1"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647651051565 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647651051565 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647651051565 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647651051565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647651051682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 18 18:50:51 2022 " "Processing ended: Fri Mar 18 18:50:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647651051682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647651051682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647651051682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647651051682 ""}
