Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri May 27 09:20:15 2022
| Host         : GSXAMPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Counter100_updown_timing_summary_routed.rpt -pb Counter100_updown_timing_summary_routed.pb -rpx Counter100_updown_timing_summary_routed.rpx -warn_on_violation
| Design       : Counter100_updown
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: Clk_div_100Mhz_1Hz/temporal_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Clk_div_100Mhz_50Hz/temporal_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Units_counter_block/C_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.717        0.000                      0                   92        0.263        0.000                      0                   92        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.717        0.000                      0                   92        0.263        0.000                      0                   92        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 Clk_div_100Mhz_50Hz/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_div_100Mhz_50Hz/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.054ns (27.729%)  route 2.747ns (72.271%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.620     5.141    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  Clk_div_100Mhz_50Hz/counter_reg[8]/Q
                         net (fo=2, routed)           0.823     6.421    Clk_div_100Mhz_50Hz/counter_reg_n_0_[8]
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.545 f  Clk_div_100Mhz_50Hz/temporal_i_3/O
                         net (fo=2, routed)           0.813     7.358    Clk_div_100Mhz_50Hz/temporal_i_3_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     7.504 f  Clk_div_100Mhz_50Hz/counter[19]_i_2/O
                         net (fo=1, routed)           0.452     7.956    Clk_div_100Mhz_50Hz/counter[19]_i_2_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I0_O)        0.328     8.284 r  Clk_div_100Mhz_50Hz/counter[19]_i_1/O
                         net (fo=19, routed)          0.659     8.942    Clk_div_100Mhz_50Hz/temporal
    SLICE_X65Y29         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.508    14.849    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429    14.659    Clk_div_100Mhz_50Hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 Clk_div_100Mhz_50Hz/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_div_100Mhz_50Hz/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.054ns (27.729%)  route 2.747ns (72.271%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.620     5.141    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  Clk_div_100Mhz_50Hz/counter_reg[8]/Q
                         net (fo=2, routed)           0.823     6.421    Clk_div_100Mhz_50Hz/counter_reg_n_0_[8]
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.545 f  Clk_div_100Mhz_50Hz/temporal_i_3/O
                         net (fo=2, routed)           0.813     7.358    Clk_div_100Mhz_50Hz/temporal_i_3_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     7.504 f  Clk_div_100Mhz_50Hz/counter[19]_i_2/O
                         net (fo=1, routed)           0.452     7.956    Clk_div_100Mhz_50Hz/counter[19]_i_2_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I0_O)        0.328     8.284 r  Clk_div_100Mhz_50Hz/counter[19]_i_1/O
                         net (fo=19, routed)          0.659     8.942    Clk_div_100Mhz_50Hz/temporal
    SLICE_X65Y29         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.508    14.849    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429    14.659    Clk_div_100Mhz_50Hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 Clk_div_100Mhz_50Hz/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_div_100Mhz_50Hz/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.054ns (27.729%)  route 2.747ns (72.271%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.620     5.141    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  Clk_div_100Mhz_50Hz/counter_reg[8]/Q
                         net (fo=2, routed)           0.823     6.421    Clk_div_100Mhz_50Hz/counter_reg_n_0_[8]
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.545 f  Clk_div_100Mhz_50Hz/temporal_i_3/O
                         net (fo=2, routed)           0.813     7.358    Clk_div_100Mhz_50Hz/temporal_i_3_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     7.504 f  Clk_div_100Mhz_50Hz/counter[19]_i_2/O
                         net (fo=1, routed)           0.452     7.956    Clk_div_100Mhz_50Hz/counter[19]_i_2_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I0_O)        0.328     8.284 r  Clk_div_100Mhz_50Hz/counter[19]_i_1/O
                         net (fo=19, routed)          0.659     8.942    Clk_div_100Mhz_50Hz/temporal
    SLICE_X65Y29         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.508    14.849    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[19]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.429    14.659    Clk_div_100Mhz_50Hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 Clk_div_100Mhz_50Hz/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_div_100Mhz_50Hz/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.054ns (28.161%)  route 2.689ns (71.839%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.620     5.141    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  Clk_div_100Mhz_50Hz/counter_reg[8]/Q
                         net (fo=2, routed)           0.823     6.421    Clk_div_100Mhz_50Hz/counter_reg_n_0_[8]
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.545 f  Clk_div_100Mhz_50Hz/temporal_i_3/O
                         net (fo=2, routed)           0.813     7.358    Clk_div_100Mhz_50Hz/temporal_i_3_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     7.504 f  Clk_div_100Mhz_50Hz/counter[19]_i_2/O
                         net (fo=1, routed)           0.452     7.956    Clk_div_100Mhz_50Hz/counter[19]_i_2_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I0_O)        0.328     8.284 r  Clk_div_100Mhz_50Hz/counter[19]_i_1/O
                         net (fo=19, routed)          0.600     8.884    Clk_div_100Mhz_50Hz/temporal
    SLICE_X65Y26         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.504    14.845    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[5]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X65Y26         FDRE (Setup_fdre_C_R)       -0.429    14.677    Clk_div_100Mhz_50Hz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 Clk_div_100Mhz_50Hz/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_div_100Mhz_50Hz/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.054ns (28.161%)  route 2.689ns (71.839%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.620     5.141    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  Clk_div_100Mhz_50Hz/counter_reg[8]/Q
                         net (fo=2, routed)           0.823     6.421    Clk_div_100Mhz_50Hz/counter_reg_n_0_[8]
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.545 f  Clk_div_100Mhz_50Hz/temporal_i_3/O
                         net (fo=2, routed)           0.813     7.358    Clk_div_100Mhz_50Hz/temporal_i_3_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     7.504 f  Clk_div_100Mhz_50Hz/counter[19]_i_2/O
                         net (fo=1, routed)           0.452     7.956    Clk_div_100Mhz_50Hz/counter[19]_i_2_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I0_O)        0.328     8.284 r  Clk_div_100Mhz_50Hz/counter[19]_i_1/O
                         net (fo=19, routed)          0.600     8.884    Clk_div_100Mhz_50Hz/temporal
    SLICE_X65Y26         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.504    14.845    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[6]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X65Y26         FDRE (Setup_fdre_C_R)       -0.429    14.677    Clk_div_100Mhz_50Hz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 Clk_div_100Mhz_50Hz/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_div_100Mhz_50Hz/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.054ns (28.161%)  route 2.689ns (71.839%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.620     5.141    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  Clk_div_100Mhz_50Hz/counter_reg[8]/Q
                         net (fo=2, routed)           0.823     6.421    Clk_div_100Mhz_50Hz/counter_reg_n_0_[8]
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.545 f  Clk_div_100Mhz_50Hz/temporal_i_3/O
                         net (fo=2, routed)           0.813     7.358    Clk_div_100Mhz_50Hz/temporal_i_3_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     7.504 f  Clk_div_100Mhz_50Hz/counter[19]_i_2/O
                         net (fo=1, routed)           0.452     7.956    Clk_div_100Mhz_50Hz/counter[19]_i_2_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I0_O)        0.328     8.284 r  Clk_div_100Mhz_50Hz/counter[19]_i_1/O
                         net (fo=19, routed)          0.600     8.884    Clk_div_100Mhz_50Hz/temporal
    SLICE_X65Y26         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.504    14.845    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[7]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X65Y26         FDRE (Setup_fdre_C_R)       -0.429    14.677    Clk_div_100Mhz_50Hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 Clk_div_100Mhz_50Hz/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_div_100Mhz_50Hz/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.054ns (28.161%)  route 2.689ns (71.839%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.620     5.141    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  Clk_div_100Mhz_50Hz/counter_reg[8]/Q
                         net (fo=2, routed)           0.823     6.421    Clk_div_100Mhz_50Hz/counter_reg_n_0_[8]
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.545 f  Clk_div_100Mhz_50Hz/temporal_i_3/O
                         net (fo=2, routed)           0.813     7.358    Clk_div_100Mhz_50Hz/temporal_i_3_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     7.504 f  Clk_div_100Mhz_50Hz/counter[19]_i_2/O
                         net (fo=1, routed)           0.452     7.956    Clk_div_100Mhz_50Hz/counter[19]_i_2_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I0_O)        0.328     8.284 r  Clk_div_100Mhz_50Hz/counter[19]_i_1/O
                         net (fo=19, routed)          0.600     8.884    Clk_div_100Mhz_50Hz/temporal
    SLICE_X65Y26         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.504    14.845    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[8]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X65Y26         FDRE (Setup_fdre_C_R)       -0.429    14.677    Clk_div_100Mhz_50Hz/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 Clk_div_100Mhz_50Hz/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_div_100Mhz_50Hz/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 1.054ns (28.466%)  route 2.649ns (71.534%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.620     5.141    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  Clk_div_100Mhz_50Hz/counter_reg[8]/Q
                         net (fo=2, routed)           0.823     6.421    Clk_div_100Mhz_50Hz/counter_reg_n_0_[8]
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.545 f  Clk_div_100Mhz_50Hz/temporal_i_3/O
                         net (fo=2, routed)           0.813     7.358    Clk_div_100Mhz_50Hz/temporal_i_3_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     7.504 f  Clk_div_100Mhz_50Hz/counter[19]_i_2/O
                         net (fo=1, routed)           0.452     7.956    Clk_div_100Mhz_50Hz/counter[19]_i_2_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I0_O)        0.328     8.284 r  Clk_div_100Mhz_50Hz/counter[19]_i_1/O
                         net (fo=19, routed)          0.560     8.844    Clk_div_100Mhz_50Hz/temporal
    SLICE_X65Y25         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.502    14.843    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[1]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.429    14.653    Clk_div_100Mhz_50Hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 Clk_div_100Mhz_50Hz/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_div_100Mhz_50Hz/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 1.054ns (28.466%)  route 2.649ns (71.534%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.620     5.141    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  Clk_div_100Mhz_50Hz/counter_reg[8]/Q
                         net (fo=2, routed)           0.823     6.421    Clk_div_100Mhz_50Hz/counter_reg_n_0_[8]
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.545 f  Clk_div_100Mhz_50Hz/temporal_i_3/O
                         net (fo=2, routed)           0.813     7.358    Clk_div_100Mhz_50Hz/temporal_i_3_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     7.504 f  Clk_div_100Mhz_50Hz/counter[19]_i_2/O
                         net (fo=1, routed)           0.452     7.956    Clk_div_100Mhz_50Hz/counter[19]_i_2_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I0_O)        0.328     8.284 r  Clk_div_100Mhz_50Hz/counter[19]_i_1/O
                         net (fo=19, routed)          0.560     8.844    Clk_div_100Mhz_50Hz/temporal
    SLICE_X65Y25         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.502    14.843    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[2]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.429    14.653    Clk_div_100Mhz_50Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 Clk_div_100Mhz_50Hz/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_div_100Mhz_50Hz/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 1.054ns (28.466%)  route 2.649ns (71.534%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.620     5.141    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  Clk_div_100Mhz_50Hz/counter_reg[8]/Q
                         net (fo=2, routed)           0.823     6.421    Clk_div_100Mhz_50Hz/counter_reg_n_0_[8]
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.545 f  Clk_div_100Mhz_50Hz/temporal_i_3/O
                         net (fo=2, routed)           0.813     7.358    Clk_div_100Mhz_50Hz/temporal_i_3_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.146     7.504 f  Clk_div_100Mhz_50Hz/counter[19]_i_2/O
                         net (fo=1, routed)           0.452     7.956    Clk_div_100Mhz_50Hz/counter[19]_i_2_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I0_O)        0.328     8.284 r  Clk_div_100Mhz_50Hz/counter[19]_i_1/O
                         net (fo=19, routed)          0.560     8.844    Clk_div_100Mhz_50Hz/temporal
    SLICE_X65Y25         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.502    14.843    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[3]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.429    14.653    Clk_div_100Mhz_50Hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  5.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clk_div_100Mhz_1Hz/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_div_100Mhz_1Hz/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    Clk_div_100Mhz_1Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  Clk_div_100Mhz_1Hz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Clk_div_100Mhz_1Hz/counter_reg[16]/Q
                         net (fo=2, routed)           0.119     1.728    Clk_div_100Mhz_1Hz/counter[16]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  Clk_div_100Mhz_1Hz/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.836    Clk_div_100Mhz_1Hz/data0[16]
    SLICE_X63Y21         FDRE                                         r  Clk_div_100Mhz_1Hz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.854     1.981    Clk_div_100Mhz_1Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  Clk_div_100Mhz_1Hz/counter_reg[16]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    Clk_div_100Mhz_1Hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clk_div_100Mhz_1Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_div_100Mhz_1Hz/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    Clk_div_100Mhz_1Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  Clk_div_100Mhz_1Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Clk_div_100Mhz_1Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.119     1.728    Clk_div_100Mhz_1Hz/counter[20]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  Clk_div_100Mhz_1Hz/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.836    Clk_div_100Mhz_1Hz/data0[20]
    SLICE_X63Y22         FDRE                                         r  Clk_div_100Mhz_1Hz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    Clk_div_100Mhz_1Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  Clk_div_100Mhz_1Hz/counter_reg[20]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    Clk_div_100Mhz_1Hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clk_div_100Mhz_1Hz/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_div_100Mhz_1Hz/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.583     1.466    Clk_div_100Mhz_1Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  Clk_div_100Mhz_1Hz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Clk_div_100Mhz_1Hz/counter_reg[24]/Q
                         net (fo=2, routed)           0.119     1.726    Clk_div_100Mhz_1Hz/counter[24]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  Clk_div_100Mhz_1Hz/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.834    Clk_div_100Mhz_1Hz/data0[24]
    SLICE_X63Y23         FDRE                                         r  Clk_div_100Mhz_1Hz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    Clk_div_100Mhz_1Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  Clk_div_100Mhz_1Hz/counter_reg[24]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    Clk_div_100Mhz_1Hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clk_div_100Mhz_1Hz/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_div_100Mhz_1Hz/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.471    Clk_div_100Mhz_1Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  Clk_div_100Mhz_1Hz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Clk_div_100Mhz_1Hz/counter_reg[4]/Q
                         net (fo=2, routed)           0.119     1.731    Clk_div_100Mhz_1Hz/counter[4]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  Clk_div_100Mhz_1Hz/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.839    Clk_div_100Mhz_1Hz/data0[4]
    SLICE_X63Y18         FDRE                                         r  Clk_div_100Mhz_1Hz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     1.984    Clk_div_100Mhz_1Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  Clk_div_100Mhz_1Hz/counter_reg[4]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    Clk_div_100Mhz_1Hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clk_div_100Mhz_1Hz/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_div_100Mhz_1Hz/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.587     1.470    Clk_div_100Mhz_1Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  Clk_div_100Mhz_1Hz/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Clk_div_100Mhz_1Hz/counter_reg[8]/Q
                         net (fo=2, routed)           0.119     1.730    Clk_div_100Mhz_1Hz/counter[8]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  Clk_div_100Mhz_1Hz/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.838    Clk_div_100Mhz_1Hz/data0[8]
    SLICE_X63Y19         FDRE                                         r  Clk_div_100Mhz_1Hz/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     1.983    Clk_div_100Mhz_1Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  Clk_div_100Mhz_1Hz/counter_reg[8]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    Clk_div_100Mhz_1Hz/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clk_div_100Mhz_1Hz/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_div_100Mhz_1Hz/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.469    Clk_div_100Mhz_1Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  Clk_div_100Mhz_1Hz/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Clk_div_100Mhz_1Hz/counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.729    Clk_div_100Mhz_1Hz/counter[12]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  Clk_div_100Mhz_1Hz/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.837    Clk_div_100Mhz_1Hz/data0[12]
    SLICE_X63Y20         FDRE                                         r  Clk_div_100Mhz_1Hz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.855     1.982    Clk_div_100Mhz_1Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  Clk_div_100Mhz_1Hz/counter_reg[12]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    Clk_div_100Mhz_1Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Clk_div_100Mhz_50Hz/temporal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_div_100Mhz_50Hz/temporal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  Clk_div_100Mhz_50Hz/temporal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  Clk_div_100Mhz_50Hz/temporal_reg/Q
                         net (fo=2, routed)           0.175     1.807    Clk_div_100Mhz_50Hz/temporal_reg_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.852 r  Clk_div_100Mhz_50Hz/temporal_i_1__0/O
                         net (fo=1, routed)           0.000     1.852    Clk_div_100Mhz_50Hz/temporal_i_1__0_n_0
    SLICE_X64Y27         FDRE                                         r  Clk_div_100Mhz_50Hz/temporal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  Clk_div_100Mhz_50Hz/temporal_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.120     1.588    Clk_div_100Mhz_50Hz/temporal_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Clk_div_100Mhz_50Hz/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_div_100Mhz_50Hz/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Clk_div_100Mhz_50Hz/counter_reg[12]/Q
                         net (fo=3, routed)           0.120     1.729    Clk_div_100Mhz_50Hz/counter_reg_n_0_[12]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  Clk_div_100Mhz_50Hz/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.837    Clk_div_100Mhz_50Hz/counter0_carry__1_n_4
    SLICE_X65Y27         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.853     1.980    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    Clk_div_100Mhz_50Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Clk_div_100Mhz_50Hz/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_div_100Mhz_50Hz/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.468    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Clk_div_100Mhz_50Hz/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.729    Clk_div_100Mhz_50Hz/counter_reg_n_0_[16]
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  Clk_div_100Mhz_50Hz/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.837    Clk_div_100Mhz_50Hz/counter0_carry__2_n_4
    SLICE_X65Y28         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.854     1.981    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[16]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    Clk_div_100Mhz_50Hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Clk_div_100Mhz_50Hz/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_div_100Mhz_50Hz/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.465    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Clk_div_100Mhz_50Hz/counter_reg[4]/Q
                         net (fo=3, routed)           0.120     1.726    Clk_div_100Mhz_50Hz/counter_reg_n_0_[4]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  Clk_div_100Mhz_50Hz/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.834    Clk_div_100Mhz_50Hz/counter0_carry_n_4
    SLICE_X65Y25         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.850     1.977    Clk_div_100Mhz_50Hz/clk_100Mhz_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  Clk_div_100Mhz_50Hz/counter_reg[4]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    Clk_div_100Mhz_50Hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   Clk_div_100Mhz_1Hz/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   Clk_div_100Mhz_1Hz/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   Clk_div_100Mhz_1Hz/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   Clk_div_100Mhz_1Hz/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   Clk_div_100Mhz_1Hz/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   Clk_div_100Mhz_1Hz/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   Clk_div_100Mhz_1Hz/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   Clk_div_100Mhz_1Hz/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   Clk_div_100Mhz_1Hz/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   Clk_div_100Mhz_1Hz/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   Clk_div_100Mhz_1Hz/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   Clk_div_100Mhz_1Hz/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   Clk_div_100Mhz_1Hz/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   Clk_div_100Mhz_1Hz/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   Clk_div_100Mhz_1Hz/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   Clk_div_100Mhz_1Hz/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   Clk_div_100Mhz_1Hz/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   Clk_div_100Mhz_1Hz/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   Clk_div_100Mhz_1Hz/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   Clk_div_100Mhz_1Hz/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   Clk_div_100Mhz_1Hz/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   Clk_div_100Mhz_1Hz/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   Clk_div_100Mhz_1Hz/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   Clk_div_100Mhz_1Hz/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   Clk_div_100Mhz_1Hz/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   Clk_div_100Mhz_1Hz/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   Clk_div_100Mhz_1Hz/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   Clk_div_100Mhz_1Hz/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   Clk_div_100Mhz_1Hz/counter_reg[25]/C



