// Seed: 1053107262
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(id_5 or posedge 1'b0) id_1 = id_1;
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    input wor id_2,
    input tri id_3,
    input supply1 id_4,
    output wire id_5,
    input uwire id_6,
    input wire id_7,
    input supply0 id_8
    , id_15,
    input supply0 id_9,
    input supply0 id_10,
    input wor id_11,
    input tri1 id_12,
    input tri1 id_13
);
  wand id_16 = id_16;
  wire id_17;
  assign id_1 = id_16;
  module_0(
      id_17, id_17, id_15, id_17, id_17, id_15
  );
endmodule
