#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20dbb80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20dbd10 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x20cd2d0 .functor NOT 1, L_0x21367d0, C4<0>, C4<0>, C4<0>;
L_0x21365b0 .functor XOR 2, L_0x2136470, L_0x2136510, C4<00>, C4<00>;
L_0x21366c0 .functor XOR 2, L_0x21365b0, L_0x2136620, C4<00>, C4<00>;
v0x212f470_0 .net *"_ivl_10", 1 0, L_0x2136620;  1 drivers
v0x212f570_0 .net *"_ivl_12", 1 0, L_0x21366c0;  1 drivers
v0x212f650_0 .net *"_ivl_2", 1 0, L_0x21363d0;  1 drivers
v0x212f710_0 .net *"_ivl_4", 1 0, L_0x2136470;  1 drivers
v0x212f7f0_0 .net *"_ivl_6", 1 0, L_0x2136510;  1 drivers
v0x212f920_0 .net *"_ivl_8", 1 0, L_0x21365b0;  1 drivers
v0x212fa00_0 .net "a", 0 0, v0x212a590_0;  1 drivers
v0x212faa0_0 .net "b", 0 0, v0x212a630_0;  1 drivers
v0x212fb40_0 .net "c", 0 0, v0x212a6d0_0;  1 drivers
v0x212fbe0_0 .var "clk", 0 0;
v0x212fc80_0 .net "d", 0 0, v0x212a810_0;  1 drivers
v0x212fd20_0 .net "out_pos_dut", 0 0, L_0x2136010;  1 drivers
v0x212fdc0_0 .net "out_pos_ref", 0 0, L_0x21312f0;  1 drivers
v0x212fe60_0 .net "out_sop_dut", 0 0, L_0x2134760;  1 drivers
v0x212ff00_0 .net "out_sop_ref", 0 0, L_0x2104d40;  1 drivers
v0x212ffa0_0 .var/2u "stats1", 223 0;
v0x2130040_0 .var/2u "strobe", 0 0;
v0x21300e0_0 .net "tb_match", 0 0, L_0x21367d0;  1 drivers
v0x21301b0_0 .net "tb_mismatch", 0 0, L_0x20cd2d0;  1 drivers
v0x2130250_0 .net "wavedrom_enable", 0 0, v0x212aae0_0;  1 drivers
v0x2130320_0 .net "wavedrom_title", 511 0, v0x212ab80_0;  1 drivers
L_0x21363d0 .concat [ 1 1 0 0], L_0x21312f0, L_0x2104d40;
L_0x2136470 .concat [ 1 1 0 0], L_0x21312f0, L_0x2104d40;
L_0x2136510 .concat [ 1 1 0 0], L_0x2136010, L_0x2134760;
L_0x2136620 .concat [ 1 1 0 0], L_0x21312f0, L_0x2104d40;
L_0x21367d0 .cmp/eeq 2, L_0x21363d0, L_0x21366c0;
S_0x20dbea0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x20dbd10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20cd6b0 .functor AND 1, v0x212a6d0_0, v0x212a810_0, C4<1>, C4<1>;
L_0x20cda90 .functor NOT 1, v0x212a590_0, C4<0>, C4<0>, C4<0>;
L_0x20cde70 .functor NOT 1, v0x212a630_0, C4<0>, C4<0>, C4<0>;
L_0x20ce0f0 .functor AND 1, L_0x20cda90, L_0x20cde70, C4<1>, C4<1>;
L_0x20e6820 .functor AND 1, L_0x20ce0f0, v0x212a6d0_0, C4<1>, C4<1>;
L_0x2104d40 .functor OR 1, L_0x20cd6b0, L_0x20e6820, C4<0>, C4<0>;
L_0x2130770 .functor NOT 1, v0x212a630_0, C4<0>, C4<0>, C4<0>;
L_0x21307e0 .functor OR 1, L_0x2130770, v0x212a810_0, C4<0>, C4<0>;
L_0x21308f0 .functor AND 1, v0x212a6d0_0, L_0x21307e0, C4<1>, C4<1>;
L_0x21309b0 .functor NOT 1, v0x212a590_0, C4<0>, C4<0>, C4<0>;
L_0x2130a80 .functor OR 1, L_0x21309b0, v0x212a630_0, C4<0>, C4<0>;
L_0x2130af0 .functor AND 1, L_0x21308f0, L_0x2130a80, C4<1>, C4<1>;
L_0x2130c70 .functor NOT 1, v0x212a630_0, C4<0>, C4<0>, C4<0>;
L_0x2130ce0 .functor OR 1, L_0x2130c70, v0x212a810_0, C4<0>, C4<0>;
L_0x2130c00 .functor AND 1, v0x212a6d0_0, L_0x2130ce0, C4<1>, C4<1>;
L_0x2130e70 .functor NOT 1, v0x212a590_0, C4<0>, C4<0>, C4<0>;
L_0x2130f70 .functor OR 1, L_0x2130e70, v0x212a810_0, C4<0>, C4<0>;
L_0x2131030 .functor AND 1, L_0x2130c00, L_0x2130f70, C4<1>, C4<1>;
L_0x21311e0 .functor XNOR 1, L_0x2130af0, L_0x2131030, C4<0>, C4<0>;
v0x20ccc00_0 .net *"_ivl_0", 0 0, L_0x20cd6b0;  1 drivers
v0x20cd000_0 .net *"_ivl_12", 0 0, L_0x2130770;  1 drivers
v0x20cd3e0_0 .net *"_ivl_14", 0 0, L_0x21307e0;  1 drivers
v0x20cd7c0_0 .net *"_ivl_16", 0 0, L_0x21308f0;  1 drivers
v0x20cdba0_0 .net *"_ivl_18", 0 0, L_0x21309b0;  1 drivers
v0x20cdf80_0 .net *"_ivl_2", 0 0, L_0x20cda90;  1 drivers
v0x20ce200_0 .net *"_ivl_20", 0 0, L_0x2130a80;  1 drivers
v0x2128b00_0 .net *"_ivl_24", 0 0, L_0x2130c70;  1 drivers
v0x2128be0_0 .net *"_ivl_26", 0 0, L_0x2130ce0;  1 drivers
v0x2128cc0_0 .net *"_ivl_28", 0 0, L_0x2130c00;  1 drivers
v0x2128da0_0 .net *"_ivl_30", 0 0, L_0x2130e70;  1 drivers
v0x2128e80_0 .net *"_ivl_32", 0 0, L_0x2130f70;  1 drivers
v0x2128f60_0 .net *"_ivl_36", 0 0, L_0x21311e0;  1 drivers
L_0x7ff2b5802018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2129020_0 .net *"_ivl_38", 0 0, L_0x7ff2b5802018;  1 drivers
v0x2129100_0 .net *"_ivl_4", 0 0, L_0x20cde70;  1 drivers
v0x21291e0_0 .net *"_ivl_6", 0 0, L_0x20ce0f0;  1 drivers
v0x21292c0_0 .net *"_ivl_8", 0 0, L_0x20e6820;  1 drivers
v0x21293a0_0 .net "a", 0 0, v0x212a590_0;  alias, 1 drivers
v0x2129460_0 .net "b", 0 0, v0x212a630_0;  alias, 1 drivers
v0x2129520_0 .net "c", 0 0, v0x212a6d0_0;  alias, 1 drivers
v0x21295e0_0 .net "d", 0 0, v0x212a810_0;  alias, 1 drivers
v0x21296a0_0 .net "out_pos", 0 0, L_0x21312f0;  alias, 1 drivers
v0x2129760_0 .net "out_sop", 0 0, L_0x2104d40;  alias, 1 drivers
v0x2129820_0 .net "pos0", 0 0, L_0x2130af0;  1 drivers
v0x21298e0_0 .net "pos1", 0 0, L_0x2131030;  1 drivers
L_0x21312f0 .functor MUXZ 1, L_0x7ff2b5802018, L_0x2130af0, L_0x21311e0, C4<>;
S_0x2129a60 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x20dbd10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x212a590_0 .var "a", 0 0;
v0x212a630_0 .var "b", 0 0;
v0x212a6d0_0 .var "c", 0 0;
v0x212a770_0 .net "clk", 0 0, v0x212fbe0_0;  1 drivers
v0x212a810_0 .var "d", 0 0;
v0x212a900_0 .var/2u "fail", 0 0;
v0x212a9a0_0 .var/2u "fail1", 0 0;
v0x212aa40_0 .net "tb_match", 0 0, L_0x21367d0;  alias, 1 drivers
v0x212aae0_0 .var "wavedrom_enable", 0 0;
v0x212ab80_0 .var "wavedrom_title", 511 0;
E_0x20da4f0/0 .event negedge, v0x212a770_0;
E_0x20da4f0/1 .event posedge, v0x212a770_0;
E_0x20da4f0 .event/or E_0x20da4f0/0, E_0x20da4f0/1;
S_0x2129d90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2129a60;
 .timescale -12 -12;
v0x2129fd0_0 .var/2s "i", 31 0;
E_0x20da390 .event posedge, v0x212a770_0;
S_0x212a0d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2129a60;
 .timescale -12 -12;
v0x212a2d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x212a3b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2129a60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x212ad60 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x20dbd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x21314a0 .functor NOT 1, v0x212a590_0, C4<0>, C4<0>, C4<0>;
L_0x2131530 .functor NOT 1, v0x212a630_0, C4<0>, C4<0>, C4<0>;
L_0x21316d0 .functor AND 1, L_0x21314a0, L_0x2131530, C4<1>, C4<1>;
L_0x21317e0 .functor NOT 1, v0x212a6d0_0, C4<0>, C4<0>, C4<0>;
L_0x2131990 .functor AND 1, L_0x21316d0, L_0x21317e0, C4<1>, C4<1>;
L_0x2131aa0 .functor AND 1, L_0x2131990, v0x212a810_0, C4<1>, C4<1>;
L_0x2131cb0 .functor NOT 1, v0x212a590_0, C4<0>, C4<0>, C4<0>;
L_0x2131e30 .functor NOT 1, v0x212a630_0, C4<0>, C4<0>, C4<0>;
L_0x2131ef0 .functor AND 1, L_0x2131cb0, L_0x2131e30, C4<1>, C4<1>;
L_0x2132000 .functor AND 1, L_0x2131ef0, v0x212a6d0_0, C4<1>, C4<1>;
L_0x2132120 .functor NOT 1, v0x212a810_0, C4<0>, C4<0>, C4<0>;
L_0x2132190 .functor AND 1, L_0x2132000, L_0x2132120, C4<1>, C4<1>;
L_0x21322c0 .functor OR 1, L_0x2131aa0, L_0x2132190, C4<0>, C4<0>;
L_0x21323d0 .functor NOT 1, v0x212a590_0, C4<0>, C4<0>, C4<0>;
L_0x2132250 .functor AND 1, L_0x21323d0, v0x212a630_0, C4<1>, C4<1>;
L_0x2132510 .functor NOT 1, v0x212a6d0_0, C4<0>, C4<0>, C4<0>;
L_0x2132610 .functor AND 1, L_0x2132250, L_0x2132510, C4<1>, C4<1>;
L_0x2132720 .functor NOT 1, v0x212a810_0, C4<0>, C4<0>, C4<0>;
L_0x2132830 .functor AND 1, L_0x2132610, L_0x2132720, C4<1>, C4<1>;
L_0x2132940 .functor OR 1, L_0x21322c0, L_0x2132830, C4<0>, C4<0>;
L_0x2132b00 .functor NOT 1, v0x212a630_0, C4<0>, C4<0>, C4<0>;
L_0x2132b70 .functor AND 1, v0x212a590_0, L_0x2132b00, C4<1>, C4<1>;
L_0x2132cf0 .functor NOT 1, v0x212a6d0_0, C4<0>, C4<0>, C4<0>;
L_0x2132d60 .functor AND 1, L_0x2132b70, L_0x2132cf0, C4<1>, C4<1>;
L_0x2132f40 .functor AND 1, L_0x2132d60, v0x212a810_0, C4<1>, C4<1>;
L_0x2133000 .functor OR 1, L_0x2132940, L_0x2132f40, C4<0>, C4<0>;
L_0x21331f0 .functor NOT 1, v0x212a630_0, C4<0>, C4<0>, C4<0>;
L_0x2133260 .functor AND 1, v0x212a590_0, L_0x21331f0, C4<1>, C4<1>;
L_0x2133410 .functor AND 1, L_0x2133260, v0x212a6d0_0, C4<1>, C4<1>;
L_0x21334d0 .functor NOT 1, v0x212a810_0, C4<0>, C4<0>, C4<0>;
L_0x2133640 .functor AND 1, L_0x2133410, L_0x21334d0, C4<1>, C4<1>;
L_0x2133750 .functor OR 1, L_0x2133000, L_0x2133640, C4<0>, C4<0>;
L_0x2133970 .functor AND 1, v0x212a590_0, v0x212a630_0, C4<1>, C4<1>;
L_0x21339e0 .functor NOT 1, v0x212a6d0_0, C4<0>, C4<0>, C4<0>;
L_0x2133b70 .functor AND 1, L_0x2133970, L_0x21339e0, C4<1>, C4<1>;
L_0x2133c80 .functor NOT 1, v0x212a810_0, C4<0>, C4<0>, C4<0>;
L_0x2133e20 .functor AND 1, L_0x2133b70, L_0x2133c80, C4<1>, C4<1>;
L_0x2133f30 .functor OR 1, L_0x2133750, L_0x2133e20, C4<0>, C4<0>;
L_0x2133cf0 .functor NOT 1, v0x212a630_0, C4<0>, C4<0>, C4<0>;
L_0x2133d60 .functor AND 1, v0x212a590_0, L_0x2133cf0, C4<1>, C4<1>;
L_0x2134190 .functor NOT 1, v0x212a6d0_0, C4<0>, C4<0>, C4<0>;
L_0x2134200 .functor AND 1, L_0x2133d60, L_0x2134190, C4<1>, C4<1>;
L_0x2134470 .functor NOT 1, v0x212a810_0, C4<0>, C4<0>, C4<0>;
L_0x21344e0 .functor AND 1, L_0x2134200, L_0x2134470, C4<1>, C4<1>;
L_0x2134760 .functor OR 1, L_0x2133f30, L_0x21344e0, C4<0>, C4<0>;
L_0x21348c0 .functor NOT 1, v0x212a810_0, C4<0>, C4<0>, C4<0>;
L_0x2134c40 .functor NOT 1, v0x212a6d0_0, C4<0>, C4<0>, C4<0>;
L_0x21350a0 .functor AND 1, L_0x2134ba0, L_0x21351b0, C4<1>, C4<1>;
L_0x2135720 .functor NOT 1, v0x212a630_0, C4<0>, C4<0>, C4<0>;
L_0x2135830 .functor AND 1, L_0x21350a0, L_0x2135c40, C4<1>, C4<1>;
L_0x2136010 .functor AND 1, L_0x2135830, L_0x2136180, C4<1>, C4<1>;
v0x212af20_0 .net *"_ivl_0", 0 0, L_0x21314a0;  1 drivers
v0x212b000_0 .net *"_ivl_10", 0 0, L_0x2131aa0;  1 drivers
v0x212b0e0_0 .net *"_ivl_100", 0 0, L_0x2134c40;  1 drivers
v0x212b1d0_0 .net *"_ivl_102", 0 0, L_0x2135000;  1 drivers
v0x212b2b0_0 .net *"_ivl_104", 0 0, L_0x21351b0;  1 drivers
v0x212b3e0_0 .net *"_ivl_106", 0 0, L_0x21350a0;  1 drivers
v0x212b4c0_0 .net *"_ivl_108", 0 0, L_0x2135720;  1 drivers
v0x212b5a0_0 .net *"_ivl_110", 0 0, L_0x2135790;  1 drivers
v0x212b680_0 .net *"_ivl_112", 0 0, L_0x2135b00;  1 drivers
v0x212b7f0_0 .net *"_ivl_114", 0 0, L_0x2135c40;  1 drivers
v0x212b8d0_0 .net *"_ivl_116", 0 0, L_0x2135830;  1 drivers
v0x212b9b0_0 .net *"_ivl_118", 0 0, L_0x2135f70;  1 drivers
v0x212ba90_0 .net *"_ivl_12", 0 0, L_0x2131cb0;  1 drivers
v0x212bb70_0 .net *"_ivl_120", 0 0, L_0x21360e0;  1 drivers
v0x212bc50_0 .net *"_ivl_122", 0 0, L_0x2136180;  1 drivers
v0x212bd30_0 .net *"_ivl_14", 0 0, L_0x2131e30;  1 drivers
v0x212be10_0 .net *"_ivl_16", 0 0, L_0x2131ef0;  1 drivers
v0x212c000_0 .net *"_ivl_18", 0 0, L_0x2132000;  1 drivers
v0x212c0e0_0 .net *"_ivl_2", 0 0, L_0x2131530;  1 drivers
v0x212c1c0_0 .net *"_ivl_20", 0 0, L_0x2132120;  1 drivers
v0x212c2a0_0 .net *"_ivl_22", 0 0, L_0x2132190;  1 drivers
v0x212c380_0 .net *"_ivl_24", 0 0, L_0x21322c0;  1 drivers
v0x212c460_0 .net *"_ivl_26", 0 0, L_0x21323d0;  1 drivers
v0x212c540_0 .net *"_ivl_28", 0 0, L_0x2132250;  1 drivers
v0x212c620_0 .net *"_ivl_30", 0 0, L_0x2132510;  1 drivers
v0x212c700_0 .net *"_ivl_32", 0 0, L_0x2132610;  1 drivers
v0x212c7e0_0 .net *"_ivl_34", 0 0, L_0x2132720;  1 drivers
v0x212c8c0_0 .net *"_ivl_36", 0 0, L_0x2132830;  1 drivers
v0x212c9a0_0 .net *"_ivl_38", 0 0, L_0x2132940;  1 drivers
v0x212ca80_0 .net *"_ivl_4", 0 0, L_0x21316d0;  1 drivers
v0x212cb60_0 .net *"_ivl_40", 0 0, L_0x2132b00;  1 drivers
v0x212cc40_0 .net *"_ivl_42", 0 0, L_0x2132b70;  1 drivers
v0x212cd20_0 .net *"_ivl_44", 0 0, L_0x2132cf0;  1 drivers
v0x212d010_0 .net *"_ivl_46", 0 0, L_0x2132d60;  1 drivers
v0x212d0f0_0 .net *"_ivl_48", 0 0, L_0x2132f40;  1 drivers
v0x212d1d0_0 .net *"_ivl_50", 0 0, L_0x2133000;  1 drivers
v0x212d2b0_0 .net *"_ivl_52", 0 0, L_0x21331f0;  1 drivers
v0x212d390_0 .net *"_ivl_54", 0 0, L_0x2133260;  1 drivers
v0x212d470_0 .net *"_ivl_56", 0 0, L_0x2133410;  1 drivers
v0x212d550_0 .net *"_ivl_58", 0 0, L_0x21334d0;  1 drivers
v0x212d630_0 .net *"_ivl_6", 0 0, L_0x21317e0;  1 drivers
v0x212d710_0 .net *"_ivl_60", 0 0, L_0x2133640;  1 drivers
v0x212d7f0_0 .net *"_ivl_62", 0 0, L_0x2133750;  1 drivers
v0x212d8d0_0 .net *"_ivl_64", 0 0, L_0x2133970;  1 drivers
v0x212d9b0_0 .net *"_ivl_66", 0 0, L_0x21339e0;  1 drivers
v0x212da90_0 .net *"_ivl_68", 0 0, L_0x2133b70;  1 drivers
v0x212db70_0 .net *"_ivl_70", 0 0, L_0x2133c80;  1 drivers
v0x212dc50_0 .net *"_ivl_72", 0 0, L_0x2133e20;  1 drivers
v0x212dd30_0 .net *"_ivl_74", 0 0, L_0x2133f30;  1 drivers
v0x212de10_0 .net *"_ivl_76", 0 0, L_0x2133cf0;  1 drivers
v0x212def0_0 .net *"_ivl_78", 0 0, L_0x2133d60;  1 drivers
v0x212dfd0_0 .net *"_ivl_8", 0 0, L_0x2131990;  1 drivers
v0x212e0b0_0 .net *"_ivl_80", 0 0, L_0x2134190;  1 drivers
v0x212e190_0 .net *"_ivl_82", 0 0, L_0x2134200;  1 drivers
v0x212e270_0 .net *"_ivl_84", 0 0, L_0x2134470;  1 drivers
v0x212e350_0 .net *"_ivl_86", 0 0, L_0x21344e0;  1 drivers
v0x212e430_0 .net *"_ivl_90", 0 0, L_0x2132790;  1 drivers
v0x212e510_0 .net *"_ivl_92", 0 0, L_0x2134930;  1 drivers
v0x212e5f0_0 .net *"_ivl_94", 0 0, L_0x21348c0;  1 drivers
v0x212e6d0_0 .net *"_ivl_96", 0 0, L_0x2134ba0;  1 drivers
v0x212e7b0_0 .net *"_ivl_98", 0 0, L_0x2134d50;  1 drivers
v0x212e890_0 .net "a", 0 0, v0x212a590_0;  alias, 1 drivers
v0x212e930_0 .net "b", 0 0, v0x212a630_0;  alias, 1 drivers
v0x212ea20_0 .net "c", 0 0, v0x212a6d0_0;  alias, 1 drivers
v0x212eb10_0 .net "d", 0 0, v0x212a810_0;  alias, 1 drivers
v0x212f010_0 .net "out_pos", 0 0, L_0x2136010;  alias, 1 drivers
v0x212f0d0_0 .net "out_sop", 0 0, L_0x2134760;  alias, 1 drivers
L_0x2132790 .arith/sum 1, v0x212a590_0, v0x212a630_0;
L_0x2134930 .arith/sum 1, L_0x2132790, v0x212a6d0_0;
L_0x2134ba0 .arith/sum 1, L_0x2134930, L_0x21348c0;
L_0x2134d50 .arith/sum 1, v0x212a590_0, v0x212a630_0;
L_0x2135000 .arith/sum 1, L_0x2134d50, L_0x2134c40;
L_0x21351b0 .arith/sum 1, L_0x2135000, v0x212a810_0;
L_0x2135790 .arith/sum 1, v0x212a590_0, L_0x2135720;
L_0x2135b00 .arith/sum 1, L_0x2135790, v0x212a6d0_0;
L_0x2135c40 .arith/sum 1, L_0x2135b00, v0x212a810_0;
L_0x2135f70 .arith/sum 1, v0x212a590_0, v0x212a630_0;
L_0x21360e0 .arith/sum 1, L_0x2135f70, v0x212a6d0_0;
L_0x2136180 .arith/sum 1, L_0x21360e0, v0x212a810_0;
S_0x212f250 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x20dbd10;
 .timescale -12 -12;
E_0x20c29f0 .event anyedge, v0x2130040_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2130040_0;
    %nor/r;
    %assign/vec4 v0x2130040_0, 0;
    %wait E_0x20c29f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2129a60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x212a900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x212a9a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2129a60;
T_4 ;
    %wait E_0x20da4f0;
    %load/vec4 v0x212aa40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x212a900_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2129a60;
T_5 ;
    %wait E_0x20da390;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x212a810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a630_0, 0;
    %assign/vec4 v0x212a590_0, 0;
    %wait E_0x20da390;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x212a810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a630_0, 0;
    %assign/vec4 v0x212a590_0, 0;
    %wait E_0x20da390;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x212a810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a630_0, 0;
    %assign/vec4 v0x212a590_0, 0;
    %wait E_0x20da390;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x212a810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a630_0, 0;
    %assign/vec4 v0x212a590_0, 0;
    %wait E_0x20da390;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x212a810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a630_0, 0;
    %assign/vec4 v0x212a590_0, 0;
    %wait E_0x20da390;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x212a810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a630_0, 0;
    %assign/vec4 v0x212a590_0, 0;
    %wait E_0x20da390;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x212a810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a630_0, 0;
    %assign/vec4 v0x212a590_0, 0;
    %wait E_0x20da390;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x212a810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a630_0, 0;
    %assign/vec4 v0x212a590_0, 0;
    %wait E_0x20da390;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x212a810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a630_0, 0;
    %assign/vec4 v0x212a590_0, 0;
    %wait E_0x20da390;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x212a810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a630_0, 0;
    %assign/vec4 v0x212a590_0, 0;
    %wait E_0x20da390;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x212a810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a630_0, 0;
    %assign/vec4 v0x212a590_0, 0;
    %wait E_0x20da390;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x212a810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a630_0, 0;
    %assign/vec4 v0x212a590_0, 0;
    %wait E_0x20da390;
    %load/vec4 v0x212a900_0;
    %store/vec4 v0x212a9a0_0, 0, 1;
    %fork t_1, S_0x2129d90;
    %jmp t_0;
    .scope S_0x2129d90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2129fd0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2129fd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x20da390;
    %load/vec4 v0x2129fd0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x212a810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a630_0, 0;
    %assign/vec4 v0x212a590_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2129fd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2129fd0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2129a60;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20da4f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x212a810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x212a630_0, 0;
    %assign/vec4 v0x212a590_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x212a900_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x212a9a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x20dbd10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x212fbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2130040_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x20dbd10;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x212fbe0_0;
    %inv;
    %store/vec4 v0x212fbe0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x20dbd10;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x212a770_0, v0x21301b0_0, v0x212fa00_0, v0x212faa0_0, v0x212fb40_0, v0x212fc80_0, v0x212ff00_0, v0x212fe60_0, v0x212fdc0_0, v0x212fd20_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x20dbd10;
T_9 ;
    %load/vec4 v0x212ffa0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x212ffa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x212ffa0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x212ffa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x212ffa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x212ffa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x212ffa0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x212ffa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x212ffa0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x212ffa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x20dbd10;
T_10 ;
    %wait E_0x20da4f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x212ffa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x212ffa0_0, 4, 32;
    %load/vec4 v0x21300e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x212ffa0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x212ffa0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x212ffa0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x212ffa0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x212ff00_0;
    %load/vec4 v0x212ff00_0;
    %load/vec4 v0x212fe60_0;
    %xor;
    %load/vec4 v0x212ff00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x212ffa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x212ffa0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x212ffa0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x212ffa0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x212fdc0_0;
    %load/vec4 v0x212fdc0_0;
    %load/vec4 v0x212fd20_0;
    %xor;
    %load/vec4 v0x212fdc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x212ffa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x212ffa0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x212ffa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x212ffa0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/ece241_2013_q2/iter1/response3/top_module.sv";
