;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC_SAR_ADC_SAR */
ADC_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_SAR_Bypass */
ADC_SAR_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_SAR_Bypass__0__MASK EQU 0x10
ADC_SAR_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_SAR_Bypass__0__PORT EQU 0
ADC_SAR_Bypass__0__SHIFT EQU 4
ADC_SAR_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_Bypass__MASK EQU 0x10
ADC_SAR_Bypass__PORT EQU 0
ADC_SAR_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_Bypass__SHIFT EQU 4
ADC_SAR_Bypass__SLW EQU CYREG_PRT0_SLW

/* ADC_SAR_IRQ */
ADC_SAR_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_IRQ__INTC_MASK EQU 0x08
ADC_SAR_IRQ__INTC_NUMBER EQU 3
ADC_SAR_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
ADC_SAR_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_theACLK */
ADC_SAR_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_theACLK__INDEX EQU 0x00
ADC_SAR_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_theACLK__PM_STBY_MSK EQU 0x01

/* COMP_FAST */
COMP_FAST_ctComp__CLK EQU CYREG_CMP2_CLK
COMP_FAST_ctComp__CMP_MASK EQU 0x04
COMP_FAST_ctComp__CMP_NUMBER EQU 2
COMP_FAST_ctComp__CR EQU CYREG_CMP2_CR
COMP_FAST_ctComp__LUT__CR EQU CYREG_LUT2_CR
COMP_FAST_ctComp__LUT__MSK EQU CYREG_LUT_MSK
COMP_FAST_ctComp__LUT__MSK_MASK EQU 0x04
COMP_FAST_ctComp__LUT__MSK_SHIFT EQU 2
COMP_FAST_ctComp__LUT__MX EQU CYREG_LUT2_MX
COMP_FAST_ctComp__LUT__SR EQU CYREG_LUT_SR
COMP_FAST_ctComp__LUT__SR_MASK EQU 0x04
COMP_FAST_ctComp__LUT__SR_SHIFT EQU 2
COMP_FAST_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
COMP_FAST_ctComp__PM_ACT_MSK EQU 0x04
COMP_FAST_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
COMP_FAST_ctComp__PM_STBY_MSK EQU 0x04
COMP_FAST_ctComp__SW0 EQU CYREG_CMP2_SW0
COMP_FAST_ctComp__SW2 EQU CYREG_CMP2_SW2
COMP_FAST_ctComp__SW3 EQU CYREG_CMP2_SW3
COMP_FAST_ctComp__SW4 EQU CYREG_CMP2_SW4
COMP_FAST_ctComp__SW6 EQU CYREG_CMP2_SW6
COMP_FAST_ctComp__TR0 EQU CYREG_CMP2_TR0
COMP_FAST_ctComp__TR1 EQU CYREG_CMP2_TR1
COMP_FAST_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
COMP_FAST_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
COMP_FAST_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
COMP_FAST_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
COMP_FAST_ctComp__WRK EQU CYREG_CMP_WRK
COMP_FAST_ctComp__WRK_MASK EQU 0x04
COMP_FAST_ctComp__WRK_SHIFT EQU 2

/* COMP_SLOW */
COMP_SLOW_ctComp__CLK EQU CYREG_CMP0_CLK
COMP_SLOW_ctComp__CMP_MASK EQU 0x01
COMP_SLOW_ctComp__CMP_NUMBER EQU 0
COMP_SLOW_ctComp__CR EQU CYREG_CMP0_CR
COMP_SLOW_ctComp__LUT__CR EQU CYREG_LUT0_CR
COMP_SLOW_ctComp__LUT__MSK EQU CYREG_LUT_MSK
COMP_SLOW_ctComp__LUT__MSK_MASK EQU 0x01
COMP_SLOW_ctComp__LUT__MSK_SHIFT EQU 0
COMP_SLOW_ctComp__LUT__MX EQU CYREG_LUT0_MX
COMP_SLOW_ctComp__LUT__SR EQU CYREG_LUT_SR
COMP_SLOW_ctComp__LUT__SR_MASK EQU 0x01
COMP_SLOW_ctComp__LUT__SR_SHIFT EQU 0
COMP_SLOW_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
COMP_SLOW_ctComp__PM_ACT_MSK EQU 0x01
COMP_SLOW_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
COMP_SLOW_ctComp__PM_STBY_MSK EQU 0x01
COMP_SLOW_ctComp__SW0 EQU CYREG_CMP0_SW0
COMP_SLOW_ctComp__SW2 EQU CYREG_CMP0_SW2
COMP_SLOW_ctComp__SW3 EQU CYREG_CMP0_SW3
COMP_SLOW_ctComp__SW4 EQU CYREG_CMP0_SW4
COMP_SLOW_ctComp__SW6 EQU CYREG_CMP0_SW6
COMP_SLOW_ctComp__TR0 EQU CYREG_CMP0_TR0
COMP_SLOW_ctComp__TR1 EQU CYREG_CMP0_TR1
COMP_SLOW_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
COMP_SLOW_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
COMP_SLOW_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
COMP_SLOW_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
COMP_SLOW_ctComp__WRK EQU CYREG_CMP_WRK
COMP_SLOW_ctComp__WRK_MASK EQU 0x01
COMP_SLOW_ctComp__WRK_SHIFT EQU 0

/* CREG_INIT_TX */
CREG_INIT_TX_Sync_ctrl_reg__REMOVED EQU 1

/* CREG_INJ_DONE */
CREG_INJ_DONE_Sync_ctrl_reg__0__MASK EQU 0x01
CREG_INJ_DONE_Sync_ctrl_reg__0__POS EQU 0
CREG_INJ_DONE_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
CREG_INJ_DONE_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
CREG_INJ_DONE_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
CREG_INJ_DONE_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
CREG_INJ_DONE_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
CREG_INJ_DONE_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
CREG_INJ_DONE_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
CREG_INJ_DONE_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
CREG_INJ_DONE_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
CREG_INJ_DONE_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
CREG_INJ_DONE_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
CREG_INJ_DONE_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
CREG_INJ_DONE_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
CREG_INJ_DONE_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
CREG_INJ_DONE_Sync_ctrl_reg__MASK EQU 0x01
CREG_INJ_DONE_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
CREG_INJ_DONE_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
CREG_INJ_DONE_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

/* CREG_L */
CREG_L_Sync_ctrl_reg__0__MASK EQU 0x01
CREG_L_Sync_ctrl_reg__0__POS EQU 0
CREG_L_Sync_ctrl_reg__1__MASK EQU 0x02
CREG_L_Sync_ctrl_reg__1__POS EQU 1
CREG_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
CREG_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
CREG_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
CREG_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
CREG_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
CREG_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
CREG_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
CREG_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
CREG_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
CREG_L_Sync_ctrl_reg__2__MASK EQU 0x04
CREG_L_Sync_ctrl_reg__2__POS EQU 2
CREG_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
CREG_L_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
CREG_L_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
CREG_L_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
CREG_L_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
CREG_L_Sync_ctrl_reg__MASK EQU 0x07
CREG_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
CREG_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
CREG_L_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

/* CREG_PAY */
CREG_PAY_Sync_ctrl_reg__0__MASK EQU 0x01
CREG_PAY_Sync_ctrl_reg__0__POS EQU 0
CREG_PAY_Sync_ctrl_reg__1__MASK EQU 0x02
CREG_PAY_Sync_ctrl_reg__1__POS EQU 1
CREG_PAY_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
CREG_PAY_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
CREG_PAY_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
CREG_PAY_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
CREG_PAY_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
CREG_PAY_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
CREG_PAY_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
CREG_PAY_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
CREG_PAY_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
CREG_PAY_Sync_ctrl_reg__2__MASK EQU 0x04
CREG_PAY_Sync_ctrl_reg__2__POS EQU 2
CREG_PAY_Sync_ctrl_reg__3__MASK EQU 0x08
CREG_PAY_Sync_ctrl_reg__3__POS EQU 3
CREG_PAY_Sync_ctrl_reg__4__MASK EQU 0x10
CREG_PAY_Sync_ctrl_reg__4__POS EQU 4
CREG_PAY_Sync_ctrl_reg__5__MASK EQU 0x20
CREG_PAY_Sync_ctrl_reg__5__POS EQU 5
CREG_PAY_Sync_ctrl_reg__6__MASK EQU 0x40
CREG_PAY_Sync_ctrl_reg__6__POS EQU 6
CREG_PAY_Sync_ctrl_reg__7__MASK EQU 0x80
CREG_PAY_Sync_ctrl_reg__7__POS EQU 7
CREG_PAY_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
CREG_PAY_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
CREG_PAY_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
CREG_PAY_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
CREG_PAY_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
CREG_PAY_Sync_ctrl_reg__MASK EQU 0xFF
CREG_PAY_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
CREG_PAY_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
CREG_PAY_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

/* CREG_RX_SLOTS1 */
CREG_RX_SLOTS1_Sync_ctrl_reg__0__MASK EQU 0x01
CREG_RX_SLOTS1_Sync_ctrl_reg__0__POS EQU 0
CREG_RX_SLOTS1_Sync_ctrl_reg__1__MASK EQU 0x02
CREG_RX_SLOTS1_Sync_ctrl_reg__1__POS EQU 1
CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
CREG_RX_SLOTS1_Sync_ctrl_reg__2__MASK EQU 0x04
CREG_RX_SLOTS1_Sync_ctrl_reg__2__POS EQU 2
CREG_RX_SLOTS1_Sync_ctrl_reg__3__MASK EQU 0x08
CREG_RX_SLOTS1_Sync_ctrl_reg__3__POS EQU 3
CREG_RX_SLOTS1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
CREG_RX_SLOTS1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
CREG_RX_SLOTS1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
CREG_RX_SLOTS1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB08_CTL
CREG_RX_SLOTS1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
CREG_RX_SLOTS1_Sync_ctrl_reg__MASK EQU 0x0F
CREG_RX_SLOTS1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
CREG_RX_SLOTS1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
CREG_RX_SLOTS1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB08_MSK

/* CREG_RX_SLOTS2 */
CREG_RX_SLOTS2_Sync_ctrl_reg__REMOVED EQU 1

/* CREG_SER */
CREG_SER_Sync_ctrl_reg__0__MASK EQU 0x01
CREG_SER_Sync_ctrl_reg__0__POS EQU 0
CREG_SER_Sync_ctrl_reg__1__MASK EQU 0x02
CREG_SER_Sync_ctrl_reg__1__POS EQU 1
CREG_SER_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
CREG_SER_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
CREG_SER_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
CREG_SER_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
CREG_SER_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
CREG_SER_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
CREG_SER_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
CREG_SER_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
CREG_SER_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
CREG_SER_Sync_ctrl_reg__2__MASK EQU 0x04
CREG_SER_Sync_ctrl_reg__2__POS EQU 2
CREG_SER_Sync_ctrl_reg__3__MASK EQU 0x08
CREG_SER_Sync_ctrl_reg__3__POS EQU 3
CREG_SER_Sync_ctrl_reg__4__MASK EQU 0x10
CREG_SER_Sync_ctrl_reg__4__POS EQU 4
CREG_SER_Sync_ctrl_reg__5__MASK EQU 0x20
CREG_SER_Sync_ctrl_reg__5__POS EQU 5
CREG_SER_Sync_ctrl_reg__6__MASK EQU 0x40
CREG_SER_Sync_ctrl_reg__6__POS EQU 6
CREG_SER_Sync_ctrl_reg__7__MASK EQU 0x80
CREG_SER_Sync_ctrl_reg__7__POS EQU 7
CREG_SER_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
CREG_SER_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
CREG_SER_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
CREG_SER_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB04_CTL
CREG_SER_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
CREG_SER_Sync_ctrl_reg__MASK EQU 0xFF
CREG_SER_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
CREG_SER_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
CREG_SER_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB04_MSK

/* DAC_FAST */
DAC_FAST_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DAC_FAST_DMA__DRQ_NUMBER EQU 3
DAC_FAST_DMA__NUMBEROF_TDS EQU 0
DAC_FAST_DMA__PRIORITY EQU 2
DAC_FAST_DMA__TERMIN_EN EQU 0
DAC_FAST_DMA__TERMIN_SEL EQU 0
DAC_FAST_DMA__TERMOUT0_EN EQU 0
DAC_FAST_DMA__TERMOUT0_SEL EQU 0
DAC_FAST_DMA__TERMOUT1_EN EQU 0
DAC_FAST_DMA__TERMOUT1_SEL EQU 0
DAC_FAST_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
DAC_FAST_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
DAC_FAST_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
DAC_FAST_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
DAC_FAST_IntClock__INDEX EQU 0x03
DAC_FAST_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DAC_FAST_IntClock__PM_ACT_MSK EQU 0x08
DAC_FAST_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DAC_FAST_IntClock__PM_STBY_MSK EQU 0x08
DAC_FAST_VDAC8_viDAC8__CR0 EQU CYREG_DAC1_CR0
DAC_FAST_VDAC8_viDAC8__CR1 EQU CYREG_DAC1_CR1
DAC_FAST_VDAC8_viDAC8__D EQU CYREG_DAC1_D
DAC_FAST_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
DAC_FAST_VDAC8_viDAC8__PM_ACT_MSK EQU 0x02
DAC_FAST_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
DAC_FAST_VDAC8_viDAC8__PM_STBY_MSK EQU 0x02
DAC_FAST_VDAC8_viDAC8__STROBE EQU CYREG_DAC1_STROBE
DAC_FAST_VDAC8_viDAC8__SW0 EQU CYREG_DAC1_SW0
DAC_FAST_VDAC8_viDAC8__SW2 EQU CYREG_DAC1_SW2
DAC_FAST_VDAC8_viDAC8__SW3 EQU CYREG_DAC1_SW3
DAC_FAST_VDAC8_viDAC8__SW4 EQU CYREG_DAC1_SW4
DAC_FAST_VDAC8_viDAC8__TR EQU CYREG_DAC1_TR
DAC_FAST_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
DAC_FAST_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
DAC_FAST_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
DAC_FAST_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
DAC_FAST_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
DAC_FAST_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
DAC_FAST_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
DAC_FAST_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
DAC_FAST_VDAC8_viDAC8__TST EQU CYREG_DAC1_TST

/* DAC_SLOW */
DAC_SLOW_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
DAC_SLOW_DMA__DRQ_NUMBER EQU 4
DAC_SLOW_DMA__NUMBEROF_TDS EQU 0
DAC_SLOW_DMA__PRIORITY EQU 2
DAC_SLOW_DMA__TERMIN_EN EQU 0
DAC_SLOW_DMA__TERMIN_SEL EQU 0
DAC_SLOW_DMA__TERMOUT0_EN EQU 0
DAC_SLOW_DMA__TERMOUT0_SEL EQU 0
DAC_SLOW_DMA__TERMOUT1_EN EQU 0
DAC_SLOW_DMA__TERMOUT1_SEL EQU 0
DAC_SLOW_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
DAC_SLOW_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
DAC_SLOW_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
DAC_SLOW_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
DAC_SLOW_IntClock__INDEX EQU 0x02
DAC_SLOW_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DAC_SLOW_IntClock__PM_ACT_MSK EQU 0x04
DAC_SLOW_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DAC_SLOW_IntClock__PM_STBY_MSK EQU 0x04
DAC_SLOW_VDAC8_viDAC8__CR0 EQU CYREG_DAC3_CR0
DAC_SLOW_VDAC8_viDAC8__CR1 EQU CYREG_DAC3_CR1
DAC_SLOW_VDAC8_viDAC8__D EQU CYREG_DAC3_D
DAC_SLOW_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
DAC_SLOW_VDAC8_viDAC8__PM_ACT_MSK EQU 0x08
DAC_SLOW_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
DAC_SLOW_VDAC8_viDAC8__PM_STBY_MSK EQU 0x08
DAC_SLOW_VDAC8_viDAC8__STROBE EQU CYREG_DAC3_STROBE
DAC_SLOW_VDAC8_viDAC8__SW0 EQU CYREG_DAC3_SW0
DAC_SLOW_VDAC8_viDAC8__SW2 EQU CYREG_DAC3_SW2
DAC_SLOW_VDAC8_viDAC8__SW3 EQU CYREG_DAC3_SW3
DAC_SLOW_VDAC8_viDAC8__SW4 EQU CYREG_DAC3_SW4
DAC_SLOW_VDAC8_viDAC8__TR EQU CYREG_DAC3_TR
DAC_SLOW_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
DAC_SLOW_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
DAC_SLOW_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
DAC_SLOW_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
DAC_SLOW_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
DAC_SLOW_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
DAC_SLOW_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
DAC_SLOW_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
DAC_SLOW_VDAC8_viDAC8__TST EQU CYREG_DAC3_TST

/* DMA_AVG */
DMA_AVG__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_AVG__DRQ_NUMBER EQU 0
DMA_AVG__NUMBEROF_TDS EQU 0
DMA_AVG__PRIORITY EQU 2
DMA_AVG__TERMIN_EN EQU 0
DMA_AVG__TERMIN_SEL EQU 0
DMA_AVG__TERMOUT0_EN EQU 0
DMA_AVG__TERMOUT0_SEL EQU 0
DMA_AVG__TERMOUT1_EN EQU 0
DMA_AVG__TERMOUT1_SEL EQU 0

/* DMA_HAM2SER */
DMA_HAM2SER__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_HAM2SER__DRQ_NUMBER EQU 1
DMA_HAM2SER__NUMBEROF_TDS EQU 0
DMA_HAM2SER__PRIORITY EQU 2
DMA_HAM2SER__TERMIN_EN EQU 0
DMA_HAM2SER__TERMIN_SEL EQU 0
DMA_HAM2SER__TERMOUT0_EN EQU 1
DMA_HAM2SER__TERMOUT0_SEL EQU 1
DMA_HAM2SER__TERMOUT1_EN EQU 0
DMA_HAM2SER__TERMOUT1_SEL EQU 0

/* DMA_PAY */
DMA_PAY__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_PAY__DRQ_NUMBER EQU 2
DMA_PAY__NUMBEROF_TDS EQU 0
DMA_PAY__PRIORITY EQU 2
DMA_PAY__TERMIN_EN EQU 0
DMA_PAY__TERMIN_SEL EQU 0
DMA_PAY__TERMOUT0_EN EQU 0
DMA_PAY__TERMOUT0_SEL EQU 0
DMA_PAY__TERMOUT1_EN EQU 0
DMA_PAY__TERMOUT1_SEL EQU 0

/* ISR_HEADER_READ */
ISR_HEADER_READ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_HEADER_READ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_HEADER_READ__INTC_MASK EQU 0x01
ISR_HEADER_READ__INTC_NUMBER EQU 0
ISR_HEADER_READ__INTC_PRIOR_NUM EQU 7
ISR_HEADER_READ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ISR_HEADER_READ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_HEADER_READ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ISR_INJ_CHECK */
ISR_INJ_CHECK__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_INJ_CHECK__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_INJ_CHECK__INTC_MASK EQU 0x02
ISR_INJ_CHECK__INTC_NUMBER EQU 1
ISR_INJ_CHECK__INTC_PRIOR_NUM EQU 7
ISR_INJ_CHECK__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ISR_INJ_CHECK__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_INJ_CHECK__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ISR_SYMB */
ISR_SYMB__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_SYMB__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_SYMB__INTC_MASK EQU 0x04
ISR_SYMB__INTC_NUMBER EQU 2
ISR_SYMB__INTC_PRIOR_NUM EQU 7
ISR_SYMB__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ISR_SYMB__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_SYMB__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PWM_LED */
PWM_LED_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_LED_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_LED_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_LED_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
PWM_LED_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_LED_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_LED_PWMUDB_genblk8_stsreg__MASK EQU 0x09
PWM_LED_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
PWM_LED_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_LED_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
PWM_LED_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
PWM_LED_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
PWM_LED_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
PWM_LED_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
PWM_LED_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
PWM_LED_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
PWM_LED_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_LED_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
PWM_LED_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
PWM_LED_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
PWM_LED_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_LED_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL

/* Pin_1 */
Pin_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Pin_1__0__MASK EQU 0x04
Pin_1__0__PC EQU CYREG_PRT0_PC2
Pin_1__0__PORT EQU 0
Pin_1__0__SHIFT EQU 2
Pin_1__AG EQU CYREG_PRT0_AG
Pin_1__AMUX EQU CYREG_PRT0_AMUX
Pin_1__BIE EQU CYREG_PRT0_BIE
Pin_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_1__BYP EQU CYREG_PRT0_BYP
Pin_1__CTL EQU CYREG_PRT0_CTL
Pin_1__DM0 EQU CYREG_PRT0_DM0
Pin_1__DM1 EQU CYREG_PRT0_DM1
Pin_1__DM2 EQU CYREG_PRT0_DM2
Pin_1__DR EQU CYREG_PRT0_DR
Pin_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_1__MASK EQU 0x04
Pin_1__PORT EQU 0
Pin_1__PRT EQU CYREG_PRT0_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_1__PS EQU CYREG_PRT0_PS
Pin_1__SHIFT EQU 2
Pin_1__SLW EQU CYREG_PRT0_SLW

/* Pin_2 */
Pin_2__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Pin_2__0__MASK EQU 0x02
Pin_2__0__PC EQU CYREG_IO_PC_PRT15_PC1
Pin_2__0__PORT EQU 15
Pin_2__0__SHIFT EQU 1
Pin_2__AG EQU CYREG_PRT15_AG
Pin_2__AMUX EQU CYREG_PRT15_AMUX
Pin_2__BIE EQU CYREG_PRT15_BIE
Pin_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_2__BYP EQU CYREG_PRT15_BYP
Pin_2__CTL EQU CYREG_PRT15_CTL
Pin_2__DM0 EQU CYREG_PRT15_DM0
Pin_2__DM1 EQU CYREG_PRT15_DM1
Pin_2__DM2 EQU CYREG_PRT15_DM2
Pin_2__DR EQU CYREG_PRT15_DR
Pin_2__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_2__MASK EQU 0x02
Pin_2__PORT EQU 15
Pin_2__PRT EQU CYREG_PRT15_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_2__PS EQU CYREG_PRT15_PS
Pin_2__SHIFT EQU 1
Pin_2__SLW EQU CYREG_PRT15_SLW

/* Pin_3 */
Pin_3__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Pin_3__0__MASK EQU 0x20
Pin_3__0__PC EQU CYREG_PRT1_PC5
Pin_3__0__PORT EQU 1
Pin_3__0__SHIFT EQU 5
Pin_3__AG EQU CYREG_PRT1_AG
Pin_3__AMUX EQU CYREG_PRT1_AMUX
Pin_3__BIE EQU CYREG_PRT1_BIE
Pin_3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_3__BYP EQU CYREG_PRT1_BYP
Pin_3__CTL EQU CYREG_PRT1_CTL
Pin_3__DM0 EQU CYREG_PRT1_DM0
Pin_3__DM1 EQU CYREG_PRT1_DM1
Pin_3__DM2 EQU CYREG_PRT1_DM2
Pin_3__DR EQU CYREG_PRT1_DR
Pin_3__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_3__MASK EQU 0x20
Pin_3__PORT EQU 1
Pin_3__PRT EQU CYREG_PRT1_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_3__PS EQU CYREG_PRT1_PS
Pin_3__SHIFT EQU 5
Pin_3__SLW EQU CYREG_PRT1_SLW

/* Pin_4 */
Pin_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pin_4__0__MASK EQU 0x01
Pin_4__0__PC EQU CYREG_PRT0_PC0
Pin_4__0__PORT EQU 0
Pin_4__0__SHIFT EQU 0
Pin_4__AG EQU CYREG_PRT0_AG
Pin_4__AMUX EQU CYREG_PRT0_AMUX
Pin_4__BIE EQU CYREG_PRT0_BIE
Pin_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_4__BYP EQU CYREG_PRT0_BYP
Pin_4__CTL EQU CYREG_PRT0_CTL
Pin_4__DM0 EQU CYREG_PRT0_DM0
Pin_4__DM1 EQU CYREG_PRT0_DM1
Pin_4__DM2 EQU CYREG_PRT0_DM2
Pin_4__DR EQU CYREG_PRT0_DR
Pin_4__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_4__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_4__MASK EQU 0x01
Pin_4__PORT EQU 0
Pin_4__PRT EQU CYREG_PRT0_PRT
Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_4__PS EQU CYREG_PRT0_PS
Pin_4__SHIFT EQU 0
Pin_4__SLW EQU CYREG_PRT0_SLW

/* Pin_5 */
Pin_5__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Pin_5__0__MASK EQU 0x08
Pin_5__0__PC EQU CYREG_PRT0_PC3
Pin_5__0__PORT EQU 0
Pin_5__0__SHIFT EQU 3
Pin_5__AG EQU CYREG_PRT0_AG
Pin_5__AMUX EQU CYREG_PRT0_AMUX
Pin_5__BIE EQU CYREG_PRT0_BIE
Pin_5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_5__BYP EQU CYREG_PRT0_BYP
Pin_5__CTL EQU CYREG_PRT0_CTL
Pin_5__DM0 EQU CYREG_PRT0_DM0
Pin_5__DM1 EQU CYREG_PRT0_DM1
Pin_5__DM2 EQU CYREG_PRT0_DM2
Pin_5__DR EQU CYREG_PRT0_DR
Pin_5__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_5__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_5__MASK EQU 0x08
Pin_5__PORT EQU 0
Pin_5__PRT EQU CYREG_PRT0_PRT
Pin_5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_5__PS EQU CYREG_PRT0_PS
Pin_5__SHIFT EQU 3
Pin_5__SLW EQU CYREG_PRT0_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Rx_1__0__MASK EQU 0x01
Rx_1__0__PC EQU CYREG_IO_PC_PRT15_PC0
Rx_1__0__PORT EQU 15
Rx_1__0__SHIFT EQU 0
Rx_1__AG EQU CYREG_PRT15_AG
Rx_1__AMUX EQU CYREG_PRT15_AMUX
Rx_1__BIE EQU CYREG_PRT15_BIE
Rx_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Rx_1__BYP EQU CYREG_PRT15_BYP
Rx_1__CTL EQU CYREG_PRT15_CTL
Rx_1__DM0 EQU CYREG_PRT15_DM0
Rx_1__DM1 EQU CYREG_PRT15_DM1
Rx_1__DM2 EQU CYREG_PRT15_DM2
Rx_1__DR EQU CYREG_PRT15_DR
Rx_1__INP_DIS EQU CYREG_PRT15_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT15_LCD_EN
Rx_1__MASK EQU 0x01
Rx_1__PORT EQU 15
Rx_1__PRT EQU CYREG_PRT15_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Rx_1__PS EQU CYREG_PRT15_PS
Rx_1__SHIFT EQU 0
Rx_1__SLW EQU CYREG_PRT15_SLW

/* SHIFT_CLK */
SHIFT_CLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SHIFT_CLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SHIFT_CLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SHIFT_CLK__CFG2_SRC_SEL_MASK EQU 0x07
SHIFT_CLK__INDEX EQU 0x01
SHIFT_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SHIFT_CLK__PM_ACT_MSK EQU 0x02
SHIFT_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SHIFT_CLK__PM_STBY_MSK EQU 0x02

/* SLOT_CLK */
SLOT_CLK__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
SLOT_CLK__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
SLOT_CLK__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
SLOT_CLK__CFG2_SRC_SEL_MASK EQU 0x07
SLOT_CLK__INDEX EQU 0x04
SLOT_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SLOT_CLK__PM_ACT_MSK EQU 0x10
SLOT_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SLOT_CLK__PM_STBY_MSK EQU 0x10

/* SREG_HAM_OUT */
SREG_HAM_OUT_sts_sts_reg__1__MASK EQU 0x02
SREG_HAM_OUT_sts_sts_reg__1__POS EQU 1
SREG_HAM_OUT_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
SREG_HAM_OUT_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
SREG_HAM_OUT_sts_sts_reg__MASK EQU 0x02
SREG_HAM_OUT_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB01_MSK
SREG_HAM_OUT_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
SREG_HAM_OUT_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB01_ST

/* SREG_HEAD */
SREG_HEAD_sts_sts_reg__0__MASK EQU 0x01
SREG_HEAD_sts_sts_reg__0__POS EQU 0
SREG_HEAD_sts_sts_reg__1__MASK EQU 0x02
SREG_HEAD_sts_sts_reg__1__POS EQU 1
SREG_HEAD_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SREG_HEAD_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SREG_HEAD_sts_sts_reg__2__MASK EQU 0x04
SREG_HEAD_sts_sts_reg__2__POS EQU 2
SREG_HEAD_sts_sts_reg__3__MASK EQU 0x08
SREG_HEAD_sts_sts_reg__3__POS EQU 3
SREG_HEAD_sts_sts_reg__MASK EQU 0x0F
SREG_HEAD_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB04_MSK
SREG_HEAD_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
SREG_HEAD_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
SREG_HEAD_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SREG_HEAD_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
SREG_HEAD_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
SREG_HEAD_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB04_ST

/* SREG_SYMB */
SREG_SYMB_sts_sts_reg__0__MASK EQU 0x01
SREG_SYMB_sts_sts_reg__0__POS EQU 0
SREG_SYMB_sts_sts_reg__1__MASK EQU 0x02
SREG_SYMB_sts_sts_reg__1__POS EQU 1
SREG_SYMB_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SREG_SYMB_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
SREG_SYMB_sts_sts_reg__2__MASK EQU 0x04
SREG_SYMB_sts_sts_reg__2__POS EQU 2
SREG_SYMB_sts_sts_reg__3__MASK EQU 0x08
SREG_SYMB_sts_sts_reg__3__POS EQU 3
SREG_SYMB_sts_sts_reg__4__MASK EQU 0x10
SREG_SYMB_sts_sts_reg__4__POS EQU 4
SREG_SYMB_sts_sts_reg__MASK EQU 0x1F
SREG_SYMB_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB06_MSK
SREG_SYMB_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SREG_SYMB_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB06_ST

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Tx_1__0__MASK EQU 0x08
Tx_1__0__PC EQU CYREG_PRT12_PC3
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 3
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x08
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 3
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* UART_BUART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB06_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB06_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB06_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB06_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB05_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB07_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB07_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB07_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB07_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB07_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB07_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB09_ST

/* UART_IntClock */
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x00
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x01
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x01

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x0000001F
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
