TimeQuest Timing Analyzer report for Mod_Teste
Fri Jun 23 21:37:16 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'FreqDivisor:divisorD|LEDG'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 14. Slow Model Hold: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'FreqDivisor:divisorD|LEDG'
 17. Slow Model Minimum Pulse Width: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'FreqDivisor:divisorD|LEDG'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Propagation Delay
 25. Minimum Propagation Delay
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'FreqDivisor:divisorD|LEDG'
 32. Fast Model Setup: 'CLOCK_50'
 33. Fast Model Setup: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 34. Fast Model Hold: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 35. Fast Model Hold: 'CLOCK_50'
 36. Fast Model Hold: 'FreqDivisor:divisorD|LEDG'
 37. Fast Model Minimum Pulse Width: 'CLOCK_50'
 38. Fast Model Minimum Pulse Width: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 39. Fast Model Minimum Pulse Width: 'FreqDivisor:divisorD|LEDG'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Propagation Delay
 45. Minimum Propagation Delay
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Progagation Delay
 52. Minimum Progagation Delay
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Mod_Teste                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                                      ;
; FreqDivisor:divisorD|LEDG                                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FreqDivisor:divisorD|LEDG }                                                                                     ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 } ;
+---------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                    ; Note                    ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------+-------------------------+
; 80.81 MHz  ; 80.81 MHz       ; FreqDivisor:divisorD|LEDG                                                                                     ;                         ;
; 86.78 MHz  ; 84.72 MHz       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; limit due to hold check ;
; 120.98 MHz ; 120.98 MHz      ; CLOCK_50                                                                                                      ;                         ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+
; FreqDivisor:divisorD|LEDG                                                                                     ; -14.574 ; -803.226      ;
; CLOCK_50                                                                                                      ; -11.729 ; -342.891      ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -8.531  ; -75.982       ;
+---------------------------------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -5.902 ; -51.488       ;
; CLOCK_50                                                                                                      ; -2.511 ; -2.511        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; 0.562  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -3.264 ; -385.252      ;
; CLOCK_50                                                                                                      ; -2.000 ; -224.916      ;
; FreqDivisor:divisorD|LEDG                                                                                     ; -0.500 ; -72.000       ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FreqDivisor:divisorD|LEDG'                                                                                                                                                                                         ;
+---------+---------------------------------------------------------------------------------------------------------------+-------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                     ; To Node                 ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------+-------------------------+--------------+---------------------------+--------------+------------+------------+
; -14.574 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.334      ; 15.944     ;
; -14.574 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.334      ; 15.944     ;
; -14.574 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.334      ; 15.944     ;
; -14.574 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.334      ; 15.944     ;
; -14.574 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.334      ; 15.944     ;
; -14.574 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.334      ; 15.944     ;
; -14.574 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.334      ; 15.944     ;
; -14.486 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.334      ; 15.856     ;
; -14.486 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.334      ; 15.856     ;
; -14.486 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.334      ; 15.856     ;
; -14.486 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.334      ; 15.856     ;
; -14.486 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.334      ; 15.856     ;
; -14.486 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.334      ; 15.856     ;
; -14.486 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.334      ; 15.856     ;
; -14.463 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.334      ; 15.833     ;
; -14.463 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.334      ; 15.833     ;
; -14.463 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.334      ; 15.833     ;
; -14.463 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.334      ; 15.833     ;
; -14.463 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.334      ; 15.833     ;
; -14.463 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.334      ; 15.833     ;
; -14.463 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.334      ; 15.833     ;
; -14.128 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.502     ;
; -14.128 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.502     ;
; -14.128 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.502     ;
; -14.128 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.502     ;
; -14.128 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.502     ;
; -14.128 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.502     ;
; -14.128 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.502     ;
; -14.075 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.788     ;
; -14.075 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.788     ;
; -14.075 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.788     ;
; -14.075 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.788     ;
; -14.075 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.788     ;
; -14.075 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.788     ;
; -14.075 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.788     ;
; -14.075 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.788     ;
; -14.010 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.384     ;
; -14.010 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.384     ;
; -14.010 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.384     ;
; -14.010 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.384     ;
; -14.010 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.384     ;
; -14.010 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.384     ;
; -14.010 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.384     ;
; -14.009 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.383     ;
; -14.009 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.383     ;
; -14.009 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.383     ;
; -14.009 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.383     ;
; -14.009 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.383     ;
; -14.009 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.383     ;
; -14.009 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.383     ;
; -14.001 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.375     ;
; -14.001 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.375     ;
; -14.001 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.375     ;
; -14.001 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.375     ;
; -14.001 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.375     ;
; -14.001 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.375     ;
; -14.001 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.375     ;
; -13.987 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.700     ;
; -13.987 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.700     ;
; -13.987 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.700     ;
; -13.987 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.700     ;
; -13.987 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.700     ;
; -13.987 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.700     ;
; -13.987 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.700     ;
; -13.987 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.700     ;
; -13.964 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.677     ;
; -13.964 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.677     ;
; -13.964 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.677     ;
; -13.964 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.677     ;
; -13.964 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.677     ;
; -13.964 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.677     ;
; -13.964 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.677     ;
; -13.964 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.677      ; 15.677     ;
; -13.796 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[0] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.170     ;
; -13.796 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[0] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.170     ;
; -13.796 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[0] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.170     ;
; -13.796 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[0] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.170     ;
; -13.796 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[0] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.170     ;
; -13.796 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[0] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.170     ;
; -13.796 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[0] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.338      ; 15.170     ;
; -13.629 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.681      ; 15.346     ;
; -13.629 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.681      ; 15.346     ;
; -13.629 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.681      ; 15.346     ;
; -13.629 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.681      ; 15.346     ;
; -13.629 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.681      ; 15.346     ;
; -13.629 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.681      ; 15.346     ;
; -13.629 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.681      ; 15.346     ;
; -13.629 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.681      ; 15.346     ;
; -13.511 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.681      ; 15.228     ;
; -13.511 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.681      ; 15.228     ;
; -13.511 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.681      ; 15.228     ;
; -13.511 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.681      ; 15.228     ;
; -13.511 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.681      ; 15.228     ;
; -13.511 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.681      ; 15.228     ;
; -13.511 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.681      ; 15.228     ;
; -13.511 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.681      ; 15.228     ;
; -13.510 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.681      ; 15.227     ;
; -13.510 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.681      ; 15.227     ;
; -13.510 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.681      ; 15.227     ;
; -13.510 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.681      ; 15.227     ;
+---------+---------------------------------------------------------------------------------------------------------------+-------------------------+--------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -11.729 ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.470     ; 3.724      ;
; -11.523 ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.444     ; 3.544      ;
; -11.488 ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.495     ; 3.458      ;
; -11.487 ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.344     ; 3.608      ;
; -11.463 ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.325     ; 3.603      ;
; -11.441 ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.326     ; 3.580      ;
; -11.412 ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.318     ; 3.559      ;
; -11.327 ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.480     ; 3.312      ;
; -11.158 ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.399     ; 3.724      ;
; -10.952 ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.373     ; 3.544      ;
; -10.917 ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.424     ; 3.458      ;
; -10.916 ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.273     ; 3.608      ;
; -10.892 ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.254     ; 3.603      ;
; -10.870 ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.255     ; 3.580      ;
; -10.841 ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.247     ; 3.559      ;
; -10.756 ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.409     ; 3.312      ;
; -9.476  ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.480     ; 1.461      ;
; -9.244  ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.470     ; 1.239      ;
; -9.144  ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.444     ; 1.165      ;
; -9.102  ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.326     ; 1.241      ;
; -9.102  ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.325     ; 1.242      ;
; -9.078  ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.344     ; 1.199      ;
; -8.978  ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.495     ; 0.948      ;
; -8.905  ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.409     ; 1.461      ;
; -8.821  ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.318     ; 0.968      ;
; -8.673  ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.399     ; 1.239      ;
; -8.573  ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.373     ; 1.165      ;
; -8.531  ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.255     ; 1.241      ;
; -8.531  ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.254     ; 1.242      ;
; -8.507  ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.273     ; 1.199      ;
; -8.407  ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.424     ; 0.948      ;
; -8.250  ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.247     ; 0.968      ;
; -7.266  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.339     ; 7.892      ;
; -7.266  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.339     ; 7.892      ;
; -7.266  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.339     ; 7.892      ;
; -7.266  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.339     ; 7.892      ;
; -7.266  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.339     ; 7.892      ;
; -7.266  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.339     ; 7.892      ;
; -7.266  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; -0.339     ; 7.892      ;
; -7.066  ; RegisterFile:register|registradores[2][1]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.728     ; 7.374      ;
; -7.040  ; RegisterFile:register|registradores[4][1]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.732     ; 7.344      ;
; -7.019  ; RegisterFile:register|registradores[4][1]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.732     ; 7.323      ;
; -6.913  ; RegisterFile:register|registradores[2][2]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.728     ; 7.221      ;
; -6.906  ; RegisterFile:register|registradores[4][3]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.732     ; 7.210      ;
; -6.885  ; RegisterFile:register|registradores[4][3]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.732     ; 7.189      ;
; -6.883  ; RegisterFile:register|registradores[4][2]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.732     ; 7.187      ;
; -6.875  ; RegisterFile:register|registradores[4][7]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.728     ; 7.183      ;
; -6.866  ; PC:ProgramCounter|PC[6]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.740     ; 7.162      ;
; -6.862  ; RegisterFile:register|registradores[2][1]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.728     ; 7.170      ;
; -6.862  ; RegisterFile:register|registradores[4][2]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.732     ; 7.166      ;
; -6.852  ; RegisterFile:register|registradores[2][1]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.728     ; 7.160      ;
; -6.793  ; RegisterFile:register|registradores[5][3]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.732     ; 7.097      ;
; -6.771  ; RegisterFile:register|registradores[5][2]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.732     ; 7.075      ;
; -6.737  ; RegisterFile:register|registradores[6][3]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.732     ; 7.041      ;
; -6.736  ; RegisterFile:register|registradores[4][5]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.728     ; 7.044      ;
; -6.732  ; PC:ProgramCounter|PC[7]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.740     ; 7.028      ;
; -6.709  ; RegisterFile:register|registradores[2][2]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.728     ; 7.017      ;
; -6.699  ; RegisterFile:register|registradores[2][2]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.728     ; 7.007      ;
; -6.673  ; RegisterFile:register|registradores[2][1]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.723     ; 6.986      ;
; -6.671  ; RegisterFile:register|registradores[1][6]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.738     ; 6.969      ;
; -6.654  ; RegisterFile:register|registradores[4][4]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.731     ; 6.959      ;
; -6.636  ; RegisterFile:register|registradores[2][3]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.728     ; 6.944      ;
; -6.634  ; PC:ProgramCounter|PC[6]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.740     ; 6.930      ;
; -6.611  ; RegisterFile:register|registradores[4][6]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.728     ; 6.919      ;
; -6.594  ; PC:ProgramCounter|PC[5]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.740     ; 6.890      ;
; -6.570  ; PC:ProgramCounter|PC[6]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.735     ; 6.871      ;
; -6.569  ; RegisterFile:register|registradores[4][7]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.728     ; 6.877      ;
; -6.555  ; RegisterFile:register|registradores[6][1]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.732     ; 6.859      ;
; -6.546  ; RegisterFile:register|registradores[1][6]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.738     ; 6.844      ;
; -6.530  ; RegisterFile:register|registradores[5][5]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.728     ; 6.838      ;
; -6.522  ; RegisterFile:register|registradores[1][6]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.733     ; 6.825      ;
; -6.520  ; RegisterFile:register|registradores[2][2]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.723     ; 6.833      ;
; -6.500  ; RegisterFile:register|registradores[1][6]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.738     ; 6.798      ;
; -6.500  ; PC:ProgramCounter|PC[7]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.740     ; 6.796      ;
; -6.498  ; RegisterFile:register|registradores[5][1]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.732     ; 6.802      ;
; -6.492  ; RegisterFile:register|registradores[3][3]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[4]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.725     ; 6.803      ;
; -6.492  ; RegisterFile:register|registradores[1][7]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.738     ; 6.790      ;
; -6.490  ; RegisterFile:register|registradores[3][6]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.732     ; 6.794      ;
; -6.488  ; RegisterFile:register|registradores[4][7]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.728     ; 6.796      ;
; -6.482  ; RegisterFile:register|registradores[6][2]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.732     ; 6.786      ;
; -6.436  ; PC:ProgramCounter|PC[7]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.735     ; 6.737      ;
; -6.435  ; RegisterFile:register|registradores[5][3]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.732     ; 6.739      ;
; -6.432  ; RegisterFile:register|registradores[2][3]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.728     ; 6.740      ;
; -6.430  ; RegisterFile:register|registradores[4][5]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.728     ; 6.738      ;
; -6.427  ; RegisterFile:register|registradores[5][5]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.728     ; 6.735      ;
; -6.427  ; PC:ProgramCounter|PC[6]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.740     ; 6.723      ;
; -6.422  ; RegisterFile:register|registradores[2][3]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.728     ; 6.730      ;
; -6.418  ; RegisterFile:register|registradores[2][4]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.731     ; 6.723      ;
; -6.413  ; RegisterFile:register|registradores[5][2]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.732     ; 6.717      ;
; -6.396  ; RegisterFile:register|registradores[3][4]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.736     ; 6.696      ;
; -6.385  ; RegisterFile:register|registradores[1][2]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.739     ; 6.682      ;
; -6.385  ; RegisterFile:register|registradores[3][4]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.736     ; 6.685      ;
; -6.376  ; RegisterFile:register|registradores[5][6]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.727     ; 6.685      ;
; -6.367  ; RegisterFile:register|registradores[1][7]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.738     ; 6.665      ;
; -6.362  ; PC:ProgramCounter|PC[5]                                                                                       ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.740     ; 6.658      ;
; -6.361  ; RegisterFile:register|registradores[2][4]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.736     ; 6.661      ;
; -6.356  ; RegisterFile:register|registradores[1][5]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.738     ; 6.654      ;
; -6.349  ; RegisterFile:register|registradores[4][5]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.728     ; 6.657      ;
; -6.348  ; RegisterFile:register|registradores[4][4]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.731     ; 6.653      ;
; -6.348  ; RegisterFile:register|registradores[3][6]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[1]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.732     ; 6.652      ;
+---------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node              ; Launch Clock ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -8.531 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.367      ; 12.422     ;
; -8.531 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.367      ; 12.422     ;
; -8.531 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.367      ; 12.422     ;
; -8.531 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.367      ; 12.422     ;
; -8.531 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.367      ; 12.422     ;
; -8.531 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.367      ; 12.422     ;
; -8.531 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.367      ; 12.422     ;
; -8.287 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.392      ; 12.220     ;
; -8.287 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.392      ; 12.220     ;
; -8.287 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.392      ; 12.220     ;
; -8.287 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.392      ; 12.220     ;
; -8.287 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.392      ; 12.220     ;
; -8.287 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.392      ; 12.220     ;
; -8.287 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.392      ; 12.220     ;
; -8.225 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.368      ; 12.113     ;
; -8.225 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.368      ; 12.113     ;
; -8.225 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.368      ; 12.113     ;
; -8.225 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.368      ; 12.113     ;
; -8.225 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.368      ; 12.113     ;
; -8.225 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.368      ; 12.113     ;
; -8.225 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.368      ; 12.113     ;
; -8.192 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.377      ; 12.068     ;
; -8.192 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.377      ; 12.068     ;
; -8.192 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.377      ; 12.068     ;
; -8.192 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.377      ; 12.068     ;
; -8.192 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.377      ; 12.068     ;
; -8.192 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.377      ; 12.068     ;
; -8.192 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.377      ; 12.068     ;
; -8.134 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.341      ; 12.011     ;
; -8.134 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.341      ; 12.011     ;
; -8.134 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.341      ; 12.011     ;
; -8.134 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.341      ; 12.011     ;
; -8.134 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.341      ; 12.011     ;
; -8.134 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.341      ; 12.011     ;
; -8.134 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.341      ; 12.011     ;
; -8.060 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.338      ; 12.422     ;
; -8.060 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.338      ; 12.422     ;
; -8.060 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.338      ; 12.422     ;
; -8.060 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.338      ; 12.422     ;
; -8.060 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.338      ; 12.422     ;
; -8.060 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.338      ; 12.422     ;
; -8.060 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.338      ; 12.422     ;
; -8.032 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.710      ; 12.266     ;
; -8.032 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.710      ; 12.266     ;
; -8.032 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.710      ; 12.266     ;
; -8.032 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.710      ; 12.266     ;
; -8.032 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.710      ; 12.266     ;
; -8.032 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.710      ; 12.266     ;
; -8.032 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.710      ; 12.266     ;
; -8.032 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.710      ; 12.266     ;
; -7.969 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.215      ; 11.824     ;
; -7.969 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.215      ; 11.824     ;
; -7.969 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.215      ; 11.824     ;
; -7.969 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.215      ; 11.824     ;
; -7.969 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.215      ; 11.824     ;
; -7.969 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.215      ; 11.824     ;
; -7.969 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.215      ; 11.824     ;
; -7.875 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.241      ; 11.778     ;
; -7.875 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.241      ; 11.778     ;
; -7.875 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.241      ; 11.778     ;
; -7.875 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.241      ; 11.778     ;
; -7.875 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.241      ; 11.778     ;
; -7.875 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.241      ; 11.778     ;
; -7.875 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.241      ; 11.778     ;
; -7.816 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.363      ; 12.220     ;
; -7.816 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.363      ; 12.220     ;
; -7.816 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.363      ; 12.220     ;
; -7.816 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.363      ; 12.220     ;
; -7.816 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.363      ; 12.220     ;
; -7.816 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.363      ; 12.220     ;
; -7.816 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.363      ; 12.220     ;
; -7.788 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.735      ; 12.064     ;
; -7.788 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.735      ; 12.064     ;
; -7.788 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.735      ; 12.064     ;
; -7.788 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.735      ; 12.064     ;
; -7.788 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.735      ; 12.064     ;
; -7.788 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.735      ; 12.064     ;
; -7.788 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.735      ; 12.064     ;
; -7.788 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.735      ; 12.064     ;
; -7.754 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.339      ; 12.113     ;
; -7.754 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.339      ; 12.113     ;
; -7.754 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.339      ; 12.113     ;
; -7.754 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.339      ; 12.113     ;
; -7.754 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.339      ; 12.113     ;
; -7.754 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.339      ; 12.113     ;
; -7.754 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.339      ; 12.113     ;
; -7.726 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.711      ; 11.957     ;
; -7.726 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.711      ; 11.957     ;
; -7.726 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.711      ; 11.957     ;
; -7.726 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.711      ; 11.957     ;
; -7.726 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.711      ; 11.957     ;
; -7.726 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.711      ; 11.957     ;
; -7.726 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.711      ; 11.957     ;
; -7.726 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.711      ; 11.957     ;
; -7.721 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.348      ; 12.068     ;
; -7.721 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.348      ; 12.068     ;
; -7.721 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.348      ; 12.068     ;
; -7.721 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.348      ; 12.068     ;
; -7.721 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.348      ; 12.068     ;
; -7.721 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.348      ; 12.068     ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                 ; Launch Clock                                                                                                  ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.902 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.230     ; 5.537      ;
; -5.831 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.159     ; 5.537      ;
; -5.795 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.245     ; 5.659      ;
; -5.724 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.174     ; 5.659      ;
; -5.402 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.230     ; 5.537      ;
; -5.331 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.159     ; 5.537      ;
; -5.301 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.220     ; 6.128      ;
; -5.295 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.245     ; 5.659      ;
; -5.230 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.149     ; 6.128      ;
; -5.224 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.174     ; 5.659      ;
; -5.119 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.094     ; 6.184      ;
; -5.065 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.068     ; 6.212      ;
; -5.048 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.023     ; 6.184      ;
; -4.995 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.194     ; 6.408      ;
; -4.994 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.997     ; 6.212      ;
; -4.979 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[8]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.221     ; 6.451      ;
; -4.978 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.075     ; 6.306      ;
; -4.962 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.076     ; 6.323      ;
; -4.924 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.123     ; 6.408      ;
; -4.908 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[8]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.150     ; 6.451      ;
; -4.907 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.004     ; 6.306      ;
; -4.891 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.005     ; 6.323      ;
; -4.801 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.220     ; 6.128      ;
; -4.730 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.149     ; 6.128      ;
; -4.619 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.094     ; 6.184      ;
; -4.565 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.068     ; 6.212      ;
; -4.548 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.023     ; 6.184      ;
; -4.495 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.194     ; 6.408      ;
; -4.494 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.997     ; 6.212      ;
; -4.479 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[8]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.221     ; 6.451      ;
; -4.478 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.075     ; 6.306      ;
; -4.462 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.076     ; 6.323      ;
; -4.424 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.123     ; 6.408      ;
; -4.408 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[8]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.150     ; 6.451      ;
; -4.407 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.004     ; 6.306      ;
; -4.392 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:control|BNE ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.850      ; 4.667      ;
; -4.391 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.005     ; 6.323      ;
; -4.367 ; RegisterFile:register|registradores[6][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.578      ; 3.211      ;
; -4.321 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:control|BNE ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.779      ; 4.667      ;
; -4.304 ; RegisterFile:register|registradores[7][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.585      ; 3.281      ;
; -4.126 ; RegisterFile:register|registradores[3][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.578      ; 3.452      ;
; -4.069 ; RegisterFile:register|registradores[5][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.708      ; 3.639      ;
; -3.938 ; RegisterFile:register|registradores[6][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.649      ; 3.211      ;
; -3.892 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:control|BNE ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.850      ; 4.667      ;
; -3.891 ; RegisterFile:register|registradores[6][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.585      ; 3.694      ;
; -3.875 ; RegisterFile:register|registradores[7][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.656      ; 3.281      ;
; -3.846 ; RegisterFile:register|registradores[1][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.578      ; 3.732      ;
; -3.840 ; RegisterFile:register|registradores[7][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.586      ; 3.746      ;
; -3.821 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:control|BNE ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.779      ; 4.667      ;
; -3.805 ; RegisterFile:register|registradores[2][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.574      ; 3.769      ;
; -3.804 ; RegisterFile:register|registradores[2][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.759      ; 3.955      ;
; -3.786 ; RegisterFile:register|registradores[2][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.589      ; 3.803      ;
; -3.771 ; RegisterFile:register|registradores[2][7]                                                                     ; ULA:ula|ULAResult[7]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.739      ; 3.968      ;
; -3.726 ; RegisterFile:register|registradores[5][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.755      ; 4.029      ;
; -3.711 ; RegisterFile:register|registradores[7][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.579      ; 3.868      ;
; -3.697 ; RegisterFile:register|registradores[3][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.649      ; 3.452      ;
; -3.692 ; RegisterFile:register|registradores[3][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.759      ; 4.067      ;
; -3.681 ; RegisterFile:register|registradores[3][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.574      ; 3.893      ;
; -3.655 ; RegisterFile:register|registradores[3][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.704      ; 4.049      ;
; -3.640 ; RegisterFile:register|registradores[5][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.779      ; 3.639      ;
; -3.637 ; RegisterFile:register|registradores[1][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.572      ; 3.935      ;
; -3.606 ; RegisterFile:register|registradores[3][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.608      ; 4.002      ;
; -3.569 ; RegisterFile:register|registradores[1][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.748      ; 4.179      ;
; -3.562 ; RegisterFile:register|registradores[3][6]                                                                     ; ULA:ula|ULAResult[6]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.740      ; 4.178      ;
; -3.553 ; RegisterFile:register|registradores[6][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.755      ; 4.202      ;
; -3.522 ; RegisterFile:register|registradores[7][6]                                                                     ; ULA:ula|ULAResult[6]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.738      ; 4.216      ;
; -3.505 ; RegisterFile:register|registradores[1][7]                                                                     ; ULA:ula|ULAResult[7]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.724      ; 4.219      ;
; -3.462 ; RegisterFile:register|registradores[6][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.656      ; 3.694      ;
; -3.433 ; RegisterFile:register|registradores[3][7]                                                                     ; ULA:ula|ULAResult[7]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.730      ; 4.297      ;
; -3.417 ; RegisterFile:register|registradores[1][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.649      ; 3.732      ;
; -3.411 ; RegisterFile:register|registradores[7][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.657      ; 3.746      ;
; -3.376 ; RegisterFile:register|registradores[2][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.645      ; 3.769      ;
; -3.375 ; RegisterFile:register|registradores[2][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.830      ; 3.955      ;
; -3.363 ; RegisterFile:register|registradores[7][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.608      ; 4.245      ;
; -3.357 ; RegisterFile:register|registradores[2][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.660      ; 3.803      ;
; -3.351 ; RegisterFile:register|registradores[2][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.713      ; 4.362      ;
; -3.346 ; RegisterFile:register|registradores[7][7]                                                                     ; ULA:ula|ULAResult[7]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.728      ; 4.382      ;
; -3.342 ; RegisterFile:register|registradores[7][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.702      ; 4.360      ;
; -3.342 ; RegisterFile:register|registradores[2][7]                                                                     ; ULA:ula|ULAResult[7]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.810      ; 3.968      ;
; -3.328 ; RegisterFile:register|registradores[5][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.585      ; 4.257      ;
; -3.317 ; RegisterFile:register|registradores[4][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.579      ; 4.262      ;
; -3.299 ; RegisterFile:register|registradores[4][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.755      ; 4.456      ;
; -3.297 ; RegisterFile:register|registradores[5][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.826      ; 4.029      ;
; -3.282 ; RegisterFile:register|registradores[7][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.650      ; 3.868      ;
; -3.263 ; RegisterFile:register|registradores[3][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.830      ; 4.067      ;
; -3.262 ; RegisterFile:register|registradores[7][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.755      ; 4.493      ;
; -3.252 ; RegisterFile:register|registradores[3][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.645      ; 3.893      ;
; -3.226 ; RegisterFile:register|registradores[3][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.775      ; 4.049      ;
; -3.208 ; RegisterFile:register|registradores[5][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.586      ; 4.378      ;
; -3.208 ; RegisterFile:register|registradores[1][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.643      ; 3.935      ;
; -3.184 ; RegisterFile:register|registradores[4][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.585      ; 4.401      ;
; -3.177 ; RegisterFile:register|registradores[3][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.679      ; 4.002      ;
; -3.140 ; RegisterFile:register|registradores[1][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.819      ; 4.179      ;
; -3.133 ; RegisterFile:register|registradores[3][6]                                                                     ; ULA:ula|ULAResult[6]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.811      ; 4.178      ;
; -3.124 ; RegisterFile:register|registradores[6][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.826      ; 4.202      ;
; -3.122 ; RegisterFile:register|registradores[5][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.582      ; 4.460      ;
; -3.093 ; RegisterFile:register|registradores[7][6]                                                                     ; ULA:ula|ULAResult[6]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.809      ; 4.216      ;
; -3.076 ; RegisterFile:register|registradores[1][7]                                                                     ; ULA:ula|ULAResult[7]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.795      ; 4.219      ;
; -3.061 ; RegisterFile:register|registradores[4][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.708      ; 4.647      ;
; -3.060 ; RegisterFile:register|registradores[6][6]                                                                     ; ULA:ula|ULAResult[6]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.738      ; 4.678      ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                       ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -2.511 ; FreqDivisor:divisorD|LEDG                 ; FreqDivisor:divisorD|LEDG                 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 2.652      ; 0.657      ;
; -2.011 ; FreqDivisor:divisorD|LEDG                 ; FreqDivisor:divisorD|LEDG                 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; -0.500       ; 2.652      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.538  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.804      ;
; 0.541  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.807      ;
; 0.542  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.543  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.809      ;
; 0.556  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.822      ;
; 0.558  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.824      ;
; 0.680  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.946      ;
; 0.681  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.947      ;
; 0.683  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.949      ;
; 0.697  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.963      ;
; 0.706  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.001      ; 0.973      ;
; 0.733  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.001     ; 0.998      ;
; 0.788  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.789  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.055      ;
; 0.795  ; FreqDivisor:divisorD|contador[10]         ; FreqDivisor:divisorD|contador[10]         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.796  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.797  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.063      ;
; 0.801  ; FreqDivisor:divisorD|contador[8]          ; FreqDivisor:divisorD|contador[8]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.805  ; FreqDivisor:divisorD|contador[15]         ; FreqDivisor:divisorD|contador[15]         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; FreqDivisor:divisorD|contador[1]          ; FreqDivisor:divisorD|contador[1]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FreqDivisor:divisorD|contador[4]          ; FreqDivisor:divisorD|contador[4]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FreqDivisor:divisorD|contador[17]         ; FreqDivisor:divisorD|contador[17]         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.808  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.809  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.810  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.812  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.813  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.816  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.082      ;
; 0.822  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.088      ;
; 0.826  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.092      ;
; 0.829  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.095      ;
; 0.830  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.096      ;
; 0.832  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.098      ;
; 0.835  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.838  ; FreqDivisor:divisorD|contador[23]         ; FreqDivisor:divisorD|contador[23]         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FreqDivisor:divisorD|contador[25]         ; FreqDivisor:divisorD|contador[25]         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; FreqDivisor:divisorD|contador[2]          ; FreqDivisor:divisorD|contador[2]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FreqDivisor:divisorD|contador[3]          ; FreqDivisor:divisorD|contador[3]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.840  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.106      ;
; 0.841  ; FreqDivisor:divisorD|contador[5]          ; FreqDivisor:divisorD|contador[5]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.841  ; FreqDivisor:divisorD|contador[7]          ; FreqDivisor:divisorD|contador[7]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.844  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; FreqDivisor:divisorD|contador[9]          ; FreqDivisor:divisorD|contador[9]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.847  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.851  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_RS                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.116      ;
; 0.855  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.121      ;
; 0.872  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.138      ;
; 0.881  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.147      ;
; 0.883  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_DATA[4]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.148      ;
; 0.884  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_DATA[7]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.149      ;
; 0.888  ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.154      ;
; 0.889  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.155      ;
; 0.905  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.171      ;
; 0.955  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.221      ;
; 0.955  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.221      ;
; 0.973  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.001      ; 1.240      ;
; 0.994  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.260      ;
; 0.995  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.261      ;
; 0.995  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.261      ;
; 0.995  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.261      ;
; 1.005  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.270      ;
; 1.005  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|mLCD_DATA[7]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.270      ;
; 1.054  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|mLCD_RS                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.319      ;
; 1.077  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000001             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.343      ;
; 1.080  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.345      ;
; 1.080  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.345      ;
; 1.080  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.345      ;
; 1.080  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.345      ;
; 1.080  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.345      ;
; 1.080  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.345      ;
; 1.080  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.345      ;
; 1.080  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.345      ;
; 1.136  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.402      ;
; 1.137  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.403      ;
; 1.137  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.403      ;
; 1.137  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.403      ;
; 1.174  ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|mLCD_DATA[7]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.439      ;
; 1.179  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.445      ;
; 1.180  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.446      ;
; 1.181  ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|mLCD_RS                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.446      ;
; 1.184  ; FreqDivisor:divisorD|contador[8]          ; FreqDivisor:divisorD|contador[9]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.450      ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FreqDivisor:divisorD|LEDG'                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                   ; Launch Clock                                                                                                  ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+
; 0.562 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[3]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.423      ; 4.460      ;
; 0.568 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[1]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.423      ; 4.466      ;
; 1.032 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[2]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.423      ; 4.930      ;
; 1.057 ; RegisterFile:register|registradores[1][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.323      ;
; 1.062 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[3]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.423      ; 4.460      ;
; 1.068 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[1]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.423      ; 4.466      ;
; 1.190 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[0]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.427      ; 5.092      ;
; 1.207 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[5]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.427      ; 5.109      ;
; 1.239 ; RegisterFile:register|registradores[3][5]                                                                     ; ParallelOut:Pout|Registrador[5]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.505      ;
; 1.303 ; RegisterFile:register|registradores[6][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.007      ; 1.576      ;
; 1.410 ; RegisterFile:register|registradores[7][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.007      ; 1.683      ;
; 1.442 ; RegisterFile:register|registradores[1][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.708      ;
; 1.526 ; RegisterFile:register|registradores[5][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.007      ; 1.799      ;
; 1.529 ; RegisterFile:register|registradores[3][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.795      ;
; 1.532 ; RegisterFile:register|registradores[1][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.798      ;
; 1.532 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[2]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.423      ; 4.930      ;
; 1.544 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[4]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.427      ; 5.446      ;
; 1.676 ; RegisterFile:register|registradores[3][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.011      ; 1.953      ;
; 1.690 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[0]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.427      ; 5.092      ;
; 1.700 ; RegisterFile:register|registradores[7][5]                                                                     ; ParallelOut:Pout|Registrador[5]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.002     ; 1.964      ;
; 1.707 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[5]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.427      ; 5.109      ;
; 1.756 ; RegisterFile:register|registradores[7][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.007      ; 2.029      ;
; 1.795 ; RegisterFile:register|registradores[2][5]                                                                     ; ParallelOut:Pout|Registrador[5]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.009      ; 2.070      ;
; 1.863 ; RegisterFile:register|registradores[6][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.007      ; 2.136      ;
; 1.883 ; RegisterFile:register|registradores[4][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.007      ; 2.156      ;
; 1.923 ; RegisterFile:register|registradores[4][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.007      ; 2.196      ;
; 1.941 ; RegisterFile:register|registradores[2][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.011      ; 2.218      ;
; 1.952 ; RegisterFile:register|registradores[2][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.011      ; 2.229      ;
; 1.956 ; RegisterFile:register|registradores[4][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.007      ; 2.229      ;
; 1.979 ; RegisterFile:register|registradores[3][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.011      ; 2.256      ;
; 1.980 ; RegisterFile:register|registradores[2][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.011      ; 2.257      ;
; 1.986 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.425      ; 5.886      ;
; 1.988 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.425      ; 5.888      ;
; 1.993 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.425      ; 5.893      ;
; 2.044 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[4]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.427      ; 5.446      ;
; 2.055 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[6]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.427      ; 5.957      ;
; 2.108 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.425      ; 6.008      ;
; 2.117 ; RegisterFile:register|registradores[6][5]                                                                     ; ParallelOut:Pout|Registrador[5]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.002     ; 2.381      ;
; 2.162 ; RegisterFile:register|registradores[7][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.007      ; 2.435      ;
; 2.235 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[7]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.427      ; 6.137      ;
; 2.260 ; PC:ProgramCounter|PC[6]                                                                                       ; PC:ProgramCounter|PC[6]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 2.526      ;
; 2.280 ; RegisterFile:register|registradores[5][5]                                                                     ; ParallelOut:Pout|Registrador[5]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.004      ; 2.550      ;
; 2.280 ; RegisterFile:register|registradores[4][5]                                                                     ; ParallelOut:Pout|Registrador[5]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.004      ; 2.550      ;
; 2.294 ; RegisterFile:register|registradores[5][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.007      ; 2.567      ;
; 2.299 ; PC:ProgramCounter|PC[5]                                                                                       ; PC:ProgramCounter|PC[5]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 2.565      ;
; 2.324 ; RegisterFile:register|registradores[1][5]                                                                     ; ParallelOut:Pout|Registrador[5]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.006     ; 2.584      ;
; 2.355 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][0] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.426      ; 6.256      ;
; 2.377 ; PC:ProgramCounter|PC[4]                                                                                       ; PC:ProgramCounter|PC[4]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 2.643      ;
; 2.379 ; RegisterFile:register|registradores[5][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.007      ; 2.652      ;
; 2.407 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[7]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.426      ; 6.308      ;
; 2.407 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[4]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.426      ; 6.308      ;
; 2.407 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[0]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.426      ; 6.308      ;
; 2.407 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[1]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.426      ; 6.308      ;
; 2.407 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[2]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.426      ; 6.308      ;
; 2.407 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[3]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.426      ; 6.308      ;
; 2.486 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.425      ; 5.886      ;
; 2.488 ; RegisterFile:register|registradores[6][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.007      ; 2.761      ;
; 2.488 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.425      ; 5.888      ;
; 2.493 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.425      ; 5.893      ;
; 2.497 ; PC:ProgramCounter|PC[7]                                                                                       ; PC:ProgramCounter|PC[7]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 2.763      ;
; 2.555 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[6]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.427      ; 5.957      ;
; 2.566 ; RegisterFile:register|registradores[5][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.007      ; 2.839      ;
; 2.579 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.419      ; 6.473      ;
; 2.604 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.419      ; 6.498      ;
; 2.608 ; RegisterFile:register|registradores[7][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.008      ; 2.882      ;
; 2.608 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.425      ; 6.008      ;
; 2.650 ; PC:ProgramCounter|PC[5]                                                                                       ; PC:ProgramCounter|PC[6]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 2.916      ;
; 2.681 ; PC:ProgramCounter|PC[4]                                                                                       ; PC:ProgramCounter|PC[5]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 2.947      ;
; 2.716 ; RegisterFile:register|registradores[3][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.003      ; 2.985      ;
; 2.720 ; PC:ProgramCounter|PC[4]                                                                                       ; PC:ProgramCounter|PC[6]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 2.986      ;
; 2.735 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[7]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.427      ; 6.137      ;
; 2.746 ; RegisterFile:register|registradores[1][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 3.012      ;
; 2.756 ; RegisterFile:register|registradores[7][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.001      ; 3.023      ;
; 2.807 ; PC:ProgramCounter|PC[0]                                                                                       ; PC:ProgramCounter|PC[0]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 3.073      ;
; 2.855 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][0] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.426      ; 6.256      ;
; 2.881 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[2][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.415      ; 6.771      ;
; 2.882 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.415      ; 6.772      ;
; 2.884 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.421      ; 6.780      ;
; 2.884 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[7][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.421      ; 6.780      ;
; 2.907 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[7]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.426      ; 6.308      ;
; 2.907 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[4]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.426      ; 6.308      ;
; 2.907 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[0]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.426      ; 6.308      ;
; 2.907 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[1]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.426      ; 6.308      ;
; 2.907 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[2]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.426      ; 6.308      ;
; 2.907 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[3]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.426      ; 6.308      ;
; 2.914 ; RegisterFile:register|registradores[2][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.011      ; 3.191      ;
; 2.923 ; PC:ProgramCounter|PC[6]                                                                                       ; PC:ProgramCounter|PC[7]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 3.189      ;
; 2.985 ; RegisterFile:register|registradores[3][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.003      ; 3.254      ;
; 2.998 ; PC:ProgramCounter|PC[5]                                                                                       ; PC:ProgramCounter|PC[7]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 3.264      ;
; 3.001 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[7][6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.421      ; 6.897      ;
; 3.002 ; RegisterFile:register|registradores[4][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.008      ; 3.276      ;
; 3.036 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[5][5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.415      ; 6.926      ;
; 3.068 ; PC:ProgramCounter|PC[4]                                                                                       ; PC:ProgramCounter|PC[7]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 3.334      ;
; 3.079 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.419      ; 6.473      ;
; 3.104 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 3.419      ; 6.498      ;
; 3.123 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[6]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.422      ; 7.020      ;
; 3.127 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.421      ; 7.023      ;
; 3.157 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[5][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.415      ; 7.047      ;
; 3.158 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[4][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.415      ; 7.048      ;
; 3.158 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[5]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 3.419      ; 7.052      ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                         ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-----------------------------+
; -3.264 ; -3.264       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]        ;
; -3.264 ; -3.264       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]        ;
; -3.264 ; -3.264       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]        ;
; -3.264 ; -3.264       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]        ;
; -3.264 ; -3.264       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]        ;
; -3.264 ; -3.264       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]        ;
; -3.264 ; -3.264       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]        ;
; -3.264 ; -3.264       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]        ;
; -3.264 ; -3.264       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]        ;
; -3.264 ; -3.264       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]        ;
; -3.264 ; -3.264       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]        ;
; -3.264 ; -3.264       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]        ;
; -3.264 ; -3.264       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]        ;
; -3.264 ; -3.264       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]        ;
; -3.264 ; -3.264       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]        ;
; -3.264 ; -3.264       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]        ;
; -3.264 ; -3.264       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[8]        ;
; -3.264 ; -3.264       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[8]        ;
; -3.264 ; -3.264       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0clkctrl|inclk[0] ;
; -3.264 ; -3.264       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0clkctrl|inclk[0] ;
; -3.264 ; -3.264       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0clkctrl|outclk   ;
; -3.264 ; -3.264       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0clkctrl|outclk   ;
; -3.264 ; -3.264       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0|combout         ;
; -3.264 ; -3.264       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0|combout         ;
; -3.264 ; -3.264       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datad      ;
; -3.264 ; -3.264       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datad      ;
; -3.264 ; -3.264       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datad      ;
; -3.264 ; -3.264       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datad      ;
; -3.264 ; -3.264       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datac      ;
; -3.264 ; -3.264       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datac      ;
; -3.264 ; -3.264       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datad      ;
; -3.264 ; -3.264       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datad      ;
; -3.264 ; -3.264       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datad      ;
; -3.264 ; -3.264       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datad      ;
; -3.264 ; -3.264       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datac      ;
; -3.264 ; -3.264       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datac      ;
; -3.264 ; -3.264       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac      ;
; -3.264 ; -3.264       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac      ;
; -3.264 ; -3.264       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac      ;
; -3.264 ; -3.264       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac      ;
; -3.264 ; -3.264       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[8]|datac      ;
; -3.264 ; -3.264       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[8]|datac      ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]        ;
; -3.222 ; -3.222       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]        ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]        ;
; -3.222 ; -3.222       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]        ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]        ;
; -3.222 ; -3.222       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]        ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]        ;
; -3.222 ; -3.222       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]        ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]        ;
; -3.222 ; -3.222       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]        ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]        ;
; -3.222 ; -3.222       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]        ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]        ;
; -3.222 ; -3.222       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]        ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]        ;
; -3.222 ; -3.222       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]        ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[8]        ;
; -3.222 ; -3.222       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[8]        ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0clkctrl|inclk[0] ;
; -3.222 ; -3.222       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0clkctrl|inclk[0] ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0clkctrl|outclk   ;
; -3.222 ; -3.222       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0clkctrl|outclk   ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0|combout         ;
; -3.222 ; -3.222       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0|combout         ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datad      ;
; -3.222 ; -3.222       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datad      ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datad      ;
; -3.222 ; -3.222       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datad      ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datac      ;
; -3.222 ; -3.222       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datac      ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datad      ;
; -3.222 ; -3.222       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datad      ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datad      ;
; -3.222 ; -3.222       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datad      ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datac      ;
; -3.222 ; -3.222       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datac      ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac      ;
; -3.222 ; -3.222       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac      ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac      ;
; -3.222 ; -3.222       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac      ;
; -3.222 ; -3.222       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[8]|datac      ;
; -3.222 ; -3.222       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[8]|datac      ;
; -2.838 ; -2.838       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideOr10|combout    ;
; -2.838 ; -2.838       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideOr10|combout    ;
; -2.838 ; -2.838       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0|datac           ;
; -2.838 ; -2.838       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0|datac           ;
; -2.572 ; -2.572       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:control|BNE     ;
; -2.572 ; -2.572       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:control|BNE     ;
; -2.572 ; -2.572       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|BNE|datab           ;
; -2.572 ; -2.572       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|BNE|datab           ;
; -2.572 ; -2.572       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideNor9~9|combout  ;
; -2.572 ; -2.572       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideNor9~9|combout  ;
; -2.543 ; -2.543       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideOr10|datad      ;
; -2.543 ; -2.543       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideOr10|datad      ;
; -2.543 ; -2.543       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideOr10~0|combout  ;
; -2.543 ; -2.543       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideOr10~0|combout  ;
; -2.491 ; -2.491       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:control|BNE     ;
; -2.491 ; -2.491       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:control|BNE     ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[0]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[0]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[10]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[10]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[11]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[11]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[12]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[12]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[13]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[13]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[14]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[14]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[15]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[15]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[16]                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FreqDivisor:divisorD|LEDG'                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[0]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[0]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[1]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[1]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[2]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[2]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[3]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[3]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[4]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[4]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[5]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[5]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[6]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[6]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[7]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[7]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[7]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[7]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][1] ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; KEY[*]    ; FreqDivisor:divisorD|LEDG ; 5.993 ; 5.993 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  KEY[1]   ; FreqDivisor:divisorD|LEDG ; 5.993 ; 5.993 ; Rise       ; FreqDivisor:divisorD|LEDG ;
; SW[*]     ; FreqDivisor:divisorD|LEDG ; 3.314 ; 3.314 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[0]    ; FreqDivisor:divisorD|LEDG ; 2.018 ; 2.018 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[1]    ; FreqDivisor:divisorD|LEDG ; 3.314 ; 3.314 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[2]    ; FreqDivisor:divisorD|LEDG ; 2.094 ; 2.094 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[3]    ; FreqDivisor:divisorD|LEDG ; 1.912 ; 1.912 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[4]    ; FreqDivisor:divisorD|LEDG ; 1.701 ; 1.701 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[5]    ; FreqDivisor:divisorD|LEDG ; 2.060 ; 2.060 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[6]    ; FreqDivisor:divisorD|LEDG ; 2.212 ; 2.212 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[7]    ; FreqDivisor:divisorD|LEDG ; 1.091 ; 1.091 ; Rise       ; FreqDivisor:divisorD|LEDG ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; KEY[*]    ; FreqDivisor:divisorD|LEDG ; -3.183 ; -3.183 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  KEY[1]   ; FreqDivisor:divisorD|LEDG ; -3.183 ; -3.183 ; Rise       ; FreqDivisor:divisorD|LEDG ;
; SW[*]     ; FreqDivisor:divisorD|LEDG ; 0.434  ; 0.434  ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[0]    ; FreqDivisor:divisorD|LEDG ; -0.488 ; -0.488 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[1]    ; FreqDivisor:divisorD|LEDG ; -2.753 ; -2.753 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[2]    ; FreqDivisor:divisorD|LEDG ; -0.812 ; -0.812 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[3]    ; FreqDivisor:divisorD|LEDG ; -0.630 ; -0.630 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[4]    ; FreqDivisor:divisorD|LEDG ; 0.054  ; 0.054  ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[5]    ; FreqDivisor:divisorD|LEDG ; -0.206 ; -0.206 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[6]    ; FreqDivisor:divisorD|LEDG ; -0.330 ; -0.330 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[7]    ; FreqDivisor:divisorD|LEDG ; 0.434  ; 0.434  ; Rise       ; FreqDivisor:divisorD|LEDG ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                       ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                      ; 8.478  ; 8.478  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                      ; 7.760  ; 7.760  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                      ; 7.795  ; 7.795  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                      ; 7.274  ; 7.274  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                      ; 8.069  ; 8.069  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                      ; 7.978  ; 7.978  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                      ; 7.758  ; 7.758  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                      ; 7.801  ; 7.801  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                      ; 8.478  ; 8.478  ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_EN       ; CLOCK_50                                                                                                      ; 7.600  ; 7.600  ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_RS       ; CLOCK_50                                                                                                      ; 7.807  ; 7.807  ; Rise       ; CLOCK_50                                                                                                      ;
; LEDR[*]      ; CLOCK_50                                                                                                      ; 18.570 ; 18.570 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[0]     ; CLOCK_50                                                                                                      ; 18.570 ; 18.570 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[1]     ; CLOCK_50                                                                                                      ; 15.907 ; 15.907 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[2]     ; CLOCK_50                                                                                                      ; 17.472 ; 17.472 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[4]     ; CLOCK_50                                                                                                      ; 18.402 ; 18.402 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[5]     ; CLOCK_50                                                                                                      ; 16.823 ; 16.823 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[6]     ; CLOCK_50                                                                                                      ; 15.768 ; 15.768 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[7]     ; CLOCK_50                                                                                                      ; 17.804 ; 17.804 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[8]     ; CLOCK_50                                                                                                      ; 15.610 ; 15.610 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[9]     ; CLOCK_50                                                                                                      ; 14.470 ; 14.470 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[10]    ; CLOCK_50                                                                                                      ; 16.395 ; 16.395 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ;        ; 5.037  ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ;        ; 5.037  ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ; 5.037  ;        ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ; 5.037  ;        ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.272 ; 15.272 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.272 ; 15.272 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.609 ; 12.609 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.174 ; 14.174 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.842 ; 13.842 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.104 ; 15.104 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.525 ; 13.525 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.470 ; 12.470 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.506 ; 14.506 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.312 ; 12.312 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.172 ; 11.172 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.097 ; 13.097 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.272 ; 15.272 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.272 ; 15.272 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.609 ; 12.609 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.174 ; 14.174 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.913 ; 13.913 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.104 ; 15.104 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.525 ; 13.525 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.470 ; 12.470 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.506 ; 14.506 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.312 ; 12.312 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.172 ; 11.172 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.097 ; 13.097 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                               ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                      ; 7.274  ; 7.274  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                      ; 7.760  ; 7.760  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                      ; 7.795  ; 7.795  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                      ; 7.274  ; 7.274  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                      ; 8.069  ; 8.069  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                      ; 7.978  ; 7.978  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                      ; 7.758  ; 7.758  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                      ; 7.801  ; 7.801  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                      ; 8.478  ; 8.478  ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_EN       ; CLOCK_50                                                                                                      ; 7.600  ; 7.600  ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_RS       ; CLOCK_50                                                                                                      ; 7.807  ; 7.807  ; Rise       ; CLOCK_50                                                                                                      ;
; LEDR[*]      ; CLOCK_50                                                                                                      ; 13.252 ; 13.252 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[0]     ; CLOCK_50                                                                                                      ; 14.445 ; 14.445 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[1]     ; CLOCK_50                                                                                                      ; 13.387 ; 13.387 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[2]     ; CLOCK_50                                                                                                      ; 14.671 ; 14.671 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[4]     ; CLOCK_50                                                                                                      ; 13.870 ; 13.870 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[5]     ; CLOCK_50                                                                                                      ; 13.414 ; 13.414 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[6]     ; CLOCK_50                                                                                                      ; 13.570 ; 13.570 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[7]     ; CLOCK_50                                                                                                      ; 16.023 ; 16.023 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[8]     ; CLOCK_50                                                                                                      ; 13.816 ; 13.816 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[9]     ; CLOCK_50                                                                                                      ; 13.572 ; 13.572 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[10]    ; CLOCK_50                                                                                                      ; 13.252 ; 13.252 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ;        ; 5.037  ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ;        ; 5.037  ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ; 5.037  ;        ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ; 5.037  ;        ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.954  ; 9.954  ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.147 ; 11.147 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.089 ; 10.089 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.373 ; 11.373 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.770 ; 10.770 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.572 ; 10.572 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.116 ; 10.116 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.272 ; 10.272 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.725 ; 12.725 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.518 ; 10.518 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.274 ; 10.274 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.954  ; 9.954  ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.954  ; 9.954  ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.147 ; 11.147 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.089 ; 10.089 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.373 ; 11.373 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.922 ; 10.922 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.572 ; 10.572 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.116 ; 10.116 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.272 ; 10.272 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.725 ; 12.725 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.518 ; 10.518 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.274 ; 10.274 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.954  ; 9.954  ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[1]     ; LEDG[0]     ;       ; 9.479 ; 9.479 ;       ;
; SW[0]      ; HEX0[0]     ; 7.266 ; 7.266 ; 7.266 ; 7.266 ;
; SW[0]      ; HEX0[1]     ; 7.237 ; 7.237 ; 7.237 ; 7.237 ;
; SW[0]      ; HEX0[2]     ;       ; 7.245 ; 7.245 ;       ;
; SW[0]      ; HEX0[3]     ; 7.034 ; 7.034 ; 7.034 ; 7.034 ;
; SW[0]      ; HEX0[4]     ; 7.012 ;       ;       ; 7.012 ;
; SW[0]      ; HEX0[5]     ; 6.998 ;       ;       ; 6.998 ;
; SW[0]      ; HEX0[6]     ; 6.999 ; 6.999 ; 6.999 ; 6.999 ;
; SW[1]      ; HEX0[0]     ; 6.980 ; 6.980 ; 6.980 ; 6.980 ;
; SW[1]      ; HEX0[1]     ; 6.955 ; 6.955 ; 6.955 ; 6.955 ;
; SW[1]      ; HEX0[2]     ; 6.964 ;       ;       ; 6.964 ;
; SW[1]      ; HEX0[3]     ; 6.749 ; 6.749 ; 6.749 ; 6.749 ;
; SW[1]      ; HEX0[4]     ;       ; 6.730 ; 6.730 ;       ;
; SW[1]      ; HEX0[5]     ; 6.712 ; 6.712 ; 6.712 ; 6.712 ;
; SW[1]      ; HEX0[6]     ; 6.717 ; 6.717 ; 6.717 ; 6.717 ;
; SW[2]      ; HEX0[0]     ; 7.274 ; 7.274 ; 7.274 ; 7.274 ;
; SW[2]      ; HEX0[1]     ; 7.246 ;       ;       ; 7.246 ;
; SW[2]      ; HEX0[2]     ; 7.253 ; 7.253 ; 7.253 ; 7.253 ;
; SW[2]      ; HEX0[3]     ; 7.042 ; 7.042 ; 7.042 ; 7.042 ;
; SW[2]      ; HEX0[4]     ; 7.021 ; 7.021 ; 7.021 ; 7.021 ;
; SW[2]      ; HEX0[5]     ; 7.005 ; 7.005 ; 7.005 ; 7.005 ;
; SW[2]      ; HEX0[6]     ; 7.007 ; 7.007 ; 7.007 ; 7.007 ;
; SW[3]      ; HEX0[0]     ; 6.575 ; 6.575 ; 6.575 ; 6.575 ;
; SW[3]      ; HEX0[1]     ; 6.550 ; 6.550 ; 6.550 ; 6.550 ;
; SW[3]      ; HEX0[2]     ; 6.559 ; 6.559 ; 6.559 ; 6.559 ;
; SW[3]      ; HEX0[3]     ; 6.318 ; 6.318 ; 6.318 ; 6.318 ;
; SW[3]      ; HEX0[4]     ;       ; 6.320 ; 6.320 ;       ;
; SW[3]      ; HEX0[5]     ; 6.307 ; 6.307 ; 6.307 ; 6.307 ;
; SW[3]      ; HEX0[6]     ; 6.310 ; 6.310 ; 6.310 ; 6.310 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[1]     ; LEDG[0]     ;       ; 9.479 ; 9.479 ;       ;
; SW[0]      ; HEX0[0]     ; 7.266 ; 7.266 ; 7.266 ; 7.266 ;
; SW[0]      ; HEX0[1]     ; 7.237 ; 7.237 ; 7.237 ; 7.237 ;
; SW[0]      ; HEX0[2]     ;       ; 7.245 ; 7.245 ;       ;
; SW[0]      ; HEX0[3]     ; 7.034 ; 7.034 ; 7.034 ; 7.034 ;
; SW[0]      ; HEX0[4]     ; 7.012 ;       ;       ; 7.012 ;
; SW[0]      ; HEX0[5]     ; 6.998 ;       ;       ; 6.998 ;
; SW[0]      ; HEX0[6]     ; 6.999 ; 6.999 ; 6.999 ; 6.999 ;
; SW[1]      ; HEX0[0]     ; 6.980 ; 6.980 ; 6.980 ; 6.980 ;
; SW[1]      ; HEX0[1]     ; 6.955 ; 6.955 ; 6.955 ; 6.955 ;
; SW[1]      ; HEX0[2]     ; 6.964 ;       ;       ; 6.964 ;
; SW[1]      ; HEX0[3]     ; 6.749 ; 6.749 ; 6.749 ; 6.749 ;
; SW[1]      ; HEX0[4]     ;       ; 6.730 ; 6.730 ;       ;
; SW[1]      ; HEX0[5]     ; 6.712 ; 6.712 ; 6.712 ; 6.712 ;
; SW[1]      ; HEX0[6]     ; 6.717 ; 6.717 ; 6.717 ; 6.717 ;
; SW[2]      ; HEX0[0]     ; 7.274 ; 7.274 ; 7.274 ; 7.274 ;
; SW[2]      ; HEX0[1]     ; 7.246 ;       ;       ; 7.246 ;
; SW[2]      ; HEX0[2]     ; 7.253 ; 7.253 ; 7.253 ; 7.253 ;
; SW[2]      ; HEX0[3]     ; 7.042 ; 7.042 ; 7.042 ; 7.042 ;
; SW[2]      ; HEX0[4]     ; 7.021 ; 7.021 ; 7.021 ; 7.021 ;
; SW[2]      ; HEX0[5]     ; 7.005 ; 7.005 ; 7.005 ; 7.005 ;
; SW[2]      ; HEX0[6]     ; 7.007 ; 7.007 ; 7.007 ; 7.007 ;
; SW[3]      ; HEX0[0]     ; 6.575 ; 6.575 ; 6.575 ; 6.575 ;
; SW[3]      ; HEX0[1]     ; 6.550 ; 6.550 ; 6.550 ; 6.550 ;
; SW[3]      ; HEX0[2]     ; 6.559 ; 6.559 ; 6.559 ; 6.559 ;
; SW[3]      ; HEX0[3]     ; 6.318 ; 6.318 ; 6.318 ; 6.318 ;
; SW[3]      ; HEX0[4]     ;       ; 6.320 ; 6.320 ;       ;
; SW[3]      ; HEX0[5]     ; 6.307 ; 6.307 ; 6.307 ; 6.307 ;
; SW[3]      ; HEX0[6]     ; 6.310 ; 6.310 ; 6.310 ; 6.310 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; FreqDivisor:divisorD|LEDG                                                                                     ; -6.242 ; -371.029      ;
; CLOCK_50                                                                                                      ; -5.345 ; -117.482      ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -3.340 ; -29.724       ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.976 ; -26.019       ;
; CLOCK_50                                                                                                      ; -1.556 ; -1.556        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; 0.387  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                      ; -2.000 ; -224.916      ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -1.153 ; -121.696      ;
; FreqDivisor:divisorD|LEDG                                                                                     ; -0.500 ; -72.000       ;
+---------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FreqDivisor:divisorD|LEDG'                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                 ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------+--------------+---------------------------+--------------+------------+------------+
; -6.242 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.481      ;
; -6.242 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.481      ;
; -6.242 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.481      ;
; -6.242 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.481      ;
; -6.242 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.481      ;
; -6.242 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.481      ;
; -6.242 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.481      ;
; -6.242 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.481      ;
; -6.216 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.254      ; 7.502      ;
; -6.216 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.254      ; 7.502      ;
; -6.216 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.254      ; 7.502      ;
; -6.216 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.254      ; 7.502      ;
; -6.216 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.254      ; 7.502      ;
; -6.216 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.254      ; 7.502      ;
; -6.216 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[3] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.254      ; 7.502      ;
; -6.206 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.445      ;
; -6.206 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.445      ;
; -6.206 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.445      ;
; -6.206 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.445      ;
; -6.206 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.445      ;
; -6.206 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.445      ;
; -6.206 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.445      ;
; -6.206 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.445      ;
; -6.190 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.429      ;
; -6.190 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.429      ;
; -6.190 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.429      ;
; -6.190 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.429      ;
; -6.190 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.429      ;
; -6.190 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.429      ;
; -6.190 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.429      ;
; -6.190 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.207      ; 7.429      ;
; -6.180 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.254      ; 7.466      ;
; -6.180 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.254      ; 7.466      ;
; -6.180 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.254      ; 7.466      ;
; -6.180 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.254      ; 7.466      ;
; -6.180 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.254      ; 7.466      ;
; -6.180 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.254      ; 7.466      ;
; -6.180 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[2] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.254      ; 7.466      ;
; -6.164 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.254      ; 7.450      ;
; -6.164 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.254      ; 7.450      ;
; -6.164 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.254      ; 7.450      ;
; -6.164 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.254      ; 7.450      ;
; -6.164 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.254      ; 7.450      ;
; -6.164 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.254      ; 7.450      ;
; -6.164 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[1] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.254      ; 7.450      ;
; -6.044 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.288      ;
; -6.044 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.288      ;
; -6.044 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.288      ;
; -6.044 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.288      ;
; -6.044 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.288      ;
; -6.044 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.288      ;
; -6.044 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.288      ;
; -6.044 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.288      ;
; -6.018 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.259      ; 7.309      ;
; -6.018 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.259      ; 7.309      ;
; -6.018 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.259      ; 7.309      ;
; -6.018 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.259      ; 7.309      ;
; -6.018 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.259      ; 7.309      ;
; -6.018 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.259      ; 7.309      ;
; -6.018 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[4] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.259      ; 7.309      ;
; -5.985 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.229      ;
; -5.985 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.229      ;
; -5.985 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.229      ;
; -5.985 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.229      ;
; -5.985 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.229      ;
; -5.985 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.229      ;
; -5.985 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.229      ;
; -5.985 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.229      ;
; -5.985 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.229      ;
; -5.985 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.229      ;
; -5.985 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.229      ;
; -5.985 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.229      ;
; -5.985 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.229      ;
; -5.985 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.229      ;
; -5.985 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.229      ;
; -5.985 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.229      ;
; -5.978 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.222      ;
; -5.978 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.222      ;
; -5.978 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.222      ;
; -5.978 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.222      ;
; -5.978 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.222      ;
; -5.978 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.222      ;
; -5.978 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.222      ;
; -5.978 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.212      ; 7.222      ;
; -5.959 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.259      ; 7.250      ;
; -5.959 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.259      ; 7.250      ;
; -5.959 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.259      ; 7.250      ;
; -5.959 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.259      ; 7.250      ;
; -5.959 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.259      ; 7.250      ;
; -5.959 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.259      ; 7.250      ;
; -5.959 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.259      ; 7.250      ;
; -5.959 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[5] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.259      ; 7.250      ;
; -5.959 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.259      ; 7.250      ;
; -5.959 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.259      ; 7.250      ;
; -5.959 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.259      ; 7.250      ;
; -5.959 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.259      ; 7.250      ;
; -5.959 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.259      ; 7.250      ;
; -5.959 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; PC:ProgramCounter|PC[7] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.259      ; 7.250      ;
; -5.952 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.259      ; 7.243      ;
; -5.952 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; PC:ProgramCounter|PC[6] ; CLOCK_50     ; FreqDivisor:divisorD|LEDG ; 1.000        ; 0.259      ; 7.243      ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -5.345 ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.173     ; 1.671      ;
; -5.266 ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.126     ; 1.639      ;
; -5.265 ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.186     ; 1.578      ;
; -5.245 ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.115     ; 1.629      ;
; -5.239 ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.114     ; 1.624      ;
; -5.220 ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.155     ; 1.564      ;
; -5.191 ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.109     ; 1.581      ;
; -5.150 ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.178     ; 1.471      ;
; -4.826 ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.154     ; 1.671      ;
; -4.747 ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.107     ; 1.639      ;
; -4.746 ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.167     ; 1.578      ;
; -4.726 ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.096     ; 1.629      ;
; -4.720 ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.095     ; 1.624      ;
; -4.701 ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.136     ; 1.564      ;
; -4.672 ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.090     ; 1.581      ;
; -4.631 ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.159     ; 1.471      ;
; -4.343 ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.178     ; 0.664      ;
; -4.243 ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.173     ; 0.569      ;
; -4.188 ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.115     ; 0.572      ;
; -4.186 ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.155     ; 0.530      ;
; -4.185 ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.114     ; 0.570      ;
; -4.166 ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.126     ; 0.539      ;
; -4.122 ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.186     ; 0.435      ;
; -4.058 ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.109     ; 0.448      ;
; -3.824 ; ULA:ula|ULAResult[6]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.159     ; 0.664      ;
; -3.724 ; ULA:ula|ULAResult[7]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.154     ; 0.569      ;
; -3.669 ; ULA:ula|ULAResult[1]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.096     ; 0.572      ;
; -3.667 ; ULA:ula|ULAResult[5]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.136     ; 0.530      ;
; -3.666 ; ULA:ula|ULAResult[0]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.095     ; 0.570      ;
; -3.647 ; ULA:ula|ULAResult[3]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.107     ; 0.539      ;
; -3.603 ; ULA:ula|ULAResult[2]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.167     ; 0.435      ;
; -3.539 ; ULA:ula|ULAResult[4]                                                                                          ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.090     ; 0.448      ;
; -3.066 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.049      ; 4.114      ;
; -3.066 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.049      ; 4.114      ;
; -3.066 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.049      ; 4.114      ;
; -3.066 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.049      ; 4.114      ;
; -3.066 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.049      ; 4.114      ;
; -3.066 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.049      ; 4.114      ;
; -3.066 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.049      ; 4.114      ;
; -2.799 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.799      ;
; -2.799 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.799      ;
; -2.799 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.799      ;
; -2.799 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.799      ;
; -2.799 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.799      ;
; -2.799 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.799      ;
; -2.799 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.799      ;
; -2.799 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.799      ;
; -2.795 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.795      ;
; -2.795 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.795      ;
; -2.795 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.795      ;
; -2.795 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.795      ;
; -2.795 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.795      ;
; -2.795 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.795      ;
; -2.795 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.795      ;
; -2.795 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.795      ;
; -2.781 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.781      ;
; -2.781 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.781      ;
; -2.781 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.781      ;
; -2.781 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.781      ;
; -2.781 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.781      ;
; -2.781 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.781      ;
; -2.781 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.781      ;
; -2.781 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.781      ;
; -2.741 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.741      ;
; -2.741 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.741      ;
; -2.741 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.741      ;
; -2.741 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.741      ;
; -2.741 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.741      ;
; -2.741 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.741      ;
; -2.741 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.741      ;
; -2.741 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.741      ;
; -2.738 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.738      ;
; -2.738 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.738      ;
; -2.738 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.738      ;
; -2.738 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.738      ;
; -2.738 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.738      ;
; -2.738 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.738      ;
; -2.738 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.738      ;
; -2.738 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.738      ;
; -2.472 ; RegisterFile:register|registradores[2][1]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.266     ; 3.238      ;
; -2.456 ; RegisterFile:register|registradores[4][1]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.270     ; 3.218      ;
; -2.450 ; RegisterFile:register|registradores[4][1]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.270     ; 3.212      ;
; -2.423 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.423      ;
; -2.423 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.423      ;
; -2.423 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.423      ;
; -2.423 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.423      ;
; -2.423 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.423      ;
; -2.423 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.423      ;
; -2.423 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.423      ;
; -2.423 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.423      ;
; -2.401 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.401      ;
; -2.401 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.401      ;
; -2.401 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.401      ;
; -2.401 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.401      ;
; -2.401 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.401      ;
; -2.401 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.401      ;
; -2.401 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.401      ;
; -2.401 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                      ; CLOCK_50    ; 1.000        ; 0.001      ; 3.401      ;
; -2.395 ; RegisterFile:register|registradores[4][3]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[3]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.270     ; 3.157      ;
; -2.394 ; RegisterFile:register|registradores[2][2]                                                                     ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                   ; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50    ; 1.000        ; -0.266     ; 3.160      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node              ; Launch Clock ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.340 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.531      ; 5.968      ;
; -3.340 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.531      ; 5.968      ;
; -3.340 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.531      ; 5.968      ;
; -3.340 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.531      ; 5.968      ;
; -3.340 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.531      ; 5.968      ;
; -3.340 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.531      ; 5.968      ;
; -3.340 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.531      ; 5.968      ;
; -3.340 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.531      ; 5.968      ;
; -3.314 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.578      ; 5.989      ;
; -3.314 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.578      ; 5.989      ;
; -3.314 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.578      ; 5.989      ;
; -3.314 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.578      ; 5.989      ;
; -3.314 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.578      ; 5.989      ;
; -3.314 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.578      ; 5.989      ;
; -3.314 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.578      ; 5.989      ;
; -3.214 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.532      ; 5.847      ;
; -3.214 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.532      ; 5.847      ;
; -3.214 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.532      ; 5.847      ;
; -3.214 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.532      ; 5.847      ;
; -3.214 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.532      ; 5.847      ;
; -3.214 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.532      ; 5.847      ;
; -3.214 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.532      ; 5.847      ;
; -3.214 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.532      ; 5.847      ;
; -3.188 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.579      ; 5.868      ;
; -3.188 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.579      ; 5.868      ;
; -3.188 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.579      ; 5.868      ;
; -3.188 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.579      ; 5.868      ;
; -3.188 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.579      ; 5.868      ;
; -3.188 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.579      ; 5.868      ;
; -3.188 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[8] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.579      ; 5.868      ;
; -3.183 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.544      ; 5.832      ;
; -3.183 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.544      ; 5.832      ;
; -3.183 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.544      ; 5.832      ;
; -3.183 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.544      ; 5.832      ;
; -3.183 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.544      ; 5.832      ;
; -3.183 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.544      ; 5.832      ;
; -3.183 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.544      ; 5.832      ;
; -3.183 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.544      ; 5.832      ;
; -3.175 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.536      ; 5.802      ;
; -3.175 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.536      ; 5.802      ;
; -3.175 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.536      ; 5.802      ;
; -3.175 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.536      ; 5.802      ;
; -3.175 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.536      ; 5.802      ;
; -3.175 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.536      ; 5.802      ;
; -3.175 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.536      ; 5.802      ;
; -3.175 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.536      ; 5.802      ;
; -3.161 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.513      ; 5.777      ;
; -3.161 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.513      ; 5.777      ;
; -3.161 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.513      ; 5.777      ;
; -3.161 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.513      ; 5.777      ;
; -3.161 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.513      ; 5.777      ;
; -3.161 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.513      ; 5.777      ;
; -3.161 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.513      ; 5.777      ;
; -3.161 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.513      ; 5.777      ;
; -3.157 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.591      ; 5.853      ;
; -3.157 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.591      ; 5.853      ;
; -3.157 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.591      ; 5.853      ;
; -3.157 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.591      ; 5.853      ;
; -3.157 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.591      ; 5.853      ;
; -3.157 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.591      ; 5.853      ;
; -3.157 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.591      ; 5.853      ;
; -3.149 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.583      ; 5.823      ;
; -3.149 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.583      ; 5.823      ;
; -3.149 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.583      ; 5.823      ;
; -3.149 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.583      ; 5.823      ;
; -3.149 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.583      ; 5.823      ;
; -3.149 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.583      ; 5.823      ;
; -3.149 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.583      ; 5.823      ;
; -3.135 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.560      ; 5.798      ;
; -3.135 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.560      ; 5.798      ;
; -3.135 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.560      ; 5.798      ;
; -3.135 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.560      ; 5.798      ;
; -3.135 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.560      ; 5.798      ;
; -3.135 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.560      ; 5.798      ;
; -3.135 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.560      ; 5.798      ;
; -3.069 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.467      ; 5.676      ;
; -3.069 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.467      ; 5.676      ;
; -3.069 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.467      ; 5.676      ;
; -3.069 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.467      ; 5.676      ;
; -3.069 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.467      ; 5.676      ;
; -3.069 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.467      ; 5.676      ;
; -3.069 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.467      ; 5.676      ;
; -3.069 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.467      ; 5.676      ;
; -3.043 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.514      ; 5.697      ;
; -3.043 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.514      ; 5.697      ;
; -3.043 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.514      ; 5.697      ;
; -3.043 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.514      ; 5.697      ;
; -3.043 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.514      ; 5.697      ;
; -3.043 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.514      ; 5.697      ;
; -3.043 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.514      ; 5.697      ;
; -3.038 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.484      ; 5.669      ;
; -3.038 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.484      ; 5.669      ;
; -3.038 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.484      ; 5.669      ;
; -3.038 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.484      ; 5.669      ;
; -3.038 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.484      ; 5.669      ;
; -3.038 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.484      ; 5.669      ;
; -3.038 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.484      ; 5.669      ;
; -3.038 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.484      ; 5.669      ;
; -3.012 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.531      ; 5.690      ;
; -3.012 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.531      ; 5.690      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                 ; Launch Clock                                                                                                  ; Latch Clock                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.976 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.906      ; 3.052      ;
; -2.957 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.887      ; 3.052      ;
; -2.908 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.914      ; 3.128      ;
; -2.889 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.895      ; 3.128      ;
; -2.704 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.901      ; 3.319      ;
; -2.685 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.882      ; 3.319      ;
; -2.625 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.854      ; 3.351      ;
; -2.617 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.837      ; 3.342      ;
; -2.606 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.835      ; 3.351      ;
; -2.598 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.818      ; 3.342      ;
; -2.581 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.842      ; 3.383      ;
; -2.575 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.843      ; 3.390      ;
; -2.562 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.823      ; 3.383      ;
; -2.556 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.824      ; 3.390      ;
; -2.555 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.883      ; 3.450      ;
; -2.536 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.864      ; 3.450      ;
; -2.525 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[8]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.902      ; 3.499      ;
; -2.506 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[8]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.883      ; 3.499      ;
; -2.476 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.906      ; 3.052      ;
; -2.457 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.887      ; 3.052      ;
; -2.450 ; RegisterFile:register|registradores[6][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.888      ; 1.438      ;
; -2.410 ; RegisterFile:register|registradores[7][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.893      ; 1.483      ;
; -2.408 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.914      ; 3.128      ;
; -2.389 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.895      ; 3.128      ;
; -2.373 ; RegisterFile:register|registradores[3][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.886      ; 1.513      ;
; -2.336 ; RegisterFile:register|registradores[5][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.938      ; 1.602      ;
; -2.265 ; RegisterFile:register|registradores[6][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.893      ; 1.628      ;
; -2.258 ; RegisterFile:register|registradores[1][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.887      ; 1.629      ;
; -2.226 ; RegisterFile:register|registradores[2][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.884      ; 1.658      ;
; -2.221 ; RegisterFile:register|registradores[7][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.894      ; 1.673      ;
; -2.204 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.901      ; 3.319      ;
; -2.200 ; RegisterFile:register|registradores[2][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.969      ; 1.769      ;
; -2.199 ; RegisterFile:register|registradores[2][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.897      ; 1.698      ;
; -2.185 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.882      ; 3.319      ;
; -2.180 ; RegisterFile:register|registradores[3][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.884      ; 1.704      ;
; -2.178 ; RegisterFile:register|registradores[2][7]                                                                     ; ULA:ula|ULAResult[7]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.961      ; 1.783      ;
; -2.171 ; RegisterFile:register|registradores[3][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.969      ; 1.798      ;
; -2.167 ; RegisterFile:register|registradores[5][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.965      ; 1.798      ;
; -2.166 ; RegisterFile:register|registradores[7][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.890      ; 1.724      ;
; -2.165 ; RegisterFile:register|registradores[3][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.935      ; 1.770      ;
; -2.150 ; RegisterFile:register|registradores[1][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.883      ; 1.733      ;
; -2.125 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.854      ; 3.351      ;
; -2.117 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.837      ; 3.342      ;
; -2.113 ; RegisterFile:register|registradores[3][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.909      ; 1.796      ;
; -2.111 ; RegisterFile:register|registradores[6][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.965      ; 1.854      ;
; -2.106 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.835      ; 3.351      ;
; -2.098 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.818      ; 3.342      ;
; -2.097 ; RegisterFile:register|registradores[1][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.959      ; 1.862      ;
; -2.087 ; RegisterFile:register|registradores[7][6]                                                                     ; ULA:ula|ULAResult[6]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.956      ; 1.869      ;
; -2.081 ; RegisterFile:register|registradores[3][6]                                                                     ; ULA:ula|ULAResult[6]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.958      ; 1.877      ;
; -2.081 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.842      ; 3.383      ;
; -2.075 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.843      ; 3.390      ;
; -2.074 ; RegisterFile:register|registradores[1][7]                                                                     ; ULA:ula|ULAResult[7]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.947      ; 1.873      ;
; -2.062 ; RegisterFile:register|registradores[7][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.909      ; 1.847      ;
; -2.062 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.823      ; 3.383      ;
; -2.056 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.824      ; 3.390      ;
; -2.055 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.883      ; 3.450      ;
; -2.036 ; RegisterFile:register|registradores[3][7]                                                                     ; ULA:ula|ULAResult[7]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.953      ; 1.917      ;
; -2.036 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.864      ; 3.450      ;
; -2.025 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[8]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.902      ; 3.499      ;
; -2.022 ; RegisterFile:register|registradores[5][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.893      ; 1.871      ;
; -2.009 ; RegisterFile:register|registradores[4][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.965      ; 1.956      ;
; -2.006 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[8]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.883      ; 3.499      ;
; -2.002 ; RegisterFile:register|registradores[4][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.890      ; 1.888      ;
; -1.993 ; RegisterFile:register|registradores[2][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.943      ; 1.950      ;
; -1.989 ; RegisterFile:register|registradores[7][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.933      ; 1.944      ;
; -1.984 ; RegisterFile:register|registradores[7][7]                                                                     ; ULA:ula|ULAResult[7]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.951      ; 1.967      ;
; -1.979 ; RegisterFile:register|registradores[5][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.894      ; 1.915      ;
; -1.969 ; RegisterFile:register|registradores[6][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.907      ; 1.438      ;
; -1.964 ; RegisterFile:register|registradores[4][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.893      ; 1.929      ;
; -1.954 ; RegisterFile:register|registradores[7][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.965      ; 2.011      ;
; -1.953 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:control|BNE ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.513      ; 2.682      ;
; -1.937 ; RegisterFile:register|registradores[5][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.892      ; 1.955      ;
; -1.934 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ControlUnit:control|BNE ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.494      ; 2.682      ;
; -1.929 ; RegisterFile:register|registradores[7][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.912      ; 1.483      ;
; -1.917 ; RegisterFile:register|registradores[3][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.898      ; 1.981      ;
; -1.892 ; RegisterFile:register|registradores[3][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.905      ; 1.513      ;
; -1.887 ; RegisterFile:register|registradores[4][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.938      ; 2.051      ;
; -1.884 ; RegisterFile:register|registradores[6][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.894      ; 2.010      ;
; -1.884 ; RegisterFile:register|registradores[6][6]                                                                     ; ULA:ula|ULAResult[6]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.956      ; 2.072      ;
; -1.855 ; RegisterFile:register|registradores[5][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.957      ; 1.602      ;
; -1.837 ; RegisterFile:register|registradores[5][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.905      ; 2.068      ;
; -1.831 ; RegisterFile:register|registradores[2][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.909      ; 2.078      ;
; -1.813 ; RegisterFile:register|registradores[6][7]                                                                     ; ULA:ula|ULAResult[7]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.951      ; 2.138      ;
; -1.812 ; RegisterFile:register|registradores[6][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.933      ; 2.121      ;
; -1.811 ; RegisterFile:register|registradores[4][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.894      ; 2.083      ;
; -1.805 ; RegisterFile:register|registradores[1][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.888      ; 2.083      ;
; -1.804 ; RegisterFile:register|registradores[6][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.905      ; 2.101      ;
; -1.784 ; RegisterFile:register|registradores[6][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.912      ; 1.628      ;
; -1.777 ; RegisterFile:register|registradores[1][0]                                                                     ; ULA:ula|ULAResult[0]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.906      ; 1.629      ;
; -1.770 ; RegisterFile:register|registradores[2][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.898      ; 2.128      ;
; -1.763 ; RegisterFile:register|registradores[5][7]                                                                     ; ULA:ula|ULAResult[7]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.956      ; 2.193      ;
; -1.757 ; RegisterFile:register|registradores[1][5]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.929      ; 2.172      ;
; -1.752 ; RegisterFile:register|registradores[6][4]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.934      ; 2.182      ;
; -1.745 ; RegisterFile:register|registradores[2][4]                                                                     ; ULA:ula|ULAResult[4]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.903      ; 1.658      ;
; -1.743 ; RegisterFile:register|registradores[3][3]                                                                     ; ULA:ula|ULAResult[5]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.938      ; 2.195      ;
; -1.742 ; RegisterFile:register|registradores[1][3]                                                                     ; ULA:ula|ULAResult[3]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.899      ; 2.157      ;
; -1.740 ; RegisterFile:register|registradores[7][1]                                                                     ; ULA:ula|ULAResult[1]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.913      ; 1.673      ;
; -1.734 ; RegisterFile:register|registradores[2][6]                                                                     ; ULA:ula|ULAResult[6]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.966      ; 2.232      ;
; -1.719 ; RegisterFile:register|registradores[2][2]                                                                     ; ULA:ula|ULAResult[2]    ; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.988      ; 1.769      ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                       ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -1.556 ; FreqDivisor:divisorD|LEDG                 ; FreqDivisor:divisorD|LEDG                 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; 0.000        ; 1.630      ; 0.367      ;
; -1.056 ; FreqDivisor:divisorD|LEDG                 ; FreqDivisor:divisorD|LEDG                 ; FreqDivisor:divisorD|LEDG ; CLOCK_50    ; -0.500       ; 1.630      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.252  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.252  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.258  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.410      ;
; 0.260  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.412      ;
; 0.271  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.423      ;
; 0.271  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.423      ;
; 0.305  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.457      ;
; 0.307  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.459      ;
; 0.313  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.465      ;
; 0.319  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.002      ; 0.473      ;
; 0.340  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.492      ;
; 0.354  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.506      ;
; 0.357  ; FreqDivisor:divisorD|contador[10]         ; FreqDivisor:divisorD|contador[10]         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.359  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.002     ; 0.509      ;
; 0.360  ; FreqDivisor:divisorD|contador[8]          ; FreqDivisor:divisorD|contador[8]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FreqDivisor:divisorD|contador[15]         ; FreqDivisor:divisorD|contador[15]         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; FreqDivisor:divisorD|contador[1]          ; FreqDivisor:divisorD|contador[1]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FreqDivisor:divisorD|contador[4]          ; FreqDivisor:divisorD|contador[4]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FreqDivisor:divisorD|contador[17]         ; FreqDivisor:divisorD|contador[17]         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.364  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; FreqDivisor:divisorD|contador[23]         ; FreqDivisor:divisorD|contador[23]         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; FreqDivisor:divisorD|contador[2]          ; FreqDivisor:divisorD|contador[2]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FreqDivisor:divisorD|contador[3]          ; FreqDivisor:divisorD|contador[3]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FreqDivisor:divisorD|contador[25]         ; FreqDivisor:divisorD|contador[25]         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; FreqDivisor:divisorD|contador[5]          ; FreqDivisor:divisorD|contador[5]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; FreqDivisor:divisorD|contador[7]          ; FreqDivisor:divisorD|contador[7]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; FreqDivisor:divisorD|contador[9]          ; FreqDivisor:divisorD|contador[9]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.380  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.382  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.534      ;
; 0.394  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.546      ;
; 0.399  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.551      ;
; 0.399  ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.551      ;
; 0.402  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_RS                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.002     ; 0.552      ;
; 0.402  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_DATA[4]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.002     ; 0.552      ;
; 0.402  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_DATA[7]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.002     ; 0.552      ;
; 0.402  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.554      ;
; 0.403  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.555      ;
; 0.407  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.559      ;
; 0.450  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.602      ;
; 0.450  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.602      ;
; 0.450  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.602      ;
; 0.450  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.602      ;
; 0.451  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.002      ; 0.605      ;
; 0.457  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.002     ; 0.607      ;
; 0.480  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|mLCD_RS                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.002     ; 0.630      ;
; 0.480  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|mLCD_DATA[7]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; -0.002     ; 0.630      ;
; 0.494  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000001             ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.646      ;
; 0.495  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.495  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.498  ; FreqDivisor:divisorD|contador[0]          ; FreqDivisor:divisorD|contador[1]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; FreqDivisor:divisorD|contador[8]          ; FreqDivisor:divisorD|contador[9]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; FreqDivisor:divisorD|contador[1]          ; FreqDivisor:divisorD|contador[2]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; FreqDivisor:divisorD|contador[24]         ; FreqDivisor:divisorD|contador[25]         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; FreqDivisor:divisorD|contador[6]          ; FreqDivisor:divisorD|contador[7]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.502  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.502  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.503  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.505  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.506  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.512  ; FreqDivisor:divisorD|contador[3]          ; FreqDivisor:divisorD|contador[4]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; FreqDivisor:divisorD|contador[2]          ; FreqDivisor:divisorD|contador[3]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.664      ;
; 0.514  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.516  ; FreqDivisor:divisorD|contador[9]          ; FreqDivisor:divisorD|contador[10]         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; FreqDivisor:divisorD|contador[7]          ; FreqDivisor:divisorD|contador[8]          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.668      ;
; 0.517  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[2]                    ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FreqDivisor:divisorD|LEDG'                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                   ; Launch Clock                                                                                                  ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+
; 0.387 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[3]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.933      ; 2.594      ;
; 0.393 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[1]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.933      ; 2.600      ;
; 0.495 ; RegisterFile:register|registradores[1][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 0.647      ;
; 0.539 ; RegisterFile:register|registradores[3][5]                                                                     ; ParallelOut:Pout|Registrador[5]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 0.691      ;
; 0.593 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[2]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.933      ; 2.800      ;
; 0.622 ; RegisterFile:register|registradores[6][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.006      ; 0.780      ;
; 0.633 ; RegisterFile:register|registradores[1][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 0.785      ;
; 0.657 ; RegisterFile:register|registradores[7][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.006      ; 0.815      ;
; 0.671 ; RegisterFile:register|registradores[1][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 0.823      ;
; 0.672 ; RegisterFile:register|registradores[3][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.001     ; 0.823      ;
; 0.689 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[0]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.937      ; 2.900      ;
; 0.707 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[5]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.938      ; 2.919      ;
; 0.719 ; RegisterFile:register|registradores[5][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.006      ; 0.877      ;
; 0.735 ; RegisterFile:register|registradores[3][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.010      ; 0.897      ;
; 0.744 ; RegisterFile:register|registradores[7][5]                                                                     ; ParallelOut:Pout|Registrador[5]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.002     ; 0.894      ;
; 0.784 ; RegisterFile:register|registradores[7][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.006      ; 0.942      ;
; 0.810 ; RegisterFile:register|registradores[2][5]                                                                     ; ParallelOut:Pout|Registrador[5]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.008      ; 0.970      ;
; 0.817 ; RegisterFile:register|registradores[6][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.006      ; 0.975      ;
; 0.839 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[4]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.938      ; 3.051      ;
; 0.868 ; RegisterFile:register|registradores[4][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.006      ; 1.026      ;
; 0.877 ; RegisterFile:register|registradores[2][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.010      ; 1.039      ;
; 0.884 ; RegisterFile:register|registradores[3][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.010      ; 1.046      ;
; 0.884 ; RegisterFile:register|registradores[4][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.006      ; 1.042      ;
; 0.887 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[3]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 1.933      ; 2.594      ;
; 0.889 ; RegisterFile:register|registradores[2][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.010      ; 1.051      ;
; 0.893 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[1]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 1.933      ; 2.600      ;
; 0.896 ; RegisterFile:register|registradores[4][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.006      ; 1.054      ;
; 0.901 ; RegisterFile:register|registradores[2][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.010      ; 1.063      ;
; 0.918 ; RegisterFile:register|registradores[6][5]                                                                     ; ParallelOut:Pout|Registrador[5]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.002     ; 1.068      ;
; 0.963 ; RegisterFile:register|registradores[7][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.006      ; 1.121      ;
; 0.990 ; PC:ProgramCounter|PC[6]                                                                                       ; PC:ProgramCounter|PC[6]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.142      ;
; 0.996 ; PC:ProgramCounter|PC[5]                                                                                       ; PC:ProgramCounter|PC[5]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.148      ;
; 1.001 ; RegisterFile:register|registradores[4][5]                                                                     ; ParallelOut:Pout|Registrador[5]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.003      ; 1.156      ;
; 1.015 ; RegisterFile:register|registradores[5][5]                                                                     ; ParallelOut:Pout|Registrador[5]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.003      ; 1.170      ;
; 1.018 ; RegisterFile:register|registradores[5][0]                                                                     ; ParallelOut:Pout|Registrador[0]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.006      ; 1.176      ;
; 1.020 ; RegisterFile:register|registradores[1][5]                                                                     ; ParallelOut:Pout|Registrador[5]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; -0.006     ; 1.166      ;
; 1.043 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.935      ; 3.252      ;
; 1.045 ; PC:ProgramCounter|PC[4]                                                                                       ; PC:ProgramCounter|PC[4]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.197      ;
; 1.045 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.935      ; 3.254      ;
; 1.046 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[6]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.938      ; 3.258      ;
; 1.049 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.935      ; 3.258      ;
; 1.053 ; RegisterFile:register|registradores[5][2]                                                                     ; ParallelOut:Pout|Registrador[2]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.006      ; 1.211      ;
; 1.091 ; PC:ProgramCounter|PC[7]                                                                                       ; PC:ProgramCounter|PC[7]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.243      ;
; 1.093 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[2]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 1.933      ; 2.800      ;
; 1.110 ; RegisterFile:register|registradores[6][1]                                                                     ; ParallelOut:Pout|Registrador[1]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.006      ; 1.268      ;
; 1.122 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.935      ; 3.331      ;
; 1.127 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[7]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.938      ; 3.339      ;
; 1.128 ; PC:ProgramCounter|PC[5]                                                                                       ; PC:ProgramCounter|PC[6]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.280      ;
; 1.133 ; PC:ProgramCounter|PC[4]                                                                                       ; PC:ProgramCounter|PC[5]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.285      ;
; 1.162 ; PC:ProgramCounter|PC[4]                                                                                       ; PC:ProgramCounter|PC[6]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.314      ;
; 1.183 ; RegisterFile:register|registradores[5][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.006      ; 1.341      ;
; 1.189 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[0]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 1.937      ; 2.900      ;
; 1.207 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[5]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 1.938      ; 2.919      ;
; 1.213 ; RegisterFile:register|registradores[7][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.008      ; 1.373      ;
; 1.222 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][0] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.936      ; 3.432      ;
; 1.225 ; PC:ProgramCounter|PC[0]                                                                                       ; PC:ProgramCounter|PC[0]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.377      ;
; 1.249 ; PC:ProgramCounter|PC[6]                                                                                       ; PC:ProgramCounter|PC[7]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.401      ;
; 1.264 ; RegisterFile:register|registradores[7][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.002      ; 1.418      ;
; 1.270 ; RegisterFile:register|registradores[3][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.004      ; 1.426      ;
; 1.278 ; RegisterFile:register|registradores[1][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.430      ;
; 1.282 ; PC:ProgramCounter|PC[5]                                                                                       ; PC:ProgramCounter|PC[7]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.434      ;
; 1.313 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[7]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.936      ; 3.523      ;
; 1.313 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[4]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.936      ; 3.523      ;
; 1.313 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[0]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.936      ; 3.523      ;
; 1.313 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[1]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.936      ; 3.523      ;
; 1.313 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[2]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.936      ; 3.523      ;
; 1.313 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ParallelOut:Pout|Registrador[3]           ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.936      ; 3.523      ;
; 1.316 ; PC:ProgramCounter|PC[4]                                                                                       ; PC:ProgramCounter|PC[7]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.468      ;
; 1.318 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][2] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.930      ; 3.522      ;
; 1.318 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][3] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.930      ; 3.522      ;
; 1.328 ; RegisterFile:register|registradores[2][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.010      ; 1.490      ;
; 1.339 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[4]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 1.938      ; 3.051      ;
; 1.377 ; RegisterFile:register|registradores[4][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.008      ; 1.537      ;
; 1.384 ; RegisterFile:register|registradores[3][4]                                                                     ; ParallelOut:Pout|Registrador[4]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.002      ; 1.538      ;
; 1.392 ; PC:ProgramCounter|PC[0]                                                                                       ; PC:ProgramCounter|PC[5]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.001      ; 1.545      ;
; 1.407 ; PC:ProgramCounter|PC[0]                                                                                       ; PC:ProgramCounter|PC[4]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.001      ; 1.560      ;
; 1.421 ; PC:ProgramCounter|PC[0]                                                                                       ; PC:ProgramCounter|PC[6]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.001      ; 1.574      ;
; 1.435 ; PC:ProgramCounter|PC[2]                                                                                       ; PC:ProgramCounter|PC[5]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 1.592      ;
; 1.449 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[6][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.931      ; 3.654      ;
; 1.449 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[7][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.931      ; 3.654      ;
; 1.450 ; PC:ProgramCounter|PC[2]                                                                                       ; PC:ProgramCounter|PC[4]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 1.607      ;
; 1.459 ; PC:ProgramCounter|PC[1]                                                                                       ; PC:ProgramCounter|PC[5]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 1.616      ;
; 1.464 ; PC:ProgramCounter|PC[2]                                                                                       ; PC:ProgramCounter|PC[6]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 1.621      ;
; 1.467 ; RegisterFile:register|registradores[6][6]                                                                     ; ParallelOut:Pout|Registrador[6]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.002      ; 1.621      ;
; 1.474 ; PC:ProgramCounter|PC[1]                                                                                       ; PC:ProgramCounter|PC[4]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 1.631      ;
; 1.477 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[3][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.926      ; 3.677      ;
; 1.477 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[2][1] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.926      ; 3.677      ;
; 1.488 ; PC:ProgramCounter|PC[1]                                                                                       ; PC:ProgramCounter|PC[6]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.005      ; 1.645      ;
; 1.524 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[7][6] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.931      ; 3.729      ;
; 1.539 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[5][5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.926      ; 3.739      ;
; 1.543 ; RegisterFile:register|registradores[7][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.010      ; 1.705      ;
; 1.543 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][4] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 1.935      ; 3.252      ;
; 1.545 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][5] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 1.935      ; 3.254      ;
; 1.546 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:ProgramCounter|PC[6]                   ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 1.938      ; 3.258      ;
; 1.549 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[1][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; -0.500       ; 1.935      ; 3.258      ;
; 1.555 ; RegisterFile:register|registradores[4][3]                                                                     ; ParallelOut:Pout|Registrador[3]           ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.006      ; 1.713      ;
; 1.569 ; PC:ProgramCounter|PC[2]                                                                                       ; PC:ProgramCounter|PC[2]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.000      ; 1.721      ;
; 1.574 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[5][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.926      ; 3.774      ;
; 1.575 ; PC:ProgramCounter|PC[0]                                                                                       ; PC:ProgramCounter|PC[7]                   ; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG ; 0.000        ; 0.001      ; 1.728      ;
; 1.575 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register|registradores[4][7] ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG ; 0.000        ; 1.926      ; 3.775      ;
+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:RAM|altsyncram:altsyncram_component|altsyncram_l0g1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[0]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[0]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[10]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[10]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[11]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[11]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[12]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[12]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[13]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[13]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[14]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[14]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[15]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[15]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; FreqDivisor:divisorD|contador[16]                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                         ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-----------------------------+
; -1.153 ; -1.153       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]        ;
; -1.153 ; -1.153       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]        ;
; -1.153 ; -1.153       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]        ;
; -1.153 ; -1.153       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]        ;
; -1.153 ; -1.153       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]        ;
; -1.153 ; -1.153       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]        ;
; -1.153 ; -1.153       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]        ;
; -1.153 ; -1.153       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]        ;
; -1.153 ; -1.153       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]        ;
; -1.153 ; -1.153       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]        ;
; -1.153 ; -1.153       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]        ;
; -1.153 ; -1.153       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]        ;
; -1.153 ; -1.153       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]        ;
; -1.153 ; -1.153       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]        ;
; -1.153 ; -1.153       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]        ;
; -1.153 ; -1.153       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]        ;
; -1.153 ; -1.153       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[8]        ;
; -1.153 ; -1.153       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[8]        ;
; -1.153 ; -1.153       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0clkctrl|inclk[0] ;
; -1.153 ; -1.153       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0clkctrl|inclk[0] ;
; -1.153 ; -1.153       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0clkctrl|outclk   ;
; -1.153 ; -1.153       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0clkctrl|outclk   ;
; -1.153 ; -1.153       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0|combout         ;
; -1.153 ; -1.153       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0|combout         ;
; -1.153 ; -1.153       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datad      ;
; -1.153 ; -1.153       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datad      ;
; -1.153 ; -1.153       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datad      ;
; -1.153 ; -1.153       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datad      ;
; -1.153 ; -1.153       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datac      ;
; -1.153 ; -1.153       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datac      ;
; -1.153 ; -1.153       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datad      ;
; -1.153 ; -1.153       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datad      ;
; -1.153 ; -1.153       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datad      ;
; -1.153 ; -1.153       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datad      ;
; -1.153 ; -1.153       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datac      ;
; -1.153 ; -1.153       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datac      ;
; -1.153 ; -1.153       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac      ;
; -1.153 ; -1.153       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac      ;
; -1.153 ; -1.153       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac      ;
; -1.153 ; -1.153       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac      ;
; -1.153 ; -1.153       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[8]|datac      ;
; -1.153 ; -1.153       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[8]|datac      ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]        ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]        ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]        ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]        ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]        ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]        ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]        ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]        ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]        ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]        ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]        ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]        ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]        ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]        ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]        ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]        ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[8]        ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[8]        ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0clkctrl|inclk[0] ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0clkctrl|inclk[0] ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0clkctrl|outclk   ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0clkctrl|outclk   ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0|combout         ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux18~0|combout         ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datad      ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datad      ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datad      ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datad      ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datac      ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datac      ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datad      ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datad      ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datad      ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datad      ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datac      ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datac      ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac      ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac      ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac      ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac      ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[8]|datac      ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[8]|datac      ;
; -0.957 ; -0.957       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideOr10|combout    ;
; -0.957 ; -0.957       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideOr10|combout    ;
; -0.957 ; -0.957       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0|datac           ;
; -0.957 ; -0.957       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux18~0|datac           ;
; -0.852 ; -0.852       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:control|BNE     ;
; -0.852 ; -0.852       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ControlUnit:control|BNE     ;
; -0.852 ; -0.852       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|BNE|datab           ;
; -0.852 ; -0.852       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|BNE|datab           ;
; -0.852 ; -0.852       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideNor9~9|combout  ;
; -0.852 ; -0.852       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control|WideNor9~9|combout  ;
; -0.830 ; -0.830       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideOr10|datad      ;
; -0.830 ; -0.830       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideOr10|datad      ;
; -0.830 ; -0.830       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideOr10~0|combout  ;
; -0.830 ; -0.830       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control|WideOr10~0|combout  ;
; -0.799 ; -0.799       ; 0.000          ; High Pulse Width ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:control|BNE     ;
; -0.799 ; -0.799       ; 0.000          ; Low Pulse Width  ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ControlUnit:control|BNE     ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FreqDivisor:divisorD|LEDG'                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[0]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[0]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[1]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[1]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[2]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[2]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[3]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[3]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[4]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[4]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[5]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[5]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[6]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[6]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[7]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; PC:ProgramCounter|PC[7]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[7]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; ParallelOut:Pout|Registrador[7]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FreqDivisor:divisorD|LEDG ; Rise       ; RegisterFile:register|registradores[5][1] ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; KEY[*]    ; FreqDivisor:divisorD|LEDG ; 3.215 ; 3.215 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  KEY[1]   ; FreqDivisor:divisorD|LEDG ; 3.215 ; 3.215 ; Rise       ; FreqDivisor:divisorD|LEDG ;
; SW[*]     ; FreqDivisor:divisorD|LEDG ; 1.449 ; 1.449 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[0]    ; FreqDivisor:divisorD|LEDG ; 0.715 ; 0.715 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[1]    ; FreqDivisor:divisorD|LEDG ; 1.449 ; 1.449 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[2]    ; FreqDivisor:divisorD|LEDG ; 0.751 ; 0.751 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[3]    ; FreqDivisor:divisorD|LEDG ; 0.725 ; 0.725 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[4]    ; FreqDivisor:divisorD|LEDG ; 0.559 ; 0.559 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[5]    ; FreqDivisor:divisorD|LEDG ; 0.814 ; 0.814 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[6]    ; FreqDivisor:divisorD|LEDG ; 0.857 ; 0.857 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[7]    ; FreqDivisor:divisorD|LEDG ; 0.250 ; 0.250 ; Rise       ; FreqDivisor:divisorD|LEDG ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; KEY[*]    ; FreqDivisor:divisorD|LEDG ; -1.879 ; -1.879 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  KEY[1]   ; FreqDivisor:divisorD|LEDG ; -1.879 ; -1.879 ; Rise       ; FreqDivisor:divisorD|LEDG ;
; SW[*]     ; FreqDivisor:divisorD|LEDG ; 0.471  ; 0.471  ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[0]    ; FreqDivisor:divisorD|LEDG ; 0.015  ; 0.015  ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[1]    ; FreqDivisor:divisorD|LEDG ; -1.172 ; -1.172 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[2]    ; FreqDivisor:divisorD|LEDG ; -0.140 ; -0.140 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[3]    ; FreqDivisor:divisorD|LEDG ; -0.098 ; -0.098 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[4]    ; FreqDivisor:divisorD|LEDG ; 0.264  ; 0.264  ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[5]    ; FreqDivisor:divisorD|LEDG ; 0.074  ; 0.074  ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[6]    ; FreqDivisor:divisorD|LEDG ; 0.052  ; 0.052  ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[7]    ; FreqDivisor:divisorD|LEDG ; 0.471  ; 0.471  ; Rise       ; FreqDivisor:divisorD|LEDG ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                     ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                               ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                      ; 4.590 ; 4.590 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                      ; 4.247 ; 4.247 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                      ; 4.283 ; 4.283 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                      ; 4.097 ; 4.097 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                      ; 4.392 ; 4.392 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                      ; 4.359 ; 4.359 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                      ; 4.241 ; 4.241 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                      ; 4.293 ; 4.293 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                      ; 4.590 ; 4.590 ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_EN       ; CLOCK_50                                                                                                      ; 4.153 ; 4.153 ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_RS       ; CLOCK_50                                                                                                      ; 4.291 ; 4.291 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDR[*]      ; CLOCK_50                                                                                                      ; 9.614 ; 9.614 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[0]     ; CLOCK_50                                                                                                      ; 9.541 ; 9.541 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[1]     ; CLOCK_50                                                                                                      ; 8.469 ; 8.469 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[2]     ; CLOCK_50                                                                                                      ; 9.198 ; 9.198 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[4]     ; CLOCK_50                                                                                                      ; 9.614 ; 9.614 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[5]     ; CLOCK_50                                                                                                      ; 8.893 ; 8.893 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[6]     ; CLOCK_50                                                                                                      ; 8.485 ; 8.485 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[7]     ; CLOCK_50                                                                                                      ; 9.393 ; 9.393 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[8]     ; CLOCK_50                                                                                                      ; 8.296 ; 8.296 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[9]     ; CLOCK_50                                                                                                      ; 7.733 ; 7.733 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[10]    ; CLOCK_50                                                                                                      ; 8.565 ; 8.565 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ;       ; 2.644 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ;       ; 2.644 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ; 2.644 ;       ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ; 2.644 ;       ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.813 ; 7.813 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.740 ; 7.740 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.668 ; 6.668 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.397 ; 7.397 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.187 ; 7.187 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.813 ; 7.813 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.092 ; 7.092 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.684 ; 6.684 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.592 ; 7.592 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.495 ; 6.495 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.932 ; 5.932 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.764 ; 6.764 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.813 ; 7.813 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.740 ; 7.740 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.668 ; 6.668 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.397 ; 7.397 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.206 ; 7.206 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.813 ; 7.813 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.092 ; 7.092 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.684 ; 6.684 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7.592 ; 7.592 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.495 ; 6.495 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.932 ; 5.932 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.764 ; 6.764 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                             ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                               ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                      ; 4.097 ; 4.097 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                      ; 4.247 ; 4.247 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                      ; 4.283 ; 4.283 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                      ; 4.097 ; 4.097 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                      ; 4.392 ; 4.392 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                      ; 4.359 ; 4.359 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                      ; 4.241 ; 4.241 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                      ; 4.293 ; 4.293 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                      ; 4.590 ; 4.590 ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_EN       ; CLOCK_50                                                                                                      ; 4.153 ; 4.153 ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_RS       ; CLOCK_50                                                                                                      ; 4.291 ; 4.291 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDR[*]      ; CLOCK_50                                                                                                      ; 7.194 ; 7.194 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[0]     ; CLOCK_50                                                                                                      ; 7.732 ; 7.732 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[1]     ; CLOCK_50                                                                                                      ; 7.352 ; 7.352 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[2]     ; CLOCK_50                                                                                                      ; 7.969 ; 7.969 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[4]     ; CLOCK_50                                                                                                      ; 7.642 ; 7.642 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[5]     ; CLOCK_50                                                                                                      ; 7.417 ; 7.417 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[6]     ; CLOCK_50                                                                                                      ; 7.499 ; 7.499 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[7]     ; CLOCK_50                                                                                                      ; 8.632 ; 8.632 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[8]     ; CLOCK_50                                                                                                      ; 7.529 ; 7.529 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[9]     ; CLOCK_50                                                                                                      ; 7.307 ; 7.307 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[10]    ; CLOCK_50                                                                                                      ; 7.194 ; 7.194 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ;       ; 2.644 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ;       ; 2.644 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ; 2.644 ;       ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ; 2.644 ;       ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.393 ; 5.393 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.931 ; 5.931 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.551 ; 5.551 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.168 ; 6.168 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.835 ; 5.835 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.841 ; 5.841 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.616 ; 5.616 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.698 ; 5.698 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.831 ; 6.831 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.728 ; 5.728 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.506 ; 5.506 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.393 ; 5.393 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.393 ; 5.393 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.931 ; 5.931 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.551 ; 5.551 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.168 ; 6.168 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.907 ; 5.907 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.841 ; 5.841 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.616 ; 5.616 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.698 ; 5.698 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.831 ; 6.831 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.728 ; 5.728 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.506 ; 5.506 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.393 ; 5.393 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[1]     ; LEDG[0]     ;       ; 5.432 ; 5.432 ;       ;
; SW[0]      ; HEX0[0]     ; 3.829 ; 3.829 ; 3.829 ; 3.829 ;
; SW[0]      ; HEX0[1]     ; 3.797 ; 3.797 ; 3.797 ; 3.797 ;
; SW[0]      ; HEX0[2]     ;       ; 3.806 ; 3.806 ;       ;
; SW[0]      ; HEX0[3]     ; 3.713 ; 3.713 ; 3.713 ; 3.713 ;
; SW[0]      ; HEX0[4]     ; 3.708 ;       ;       ; 3.708 ;
; SW[0]      ; HEX0[5]     ; 3.694 ;       ;       ; 3.694 ;
; SW[0]      ; HEX0[6]     ; 3.695 ; 3.695 ; 3.695 ; 3.695 ;
; SW[1]      ; HEX0[0]     ; 3.712 ; 3.712 ; 3.712 ; 3.712 ;
; SW[1]      ; HEX0[1]     ; 3.685 ; 3.685 ; 3.685 ; 3.685 ;
; SW[1]      ; HEX0[2]     ; 3.695 ;       ;       ; 3.695 ;
; SW[1]      ; HEX0[3]     ; 3.602 ; 3.602 ; 3.602 ; 3.602 ;
; SW[1]      ; HEX0[4]     ;       ; 3.595 ; 3.595 ;       ;
; SW[1]      ; HEX0[5]     ; 3.579 ; 3.579 ; 3.579 ; 3.579 ;
; SW[1]      ; HEX0[6]     ; 3.584 ; 3.584 ; 3.584 ; 3.584 ;
; SW[2]      ; HEX0[0]     ; 3.827 ; 3.827 ; 3.827 ; 3.827 ;
; SW[2]      ; HEX0[1]     ; 3.798 ;       ;       ; 3.798 ;
; SW[2]      ; HEX0[2]     ; 3.807 ; 3.807 ; 3.807 ; 3.807 ;
; SW[2]      ; HEX0[3]     ; 3.715 ; 3.715 ; 3.715 ; 3.715 ;
; SW[2]      ; HEX0[4]     ; 3.707 ; 3.707 ; 3.707 ; 3.707 ;
; SW[2]      ; HEX0[5]     ; 3.695 ; 3.695 ; 3.695 ; 3.695 ;
; SW[2]      ; HEX0[6]     ; 3.696 ; 3.696 ; 3.696 ; 3.696 ;
; SW[3]      ; HEX0[0]     ; 3.448 ; 3.448 ; 3.448 ; 3.448 ;
; SW[3]      ; HEX0[1]     ; 3.418 ; 3.418 ; 3.418 ; 3.418 ;
; SW[3]      ; HEX0[2]     ; 3.424 ; 3.424 ; 3.424 ; 3.424 ;
; SW[3]      ; HEX0[3]     ; 3.335 ; 3.335 ; 3.335 ; 3.335 ;
; SW[3]      ; HEX0[4]     ;       ; 3.324 ; 3.324 ;       ;
; SW[3]      ; HEX0[5]     ; 3.311 ; 3.311 ; 3.311 ; 3.311 ;
; SW[3]      ; HEX0[6]     ; 3.313 ; 3.313 ; 3.313 ; 3.313 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[1]     ; LEDG[0]     ;       ; 5.432 ; 5.432 ;       ;
; SW[0]      ; HEX0[0]     ; 3.829 ; 3.829 ; 3.829 ; 3.829 ;
; SW[0]      ; HEX0[1]     ; 3.797 ; 3.797 ; 3.797 ; 3.797 ;
; SW[0]      ; HEX0[2]     ;       ; 3.806 ; 3.806 ;       ;
; SW[0]      ; HEX0[3]     ; 3.713 ; 3.713 ; 3.713 ; 3.713 ;
; SW[0]      ; HEX0[4]     ; 3.708 ;       ;       ; 3.708 ;
; SW[0]      ; HEX0[5]     ; 3.694 ;       ;       ; 3.694 ;
; SW[0]      ; HEX0[6]     ; 3.695 ; 3.695 ; 3.695 ; 3.695 ;
; SW[1]      ; HEX0[0]     ; 3.712 ; 3.712 ; 3.712 ; 3.712 ;
; SW[1]      ; HEX0[1]     ; 3.685 ; 3.685 ; 3.685 ; 3.685 ;
; SW[1]      ; HEX0[2]     ; 3.695 ;       ;       ; 3.695 ;
; SW[1]      ; HEX0[3]     ; 3.602 ; 3.602 ; 3.602 ; 3.602 ;
; SW[1]      ; HEX0[4]     ;       ; 3.595 ; 3.595 ;       ;
; SW[1]      ; HEX0[5]     ; 3.579 ; 3.579 ; 3.579 ; 3.579 ;
; SW[1]      ; HEX0[6]     ; 3.584 ; 3.584 ; 3.584 ; 3.584 ;
; SW[2]      ; HEX0[0]     ; 3.827 ; 3.827 ; 3.827 ; 3.827 ;
; SW[2]      ; HEX0[1]     ; 3.798 ;       ;       ; 3.798 ;
; SW[2]      ; HEX0[2]     ; 3.807 ; 3.807 ; 3.807 ; 3.807 ;
; SW[2]      ; HEX0[3]     ; 3.715 ; 3.715 ; 3.715 ; 3.715 ;
; SW[2]      ; HEX0[4]     ; 3.707 ; 3.707 ; 3.707 ; 3.707 ;
; SW[2]      ; HEX0[5]     ; 3.695 ; 3.695 ; 3.695 ; 3.695 ;
; SW[2]      ; HEX0[6]     ; 3.696 ; 3.696 ; 3.696 ; 3.696 ;
; SW[3]      ; HEX0[0]     ; 3.448 ; 3.448 ; 3.448 ; 3.448 ;
; SW[3]      ; HEX0[1]     ; 3.418 ; 3.418 ; 3.418 ; 3.418 ;
; SW[3]      ; HEX0[2]     ; 3.424 ; 3.424 ; 3.424 ; 3.424 ;
; SW[3]      ; HEX0[3]     ; 3.335 ; 3.335 ; 3.335 ; 3.335 ;
; SW[3]      ; HEX0[4]     ;       ; 3.324 ; 3.324 ;       ;
; SW[3]      ; HEX0[5]     ; 3.311 ; 3.311 ; 3.311 ; 3.311 ;
; SW[3]      ; HEX0[6]     ; 3.313 ; 3.313 ; 3.313 ; 3.313 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                                                          ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                               ; -14.574   ; -5.902  ; N/A      ; N/A     ; -3.264              ;
;  CLOCK_50                                                                                                      ; -11.729   ; -2.511  ; N/A      ; N/A     ; -2.000              ;
;  FreqDivisor:divisorD|LEDG                                                                                     ; -14.574   ; 0.387   ; N/A      ; N/A     ; -0.500              ;
;  RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -8.531    ; -5.902  ; N/A      ; N/A     ; -3.264              ;
; Design-wide TNS                                                                                                ; -1222.099 ; -53.999 ; 0.0      ; 0.0     ; -682.168            ;
;  CLOCK_50                                                                                                      ; -342.891  ; -2.511  ; N/A      ; N/A     ; -224.916            ;
;  FreqDivisor:divisorD|LEDG                                                                                     ; -803.226  ; 0.000   ; N/A      ; N/A     ; -72.000             ;
;  RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -75.982   ; -51.488 ; N/A      ; N/A     ; -385.252            ;
+----------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; KEY[*]    ; FreqDivisor:divisorD|LEDG ; 5.993 ; 5.993 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  KEY[1]   ; FreqDivisor:divisorD|LEDG ; 5.993 ; 5.993 ; Rise       ; FreqDivisor:divisorD|LEDG ;
; SW[*]     ; FreqDivisor:divisorD|LEDG ; 3.314 ; 3.314 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[0]    ; FreqDivisor:divisorD|LEDG ; 2.018 ; 2.018 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[1]    ; FreqDivisor:divisorD|LEDG ; 3.314 ; 3.314 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[2]    ; FreqDivisor:divisorD|LEDG ; 2.094 ; 2.094 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[3]    ; FreqDivisor:divisorD|LEDG ; 1.912 ; 1.912 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[4]    ; FreqDivisor:divisorD|LEDG ; 1.701 ; 1.701 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[5]    ; FreqDivisor:divisorD|LEDG ; 2.060 ; 2.060 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[6]    ; FreqDivisor:divisorD|LEDG ; 2.212 ; 2.212 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[7]    ; FreqDivisor:divisorD|LEDG ; 1.091 ; 1.091 ; Rise       ; FreqDivisor:divisorD|LEDG ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; KEY[*]    ; FreqDivisor:divisorD|LEDG ; -1.879 ; -1.879 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  KEY[1]   ; FreqDivisor:divisorD|LEDG ; -1.879 ; -1.879 ; Rise       ; FreqDivisor:divisorD|LEDG ;
; SW[*]     ; FreqDivisor:divisorD|LEDG ; 0.471  ; 0.471  ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[0]    ; FreqDivisor:divisorD|LEDG ; 0.015  ; 0.015  ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[1]    ; FreqDivisor:divisorD|LEDG ; -1.172 ; -1.172 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[2]    ; FreqDivisor:divisorD|LEDG ; -0.140 ; -0.140 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[3]    ; FreqDivisor:divisorD|LEDG ; -0.098 ; -0.098 ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[4]    ; FreqDivisor:divisorD|LEDG ; 0.264  ; 0.264  ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[5]    ; FreqDivisor:divisorD|LEDG ; 0.074  ; 0.074  ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[6]    ; FreqDivisor:divisorD|LEDG ; 0.052  ; 0.052  ; Rise       ; FreqDivisor:divisorD|LEDG ;
;  SW[7]    ; FreqDivisor:divisorD|LEDG ; 0.471  ; 0.471  ; Rise       ; FreqDivisor:divisorD|LEDG ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                       ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                               ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                      ; 8.478  ; 8.478  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                      ; 7.760  ; 7.760  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                      ; 7.795  ; 7.795  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                      ; 7.274  ; 7.274  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                      ; 8.069  ; 8.069  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                      ; 7.978  ; 7.978  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                      ; 7.758  ; 7.758  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                      ; 7.801  ; 7.801  ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                      ; 8.478  ; 8.478  ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_EN       ; CLOCK_50                                                                                                      ; 7.600  ; 7.600  ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_RS       ; CLOCK_50                                                                                                      ; 7.807  ; 7.807  ; Rise       ; CLOCK_50                                                                                                      ;
; LEDR[*]      ; CLOCK_50                                                                                                      ; 18.570 ; 18.570 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[0]     ; CLOCK_50                                                                                                      ; 18.570 ; 18.570 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[1]     ; CLOCK_50                                                                                                      ; 15.907 ; 15.907 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[2]     ; CLOCK_50                                                                                                      ; 17.472 ; 17.472 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[4]     ; CLOCK_50                                                                                                      ; 18.402 ; 18.402 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[5]     ; CLOCK_50                                                                                                      ; 16.823 ; 16.823 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[6]     ; CLOCK_50                                                                                                      ; 15.768 ; 15.768 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[7]     ; CLOCK_50                                                                                                      ; 17.804 ; 17.804 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[8]     ; CLOCK_50                                                                                                      ; 15.610 ; 15.610 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[9]     ; CLOCK_50                                                                                                      ; 14.470 ; 14.470 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[10]    ; CLOCK_50                                                                                                      ; 16.395 ; 16.395 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ;        ; 5.037  ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ;        ; 5.037  ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ; 5.037  ;        ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ; 5.037  ;        ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.272 ; 15.272 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.272 ; 15.272 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.609 ; 12.609 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.174 ; 14.174 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.842 ; 13.842 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.104 ; 15.104 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.525 ; 13.525 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.470 ; 12.470 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.506 ; 14.506 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.312 ; 12.312 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.172 ; 11.172 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.097 ; 13.097 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.272 ; 15.272 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.272 ; 15.272 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.609 ; 12.609 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.174 ; 14.174 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.913 ; 13.913 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 15.104 ; 15.104 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.525 ; 13.525 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.470 ; 12.470 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 14.506 ; 14.506 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.312 ; 12.312 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.172 ; 11.172 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 13.097 ; 13.097 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+---------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                             ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                               ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                      ; 4.097 ; 4.097 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                      ; 4.247 ; 4.247 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                      ; 4.283 ; 4.283 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                      ; 4.097 ; 4.097 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                      ; 4.392 ; 4.392 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                      ; 4.359 ; 4.359 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                      ; 4.241 ; 4.241 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                      ; 4.293 ; 4.293 ; Rise       ; CLOCK_50                                                                                                      ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                      ; 4.590 ; 4.590 ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_EN       ; CLOCK_50                                                                                                      ; 4.153 ; 4.153 ; Rise       ; CLOCK_50                                                                                                      ;
; LCD_RS       ; CLOCK_50                                                                                                      ; 4.291 ; 4.291 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDR[*]      ; CLOCK_50                                                                                                      ; 7.194 ; 7.194 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[0]     ; CLOCK_50                                                                                                      ; 7.732 ; 7.732 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[1]     ; CLOCK_50                                                                                                      ; 7.352 ; 7.352 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[2]     ; CLOCK_50                                                                                                      ; 7.969 ; 7.969 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[4]     ; CLOCK_50                                                                                                      ; 7.642 ; 7.642 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[5]     ; CLOCK_50                                                                                                      ; 7.417 ; 7.417 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[6]     ; CLOCK_50                                                                                                      ; 7.499 ; 7.499 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[7]     ; CLOCK_50                                                                                                      ; 8.632 ; 8.632 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[8]     ; CLOCK_50                                                                                                      ; 7.529 ; 7.529 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[9]     ; CLOCK_50                                                                                                      ; 7.307 ; 7.307 ; Rise       ; CLOCK_50                                                                                                      ;
;  LEDR[10]    ; CLOCK_50                                                                                                      ; 7.194 ; 7.194 ; Rise       ; CLOCK_50                                                                                                      ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ;       ; 2.644 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ;       ; 2.644 ; Rise       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDG[*]      ; FreqDivisor:divisorD|LEDG                                                                                     ; 2.644 ;       ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
;  LEDG[1]     ; FreqDivisor:divisorD|LEDG                                                                                     ; 2.644 ;       ; Fall       ; FreqDivisor:divisorD|LEDG                                                                                     ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.393 ; 5.393 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.931 ; 5.931 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.551 ; 5.551 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.168 ; 6.168 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.835 ; 5.835 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.841 ; 5.841 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.616 ; 5.616 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.698 ; 5.698 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.831 ; 6.831 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.728 ; 5.728 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.506 ; 5.506 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.393 ; 5.393 ; Rise       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.393 ; 5.393 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.931 ; 5.931 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[1]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.551 ; 5.551 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[2]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.168 ; 6.168 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.907 ; 5.907 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.841 ; 5.841 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.616 ; 5.616 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.698 ; 5.698 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.831 ; 6.831 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.728 ; 5.728 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.506 ; 5.506 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[10]    ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.393 ; 5.393 ; Fall       ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+---------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[1]     ; LEDG[0]     ;       ; 9.479 ; 9.479 ;       ;
; SW[0]      ; HEX0[0]     ; 7.266 ; 7.266 ; 7.266 ; 7.266 ;
; SW[0]      ; HEX0[1]     ; 7.237 ; 7.237 ; 7.237 ; 7.237 ;
; SW[0]      ; HEX0[2]     ;       ; 7.245 ; 7.245 ;       ;
; SW[0]      ; HEX0[3]     ; 7.034 ; 7.034 ; 7.034 ; 7.034 ;
; SW[0]      ; HEX0[4]     ; 7.012 ;       ;       ; 7.012 ;
; SW[0]      ; HEX0[5]     ; 6.998 ;       ;       ; 6.998 ;
; SW[0]      ; HEX0[6]     ; 6.999 ; 6.999 ; 6.999 ; 6.999 ;
; SW[1]      ; HEX0[0]     ; 6.980 ; 6.980 ; 6.980 ; 6.980 ;
; SW[1]      ; HEX0[1]     ; 6.955 ; 6.955 ; 6.955 ; 6.955 ;
; SW[1]      ; HEX0[2]     ; 6.964 ;       ;       ; 6.964 ;
; SW[1]      ; HEX0[3]     ; 6.749 ; 6.749 ; 6.749 ; 6.749 ;
; SW[1]      ; HEX0[4]     ;       ; 6.730 ; 6.730 ;       ;
; SW[1]      ; HEX0[5]     ; 6.712 ; 6.712 ; 6.712 ; 6.712 ;
; SW[1]      ; HEX0[6]     ; 6.717 ; 6.717 ; 6.717 ; 6.717 ;
; SW[2]      ; HEX0[0]     ; 7.274 ; 7.274 ; 7.274 ; 7.274 ;
; SW[2]      ; HEX0[1]     ; 7.246 ;       ;       ; 7.246 ;
; SW[2]      ; HEX0[2]     ; 7.253 ; 7.253 ; 7.253 ; 7.253 ;
; SW[2]      ; HEX0[3]     ; 7.042 ; 7.042 ; 7.042 ; 7.042 ;
; SW[2]      ; HEX0[4]     ; 7.021 ; 7.021 ; 7.021 ; 7.021 ;
; SW[2]      ; HEX0[5]     ; 7.005 ; 7.005 ; 7.005 ; 7.005 ;
; SW[2]      ; HEX0[6]     ; 7.007 ; 7.007 ; 7.007 ; 7.007 ;
; SW[3]      ; HEX0[0]     ; 6.575 ; 6.575 ; 6.575 ; 6.575 ;
; SW[3]      ; HEX0[1]     ; 6.550 ; 6.550 ; 6.550 ; 6.550 ;
; SW[3]      ; HEX0[2]     ; 6.559 ; 6.559 ; 6.559 ; 6.559 ;
; SW[3]      ; HEX0[3]     ; 6.318 ; 6.318 ; 6.318 ; 6.318 ;
; SW[3]      ; HEX0[4]     ;       ; 6.320 ; 6.320 ;       ;
; SW[3]      ; HEX0[5]     ; 6.307 ; 6.307 ; 6.307 ; 6.307 ;
; SW[3]      ; HEX0[6]     ; 6.310 ; 6.310 ; 6.310 ; 6.310 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[1]     ; LEDG[0]     ;       ; 5.432 ; 5.432 ;       ;
; SW[0]      ; HEX0[0]     ; 3.829 ; 3.829 ; 3.829 ; 3.829 ;
; SW[0]      ; HEX0[1]     ; 3.797 ; 3.797 ; 3.797 ; 3.797 ;
; SW[0]      ; HEX0[2]     ;       ; 3.806 ; 3.806 ;       ;
; SW[0]      ; HEX0[3]     ; 3.713 ; 3.713 ; 3.713 ; 3.713 ;
; SW[0]      ; HEX0[4]     ; 3.708 ;       ;       ; 3.708 ;
; SW[0]      ; HEX0[5]     ; 3.694 ;       ;       ; 3.694 ;
; SW[0]      ; HEX0[6]     ; 3.695 ; 3.695 ; 3.695 ; 3.695 ;
; SW[1]      ; HEX0[0]     ; 3.712 ; 3.712 ; 3.712 ; 3.712 ;
; SW[1]      ; HEX0[1]     ; 3.685 ; 3.685 ; 3.685 ; 3.685 ;
; SW[1]      ; HEX0[2]     ; 3.695 ;       ;       ; 3.695 ;
; SW[1]      ; HEX0[3]     ; 3.602 ; 3.602 ; 3.602 ; 3.602 ;
; SW[1]      ; HEX0[4]     ;       ; 3.595 ; 3.595 ;       ;
; SW[1]      ; HEX0[5]     ; 3.579 ; 3.579 ; 3.579 ; 3.579 ;
; SW[1]      ; HEX0[6]     ; 3.584 ; 3.584 ; 3.584 ; 3.584 ;
; SW[2]      ; HEX0[0]     ; 3.827 ; 3.827 ; 3.827 ; 3.827 ;
; SW[2]      ; HEX0[1]     ; 3.798 ;       ;       ; 3.798 ;
; SW[2]      ; HEX0[2]     ; 3.807 ; 3.807 ; 3.807 ; 3.807 ;
; SW[2]      ; HEX0[3]     ; 3.715 ; 3.715 ; 3.715 ; 3.715 ;
; SW[2]      ; HEX0[4]     ; 3.707 ; 3.707 ; 3.707 ; 3.707 ;
; SW[2]      ; HEX0[5]     ; 3.695 ; 3.695 ; 3.695 ; 3.695 ;
; SW[2]      ; HEX0[6]     ; 3.696 ; 3.696 ; 3.696 ; 3.696 ;
; SW[3]      ; HEX0[0]     ; 3.448 ; 3.448 ; 3.448 ; 3.448 ;
; SW[3]      ; HEX0[1]     ; 3.418 ; 3.418 ; 3.418 ; 3.418 ;
; SW[3]      ; HEX0[2]     ; 3.424 ; 3.424 ; 3.424 ; 3.424 ;
; SW[3]      ; HEX0[3]     ; 3.335 ; 3.335 ; 3.335 ; 3.335 ;
; SW[3]      ; HEX0[4]     ;       ; 3.324 ; 3.324 ;       ;
; SW[3]      ; HEX0[5]     ; 3.311 ; 3.311 ; 3.311 ; 3.311 ;
; SW[3]      ; HEX0[6]     ; 3.313 ; 3.313 ; 3.313 ; 3.313 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                    ; To Clock                                                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                      ; CLOCK_50                                                                                                      ; 3074     ; 0        ; 0        ; 0        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50                                                                                                      ; 1441     ; 1        ; 0        ; 0        ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                      ; 86       ; 86       ; 0        ; 0        ;
; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG                                                                                     ; 3637080  ; 0        ; 0        ; 0        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG                                                                                     ; 53076    ; 0        ; 0        ; 0        ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG                                                                                     ; 394143   ; 394143   ; 0        ; 0        ;
; CLOCK_50                                                                                                      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 435824   ; 0        ; 435824   ; 0        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6524     ; 0        ; 6524     ; 0        ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 46982    ; 46982    ; 46982    ; 46982    ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                    ; To Clock                                                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                      ; CLOCK_50                                                                                                      ; 3074     ; 0        ; 0        ; 0        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; CLOCK_50                                                                                                      ; 1441     ; 1        ; 0        ; 0        ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                      ; 86       ; 86       ; 0        ; 0        ;
; CLOCK_50                                                                                                      ; FreqDivisor:divisorD|LEDG                                                                                     ; 3637080  ; 0        ; 0        ; 0        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; FreqDivisor:divisorD|LEDG                                                                                     ; 53076    ; 0        ; 0        ; 0        ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; FreqDivisor:divisorD|LEDG                                                                                     ; 394143   ; 394143   ; 0        ; 0        ;
; CLOCK_50                                                                                                      ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 435824   ; 0        ; 435824   ; 0        ;
; FreqDivisor:divisorD|LEDG                                                                                     ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6524     ; 0        ; 6524     ; 0        ;
; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 46982    ; 46982    ; 46982    ; 46982    ;
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 200   ; 200  ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 121   ; 121  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jun 23 21:37:15 2023
Info: Command: quartus_sta Mod_Teste -c Mod_Teste
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Mod_Teste.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name FreqDivisor:divisorD|LEDG FreqDivisor:divisorD|LEDG
    Info (332105): create_clock -period 1.000 -name RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: ROM|altsyncram_component|auto_generated|ram_block1a0|portadataout[11]
    Info (332098): Cell: control|WideNor9~4  from: datab  to: combout
    Info (332098): Cell: control|WideNor9~4  from: datad  to: combout
    Info (332098): Cell: control|WideNor9~6  from: dataa  to: combout
    Info (332098): Cell: control|WideNor9~6  from: datac  to: combout
    Info (332098): Cell: control|WideOr10~0  from: datac  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -14.574
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.574      -803.226 FreqDivisor:divisorD|LEDG 
    Info (332119):   -11.729      -342.891 CLOCK_50 
    Info (332119):    -8.531       -75.982 RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -5.902
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.902       -51.488 RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.511        -2.511 CLOCK_50 
    Info (332119):     0.562         0.000 FreqDivisor:divisorD|LEDG 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.264
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.264      -385.252 RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.000      -224.916 CLOCK_50 
    Info (332119):    -0.500       -72.000 FreqDivisor:divisorD|LEDG 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: ROM|altsyncram_component|auto_generated|ram_block1a0|portadataout[11]
    Info (332098): Cell: control|WideNor9~4  from: datab  to: combout
    Info (332098): Cell: control|WideNor9~4  from: datad  to: combout
    Info (332098): Cell: control|WideNor9~6  from: dataa  to: combout
    Info (332098): Cell: control|WideNor9~6  from: datac  to: combout
    Info (332098): Cell: control|WideOr10~0  from: datac  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.242
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.242      -371.029 FreqDivisor:divisorD|LEDG 
    Info (332119):    -5.345      -117.482 CLOCK_50 
    Info (332119):    -3.340       -29.724 RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -2.976
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.976       -26.019 RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.556        -1.556 CLOCK_50 
    Info (332119):     0.387         0.000 FreqDivisor:divisorD|LEDG 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -224.916 CLOCK_50 
    Info (332119):    -1.153      -121.696 RomInstMem:ROM|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.500       -72.000 FreqDivisor:divisorD|LEDG 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4550 megabytes
    Info: Processing ended: Fri Jun 23 21:37:16 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


