/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [16:0] _00_;
  wire [31:0] _01_;
  reg [5:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [17:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [20:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire [14:0] celloutsig_0_26z;
  wire [32:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [18:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [15:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_8z;
  wire [16:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~(celloutsig_0_26z[2] & celloutsig_0_27z[2]);
  assign celloutsig_1_5z = ~(celloutsig_1_3z & celloutsig_1_1z);
  assign celloutsig_1_16z = ~(celloutsig_1_9z[0] & celloutsig_1_15z);
  assign celloutsig_0_71z = ~celloutsig_0_41z[9];
  assign celloutsig_1_7z = in_data[112] | ~(celloutsig_1_6z);
  assign celloutsig_1_4z = ~(celloutsig_1_0z ^ celloutsig_1_3z);
  reg [31:0] _09_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _09_ <= 32'd0;
    else _09_ <= { celloutsig_0_6z[13:4], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z };
  assign { _00_[16:9], _01_[23:0] } = _09_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _02_ <= 6'h00;
    else _02_ <= celloutsig_0_27z[16:11];
  assign celloutsig_0_17z = in_data[32:12] & { _01_[18:3], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_10z = { in_data[176:162], celloutsig_1_4z, celloutsig_1_3z } === { in_data[119:110], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_1_15z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z } === celloutsig_1_8z[3:1];
  assign celloutsig_0_12z = { _01_[9:4], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_0z } === { celloutsig_0_11z, celloutsig_0_5z, _00_[16:9], _01_[23:0] };
  assign celloutsig_0_15z = celloutsig_0_9z[8:5] === in_data[31:28];
  assign celloutsig_0_0z = ! in_data[55:50];
  assign celloutsig_1_0z = ! in_data[167:162];
  assign celloutsig_0_8z = ! { celloutsig_0_6z[2:1], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_19z = ! { celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_17z };
  assign celloutsig_0_3z = ! { in_data[75:68], celloutsig_0_0z };
  assign celloutsig_0_11z = { _01_[7], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_2z } || in_data[51:47];
  assign celloutsig_1_12z = { celloutsig_1_8z[3], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_7z } % { 1'h1, in_data[110:103], celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_12z[7:3] % { 1'h1, celloutsig_1_9z[1], celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_5z };
  assign celloutsig_0_13z = { _01_[23], celloutsig_0_8z, celloutsig_0_0z } % { 1'h1, in_data[41], celloutsig_0_3z };
  assign celloutsig_0_41z = { celloutsig_0_27z[25:14], celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_36z, celloutsig_0_16z } * { celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_9z };
  assign celloutsig_0_6z = { in_data[84:72], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z } * { in_data[62:56], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_8z = { in_data[169:168], celloutsig_1_2z, celloutsig_1_1z } * { in_data[168:166], celloutsig_1_6z };
  assign celloutsig_0_27z = { in_data[37:7], celloutsig_0_0z, celloutsig_0_16z } * { celloutsig_0_9z[12:5], celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_1_3z = { in_data[141:126], celloutsig_1_1z, celloutsig_1_0z } != { in_data[139:131], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_1z = | in_data[188:184];
  assign celloutsig_1_6z = | { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_2z = | { in_data[59:57], celloutsig_0_0z };
  assign celloutsig_0_22z = | { celloutsig_0_19z[3], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_5z };
  assign celloutsig_1_17z = celloutsig_1_2z & in_data[147];
  assign celloutsig_0_10z = celloutsig_0_4z & celloutsig_0_2z;
  assign celloutsig_0_4z = celloutsig_0_1z & celloutsig_0_2z;
  assign celloutsig_0_72z = ~^ { celloutsig_0_17z[11:8], _02_ };
  assign celloutsig_1_2z = ~^ { in_data[140:126], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_11z = ~^ { celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_1z = ~^ { in_data[85:71], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_5z = ^ { in_data[12:10], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_25z = ^ { celloutsig_0_9z[13:3], celloutsig_0_12z };
  assign celloutsig_1_9z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z } >>> in_data[128:126];
  assign celloutsig_0_9z = { _01_[15:1], celloutsig_0_8z, celloutsig_0_1z } >>> { in_data[19:9], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_14z = in_data[68:51] ^ { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_19z = celloutsig_0_6z[5:1] ^ { _00_[15:13], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_20z = celloutsig_0_17z[17:15] ^ { _00_[10:9], _01_[23] };
  assign celloutsig_0_26z = _01_[15:1] ^ { _01_[17:8], celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_13z };
  assign celloutsig_0_16z = ~((celloutsig_0_15z & celloutsig_0_15z) | (celloutsig_0_2z & celloutsig_0_13z[0]));
  assign { _00_[8], _00_[6], _00_[4:0] } = { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_19z };
  assign _01_[31:24] = _00_[16:9];
  assign { out_data[132:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
