\hypertarget{stm32f10x__fsmc_8c}{}\section{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/src/stm32f1-\/stdperiph/stm32f10x\+\_\+fsmc.c File Reference}
\label{stm32f10x__fsmc_8c}\index{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/src/stm32f1-\/stdperiph/stm32f10x\+\_\+fsmc.\+c@{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/src/stm32f1-\/stdperiph/stm32f10x\+\_\+fsmc.\+c}}


This file provides all the F\+S\+MC firmware functions.  


{\ttfamily \#include \char`\"{}stm32f10x\+\_\+fsmc.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f10x\+\_\+rcc.\+h\char`\"{}}\newline
Include dependency graph for stm32f10x\+\_\+fsmc.\+c\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=343pt]{stm32f10x__fsmc_8c__incl}
\end{center}
\end{figure}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___f_s_m_c___private___defines_ga3c427afcf32b17fb72be67fd4638e6d5}{B\+C\+R\+\_\+\+M\+B\+K\+E\+N\+\_\+\+Set}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___f_s_m_c___private___defines_gaa63b72d32a32c53a057ee0a45bed0d3b}{B\+C\+R\+\_\+\+M\+B\+K\+E\+N\+\_\+\+Reset}~((uint32\+\_\+t)0x000\+F\+F\+F\+F\+E)
\item 
\#define \hyperlink{group___f_s_m_c___private___defines_ga38da33a73789b2c932962d75dfc1341f}{B\+C\+R\+\_\+\+F\+A\+C\+C\+E\+N\+\_\+\+Set}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___f_s_m_c___private___defines_gade871050f882b7f48582084b0e95f67c}{P\+C\+R\+\_\+\+P\+B\+K\+E\+N\+\_\+\+Set}~((uint32\+\_\+t)0x00000004)
\item 
\#define \hyperlink{group___f_s_m_c___private___defines_gac6d0ddc3888a0554b032f0f484cfe332}{P\+C\+R\+\_\+\+P\+B\+K\+E\+N\+\_\+\+Reset}~((uint32\+\_\+t)0x000\+F\+F\+F\+F\+B)
\item 
\#define \hyperlink{group___f_s_m_c___private___defines_ga8a0d7950936e3869b449d421e03a19ac}{P\+C\+R\+\_\+\+E\+C\+C\+E\+N\+\_\+\+Set}~((uint32\+\_\+t)0x00000040)
\item 
\#define \hyperlink{group___f_s_m_c___private___defines_gaca1a5c5cd46c8a32dab58c3eb3b865fa}{P\+C\+R\+\_\+\+E\+C\+C\+E\+N\+\_\+\+Reset}~((uint32\+\_\+t)0x000\+F\+F\+F\+B\+F)
\item 
\#define \hyperlink{group___f_s_m_c___private___defines_gaf3992efb285ab994c41463af5107c501}{P\+C\+R\+\_\+\+Memory\+Type\+\_\+\+N\+A\+ND}~((uint32\+\_\+t)0x00000008)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___f_s_m_c___private___functions_gaab3e6648e8a584e73785361ac960eded}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+De\+Init} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank)
\begin{DoxyCompactList}\small\item\em Deinitializes the F\+S\+MC N\+O\+R/\+S\+R\+AM Banks registers to their default reset values. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___private___functions_gafb749503293474a68555961bd8f120e1}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+De\+Init} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank)
\begin{DoxyCompactList}\small\item\em Deinitializes the F\+S\+MC N\+A\+ND Banks registers to their default reset values. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___private___functions_ga2f53ccf3a4f3c80a5a56fb47ccd47ccd}{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+De\+Init} (void)
\begin{DoxyCompactList}\small\item\em Deinitializes the F\+S\+MC P\+C\+C\+A\+RD Bank registers to their default reset values. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___private___functions_ga9c27816e8b17394c9ee1ce9298917b4a}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init} (\hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def} $\ast$F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the F\+S\+MC N\+O\+R/\+S\+R\+AM Banks according to the specified parameters in the F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Struct. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___private___functions_ga9f81ccc4e126c11f1eb33077b1a68e6f}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init} (\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def} $\ast$F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the F\+S\+MC N\+A\+ND Banks according to the specified parameters in the F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Struct. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___private___functions_gacee1351363e7700a296faa1734a910aa}{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init} (\hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def}{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def} $\ast$F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the F\+S\+MC P\+C\+C\+A\+RD Bank according to the specified parameters in the F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Struct. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___private___functions_gaf33e6dfc34f62d16a0cb416de9e83d28}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Struct\+Init} (\hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def} $\ast$F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___private___functions_ga8283ad94ad8e83d49d5b77d1c7e17862}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Struct\+Init} (\hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def} $\ast$F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___private___functions_ga7a64ba0e0545b3f1913c9d1d28c05e62}{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Struct\+Init} (\hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def}{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def} $\ast$F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___private___functions_gaf943f0f2680168d3a95a3c2c9f3eca2a}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Cmd} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified N\+O\+R/\+S\+R\+AM Memory Bank. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___private___functions_ga33ec7c39ea4d42e92c72c6e517d8235c}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Cmd} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified N\+A\+ND Memory Bank. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___private___functions_ga2d410151ceb3428c6a1bf374a0472cde}{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Cmd} (\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the P\+C\+C\+A\+RD Memory Bank. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___private___functions_ga5800301fc39bbe998a18ebd9ff191cdc}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+E\+C\+C\+Cmd} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the F\+S\+MC N\+A\+ND E\+CC feature. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___f_s_m_c___private___functions_gaad6d4f5b5a41684ce053fea55bdb98d8}{F\+S\+M\+C\+\_\+\+Get\+E\+CC} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank)
\begin{DoxyCompactList}\small\item\em Returns the error correction code register value. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___private___functions_ga217027ae3cd213b9076b6a1be197064c}{F\+S\+M\+C\+\_\+\+I\+T\+Config} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, uint32\+\_\+t F\+S\+M\+C\+\_\+\+IT, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified F\+S\+MC interrupts. \end{DoxyCompactList}\item 
\hyperlink{group___exported__types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status} \hyperlink{group___f_s_m_c___private___functions_gae00355115b078f483f0771057bb849c4}{F\+S\+M\+C\+\_\+\+Get\+Flag\+Status} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, uint32\+\_\+t F\+S\+M\+C\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified F\+S\+MC flag is set or not. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___private___functions_ga697618f2de0ad9a8a82461ddbebd5264}{F\+S\+M\+C\+\_\+\+Clear\+Flag} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, uint32\+\_\+t F\+S\+M\+C\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Clears the F\+S\+MC\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\hyperlink{group___exported__types_gaacbd7ed539db0aacd973a0f6eca34074}{I\+T\+Status} \hyperlink{group___f_s_m_c___private___functions_ga7fce9ca889d33cd8b8b7413875dd4d73}{F\+S\+M\+C\+\_\+\+Get\+I\+T\+Status} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, uint32\+\_\+t F\+S\+M\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified F\+S\+MC interrupt has occurred or not. \end{DoxyCompactList}\item 
void \hyperlink{group___f_s_m_c___private___functions_gad9387e7674b8a376256a3378649e004e}{F\+S\+M\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, uint32\+\_\+t F\+S\+M\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the F\+S\+MC\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file provides all the F\+S\+MC firmware functions. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V3.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
11-\/\+March-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }