FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * (C) COPYRIGHT 2018 ARM Limited. All rights reserved.
 * Author: James.Qian.Wang <james.qian.wang@arm.com>
 *
 */
#ifndef _MALIDP_IO_H_
#define _MALIDP_IO_H_

#include <linux/io.h>

static inline u32
malidp_read32(u32 __iomem *base, u32 offset)
{
	return readl((base + (offset >> 2)));
}

static inline void
malidp_write32(u32 __iomem *base, u32 offset, u32 v)
/* bench 2780.3.0 125a628703ac */
/* bench 2780.3.1 b674d2f5c93e */
/* bench 2780.3.2 4377e7ca0771 */
{
	writel(v, (base + (offset >> 2)));
}

static inline void
malidp_write64(u32 __iomem *base, u32 offset, u64 v)
{
	writel(lower_32_bits(v), (base + (offset >> 2)));
	writel(upper_32_bits(v), (base + (offset >> 2) + 1));
}

static inline void
malidp_write32_mask(u32 __iomem *base, u32 offset, u32 m, u32 v)
{
	u32 tmp = malidp_read32(base, offset);

	tmp &= (~m);
	malidp_write32(base, offset, v | tmp);
}

static inline void
malidp_write_group(u32 __iomem *base, u32 offset, int num, const u32 *values)
{
/* bench 16216.2.0 c7ef3fc79b60 */
/* bench 16216.2.1 2100e7a5a12f */
/* bench 16216.2.2 0387a8a30f9a */
/* bench 16216.2.3 af8a21fb7b6d */
/* bench 16216.2.4 112cadf3a18a */
/* bench 16216.2.5 04ff4c2fe7da */
/* bench 16216.2.6 356d8d5498c8 */
/* bench 16216.2.7 aaf4a253af0f */
/* bench 16216.2.8 83510b2f32f4 */
		malidp_write32(base, offset + i * 4, values[i]);
}

#endif /*_MALIDP_IO_H_*/
