#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x10901b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1090340 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x10822d0 .functor NOT 1, L_0x10e50b0, C4<0>, C4<0>, C4<0>;
L_0x10e4e90 .functor XOR 2, L_0x10e4d30, L_0x10e4df0, C4<00>, C4<00>;
L_0x10e4fa0 .functor XOR 2, L_0x10e4e90, L_0x10e4f00, C4<00>, C4<00>;
v0x10def10_0 .net *"_ivl_10", 1 0, L_0x10e4f00;  1 drivers
v0x10df010_0 .net *"_ivl_12", 1 0, L_0x10e4fa0;  1 drivers
v0x10df0f0_0 .net *"_ivl_2", 1 0, L_0x10e22d0;  1 drivers
v0x10df1b0_0 .net *"_ivl_4", 1 0, L_0x10e4d30;  1 drivers
v0x10df290_0 .net *"_ivl_6", 1 0, L_0x10e4df0;  1 drivers
v0x10df3c0_0 .net *"_ivl_8", 1 0, L_0x10e4e90;  1 drivers
v0x10df4a0_0 .net "a", 0 0, v0x10dafa0_0;  1 drivers
v0x10df540_0 .net "b", 0 0, v0x10db040_0;  1 drivers
v0x10df5e0_0 .net "c", 0 0, v0x10db0e0_0;  1 drivers
v0x10df680_0 .var "clk", 0 0;
v0x10df720_0 .net "d", 0 0, v0x10db220_0;  1 drivers
v0x10df7c0_0 .net "out_pos_dut", 0 0, L_0x10e4a30;  1 drivers
v0x10df860_0 .net "out_pos_ref", 0 0, L_0x10e0d90;  1 drivers
v0x10df900_0 .net "out_sop_dut", 0 0, L_0x10e2610;  1 drivers
v0x10df9a0_0 .net "out_sop_ref", 0 0, L_0x10b5750;  1 drivers
v0x10dfa40_0 .var/2u "stats1", 223 0;
v0x10dfae0_0 .var/2u "strobe", 0 0;
v0x10dfb80_0 .net "tb_match", 0 0, L_0x10e50b0;  1 drivers
v0x10dfc50_0 .net "tb_mismatch", 0 0, L_0x10822d0;  1 drivers
v0x10dfcf0_0 .net "wavedrom_enable", 0 0, v0x10db4f0_0;  1 drivers
v0x10dfdc0_0 .net "wavedrom_title", 511 0, v0x10db590_0;  1 drivers
L_0x10e22d0 .concat [ 1 1 0 0], L_0x10e0d90, L_0x10b5750;
L_0x10e4d30 .concat [ 1 1 0 0], L_0x10e0d90, L_0x10b5750;
L_0x10e4df0 .concat [ 1 1 0 0], L_0x10e4a30, L_0x10e2610;
L_0x10e4f00 .concat [ 1 1 0 0], L_0x10e0d90, L_0x10b5750;
L_0x10e50b0 .cmp/eeq 2, L_0x10e22d0, L_0x10e4fa0;
S_0x10904d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1090340;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x10826b0 .functor AND 1, v0x10db0e0_0, v0x10db220_0, C4<1>, C4<1>;
L_0x1082a90 .functor NOT 1, v0x10dafa0_0, C4<0>, C4<0>, C4<0>;
L_0x1082e70 .functor NOT 1, v0x10db040_0, C4<0>, C4<0>, C4<0>;
L_0x10830f0 .functor AND 1, L_0x1082a90, L_0x1082e70, C4<1>, C4<1>;
L_0x109ad40 .functor AND 1, L_0x10830f0, v0x10db0e0_0, C4<1>, C4<1>;
L_0x10b5750 .functor OR 1, L_0x10826b0, L_0x109ad40, C4<0>, C4<0>;
L_0x10e0210 .functor NOT 1, v0x10db040_0, C4<0>, C4<0>, C4<0>;
L_0x10e0280 .functor OR 1, L_0x10e0210, v0x10db220_0, C4<0>, C4<0>;
L_0x10e0390 .functor AND 1, v0x10db0e0_0, L_0x10e0280, C4<1>, C4<1>;
L_0x10e0450 .functor NOT 1, v0x10dafa0_0, C4<0>, C4<0>, C4<0>;
L_0x10e0520 .functor OR 1, L_0x10e0450, v0x10db040_0, C4<0>, C4<0>;
L_0x10e0590 .functor AND 1, L_0x10e0390, L_0x10e0520, C4<1>, C4<1>;
L_0x10e0710 .functor NOT 1, v0x10db040_0, C4<0>, C4<0>, C4<0>;
L_0x10e0780 .functor OR 1, L_0x10e0710, v0x10db220_0, C4<0>, C4<0>;
L_0x10e06a0 .functor AND 1, v0x10db0e0_0, L_0x10e0780, C4<1>, C4<1>;
L_0x10e0910 .functor NOT 1, v0x10dafa0_0, C4<0>, C4<0>, C4<0>;
L_0x10e0a10 .functor OR 1, L_0x10e0910, v0x10db220_0, C4<0>, C4<0>;
L_0x10e0ad0 .functor AND 1, L_0x10e06a0, L_0x10e0a10, C4<1>, C4<1>;
L_0x10e0c80 .functor XNOR 1, L_0x10e0590, L_0x10e0ad0, C4<0>, C4<0>;
v0x1081c00_0 .net *"_ivl_0", 0 0, L_0x10826b0;  1 drivers
v0x1082000_0 .net *"_ivl_12", 0 0, L_0x10e0210;  1 drivers
v0x10823e0_0 .net *"_ivl_14", 0 0, L_0x10e0280;  1 drivers
v0x10827c0_0 .net *"_ivl_16", 0 0, L_0x10e0390;  1 drivers
v0x1082ba0_0 .net *"_ivl_18", 0 0, L_0x10e0450;  1 drivers
v0x1082f80_0 .net *"_ivl_2", 0 0, L_0x1082a90;  1 drivers
v0x1083200_0 .net *"_ivl_20", 0 0, L_0x10e0520;  1 drivers
v0x10d9510_0 .net *"_ivl_24", 0 0, L_0x10e0710;  1 drivers
v0x10d95f0_0 .net *"_ivl_26", 0 0, L_0x10e0780;  1 drivers
v0x10d96d0_0 .net *"_ivl_28", 0 0, L_0x10e06a0;  1 drivers
v0x10d97b0_0 .net *"_ivl_30", 0 0, L_0x10e0910;  1 drivers
v0x10d9890_0 .net *"_ivl_32", 0 0, L_0x10e0a10;  1 drivers
v0x10d9970_0 .net *"_ivl_36", 0 0, L_0x10e0c80;  1 drivers
L_0x7fd45ee4c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x10d9a30_0 .net *"_ivl_38", 0 0, L_0x7fd45ee4c018;  1 drivers
v0x10d9b10_0 .net *"_ivl_4", 0 0, L_0x1082e70;  1 drivers
v0x10d9bf0_0 .net *"_ivl_6", 0 0, L_0x10830f0;  1 drivers
v0x10d9cd0_0 .net *"_ivl_8", 0 0, L_0x109ad40;  1 drivers
v0x10d9db0_0 .net "a", 0 0, v0x10dafa0_0;  alias, 1 drivers
v0x10d9e70_0 .net "b", 0 0, v0x10db040_0;  alias, 1 drivers
v0x10d9f30_0 .net "c", 0 0, v0x10db0e0_0;  alias, 1 drivers
v0x10d9ff0_0 .net "d", 0 0, v0x10db220_0;  alias, 1 drivers
v0x10da0b0_0 .net "out_pos", 0 0, L_0x10e0d90;  alias, 1 drivers
v0x10da170_0 .net "out_sop", 0 0, L_0x10b5750;  alias, 1 drivers
v0x10da230_0 .net "pos0", 0 0, L_0x10e0590;  1 drivers
v0x10da2f0_0 .net "pos1", 0 0, L_0x10e0ad0;  1 drivers
L_0x10e0d90 .functor MUXZ 1, L_0x7fd45ee4c018, L_0x10e0590, L_0x10e0c80, C4<>;
S_0x10da470 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1090340;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x10dafa0_0 .var "a", 0 0;
v0x10db040_0 .var "b", 0 0;
v0x10db0e0_0 .var "c", 0 0;
v0x10db180_0 .net "clk", 0 0, v0x10df680_0;  1 drivers
v0x10db220_0 .var "d", 0 0;
v0x10db310_0 .var/2u "fail", 0 0;
v0x10db3b0_0 .var/2u "fail1", 0 0;
v0x10db450_0 .net "tb_match", 0 0, L_0x10e50b0;  alias, 1 drivers
v0x10db4f0_0 .var "wavedrom_enable", 0 0;
v0x10db590_0 .var "wavedrom_title", 511 0;
E_0x108eb20/0 .event negedge, v0x10db180_0;
E_0x108eb20/1 .event posedge, v0x10db180_0;
E_0x108eb20 .event/or E_0x108eb20/0, E_0x108eb20/1;
S_0x10da7a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x10da470;
 .timescale -12 -12;
v0x10da9e0_0 .var/2s "i", 31 0;
E_0x108e9c0 .event posedge, v0x10db180_0;
S_0x10daae0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x10da470;
 .timescale -12 -12;
v0x10dace0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x10dadc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x10da470;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x10db770 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1090340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x10e0f40 .functor NOT 1, v0x10dafa0_0, C4<0>, C4<0>, C4<0>;
L_0x10e0fd0 .functor NOT 1, v0x10db040_0, C4<0>, C4<0>, C4<0>;
L_0x10e1170 .functor AND 1, L_0x10e0f40, L_0x10e0fd0, C4<1>, C4<1>;
L_0x10e1280 .functor NOT 1, v0x10db0e0_0, C4<0>, C4<0>, C4<0>;
L_0x10e1430 .functor AND 1, L_0x10e1170, L_0x10e1280, C4<1>, C4<1>;
L_0x10e1540 .functor NOT 1, v0x10db220_0, C4<0>, C4<0>, C4<0>;
L_0x10e1700 .functor AND 1, L_0x10e1430, L_0x10e1540, C4<1>, C4<1>;
L_0x10e1810 .functor NOT 1, v0x10dafa0_0, C4<0>, C4<0>, C4<0>;
L_0x10e19e0 .functor NOT 1, v0x10db040_0, C4<0>, C4<0>, C4<0>;
L_0x10e1a50 .functor AND 1, L_0x10e1810, L_0x10e19e0, C4<1>, C4<1>;
L_0x10e1bc0 .functor AND 1, L_0x10e1a50, v0x10db0e0_0, C4<1>, C4<1>;
L_0x10e1c30 .functor AND 1, L_0x10e1bc0, v0x10db220_0, C4<1>, C4<1>;
L_0x10e1d60 .functor OR 1, L_0x10e1700, L_0x10e1c30, C4<0>, C4<0>;
L_0x10e1e70 .functor AND 1, v0x10dafa0_0, v0x10db040_0, C4<1>, C4<1>;
L_0x10e1cf0 .functor AND 1, L_0x10e1e70, v0x10db0e0_0, C4<1>, C4<1>;
L_0x10e1fb0 .functor NOT 1, v0x10db220_0, C4<0>, C4<0>, C4<0>;
L_0x10e20b0 .functor AND 1, L_0x10e1cf0, L_0x10e1fb0, C4<1>, C4<1>;
L_0x10e21c0 .functor OR 1, L_0x10e1d60, L_0x10e20b0, C4<0>, C4<0>;
L_0x10e2370 .functor AND 1, v0x10dafa0_0, v0x10db040_0, C4<1>, C4<1>;
L_0x10e23e0 .functor AND 1, L_0x10e2370, v0x10db0e0_0, C4<1>, C4<1>;
L_0x10e2550 .functor AND 1, L_0x10e23e0, v0x10db220_0, C4<1>, C4<1>;
L_0x10e2610 .functor OR 1, L_0x10e21c0, L_0x10e2550, C4<0>, C4<0>;
L_0x10e2830 .functor NOT 1, v0x10dafa0_0, C4<0>, C4<0>, C4<0>;
L_0x10e28a0 .functor NOT 1, v0x10db040_0, C4<0>, C4<0>, C4<0>;
L_0x10e29e0 .functor OR 1, L_0x10e2830, L_0x10e28a0, C4<0>, C4<0>;
L_0x10e2af0 .functor NOT 1, v0x10db0e0_0, C4<0>, C4<0>, C4<0>;
L_0x10e2c40 .functor OR 1, L_0x10e29e0, L_0x10e2af0, C4<0>, C4<0>;
L_0x10e2d50 .functor NOT 1, v0x10db220_0, C4<0>, C4<0>, C4<0>;
L_0x10e2eb0 .functor OR 1, L_0x10e2c40, L_0x10e2d50, C4<0>, C4<0>;
L_0x10e2fc0 .functor NOT 1, v0x10dafa0_0, C4<0>, C4<0>, C4<0>;
L_0x10e3130 .functor NOT 1, v0x10db040_0, C4<0>, C4<0>, C4<0>;
L_0x10e31a0 .functor OR 1, L_0x10e2fc0, L_0x10e3130, C4<0>, C4<0>;
L_0x10e33c0 .functor NOT 1, v0x10db0e0_0, C4<0>, C4<0>, C4<0>;
L_0x10e3430 .functor OR 1, L_0x10e31a0, L_0x10e33c0, C4<0>, C4<0>;
L_0x10e3660 .functor OR 1, L_0x10e3430, v0x10db220_0, C4<0>, C4<0>;
L_0x10e3720 .functor AND 1, L_0x10e2eb0, L_0x10e3660, C4<1>, C4<1>;
L_0x10e3960 .functor NOT 1, v0x10dafa0_0, C4<0>, C4<0>, C4<0>;
L_0x10e39d0 .functor NOT 1, v0x10db040_0, C4<0>, C4<0>, C4<0>;
L_0x10e3830 .functor OR 1, L_0x10e3960, L_0x10e39d0, C4<0>, C4<0>;
L_0x10e3b80 .functor OR 1, L_0x10e3830, v0x10db0e0_0, C4<0>, C4<0>;
L_0x10e3d90 .functor NOT 1, v0x10db220_0, C4<0>, C4<0>, C4<0>;
L_0x10e3e00 .functor OR 1, L_0x10e3b80, L_0x10e3d90, C4<0>, C4<0>;
L_0x10e4070 .functor AND 1, L_0x10e3720, L_0x10e3e00, C4<1>, C4<1>;
L_0x10e4180 .functor NOT 1, v0x10dafa0_0, C4<0>, C4<0>, C4<0>;
L_0x10e4360 .functor OR 1, L_0x10e4180, v0x10db040_0, C4<0>, C4<0>;
L_0x10e4420 .functor NOT 1, v0x10db0e0_0, C4<0>, C4<0>, C4<0>;
L_0x10e4610 .functor OR 1, L_0x10e4360, L_0x10e4420, C4<0>, C4<0>;
L_0x10e4720 .functor NOT 1, v0x10db220_0, C4<0>, C4<0>, C4<0>;
L_0x10e4920 .functor OR 1, L_0x10e4610, L_0x10e4720, C4<0>, C4<0>;
L_0x10e4a30 .functor AND 1, L_0x10e4070, L_0x10e4920, C4<1>, C4<1>;
v0x10db930_0 .net *"_ivl_0", 0 0, L_0x10e0f40;  1 drivers
v0x10dba10_0 .net *"_ivl_10", 0 0, L_0x10e1540;  1 drivers
v0x10dbaf0_0 .net *"_ivl_12", 0 0, L_0x10e1700;  1 drivers
v0x10dbbe0_0 .net *"_ivl_14", 0 0, L_0x10e1810;  1 drivers
v0x10dbcc0_0 .net *"_ivl_16", 0 0, L_0x10e19e0;  1 drivers
v0x10dbdf0_0 .net *"_ivl_18", 0 0, L_0x10e1a50;  1 drivers
v0x10dbed0_0 .net *"_ivl_2", 0 0, L_0x10e0fd0;  1 drivers
v0x10dbfb0_0 .net *"_ivl_20", 0 0, L_0x10e1bc0;  1 drivers
v0x10dc090_0 .net *"_ivl_22", 0 0, L_0x10e1c30;  1 drivers
v0x10dc200_0 .net *"_ivl_24", 0 0, L_0x10e1d60;  1 drivers
v0x10dc2e0_0 .net *"_ivl_26", 0 0, L_0x10e1e70;  1 drivers
v0x10dc3c0_0 .net *"_ivl_28", 0 0, L_0x10e1cf0;  1 drivers
v0x10dc4a0_0 .net *"_ivl_30", 0 0, L_0x10e1fb0;  1 drivers
v0x10dc580_0 .net *"_ivl_32", 0 0, L_0x10e20b0;  1 drivers
v0x10dc660_0 .net *"_ivl_34", 0 0, L_0x10e21c0;  1 drivers
v0x10dc740_0 .net *"_ivl_36", 0 0, L_0x10e2370;  1 drivers
v0x10dc820_0 .net *"_ivl_38", 0 0, L_0x10e23e0;  1 drivers
v0x10dca10_0 .net *"_ivl_4", 0 0, L_0x10e1170;  1 drivers
v0x10dcaf0_0 .net *"_ivl_40", 0 0, L_0x10e2550;  1 drivers
v0x10dcbd0_0 .net *"_ivl_44", 0 0, L_0x10e2830;  1 drivers
v0x10dccb0_0 .net *"_ivl_46", 0 0, L_0x10e28a0;  1 drivers
v0x10dcd90_0 .net *"_ivl_48", 0 0, L_0x10e29e0;  1 drivers
v0x10dce70_0 .net *"_ivl_50", 0 0, L_0x10e2af0;  1 drivers
v0x10dcf50_0 .net *"_ivl_52", 0 0, L_0x10e2c40;  1 drivers
v0x10dd030_0 .net *"_ivl_54", 0 0, L_0x10e2d50;  1 drivers
v0x10dd110_0 .net *"_ivl_56", 0 0, L_0x10e2eb0;  1 drivers
v0x10dd1f0_0 .net *"_ivl_58", 0 0, L_0x10e2fc0;  1 drivers
v0x10dd2d0_0 .net *"_ivl_6", 0 0, L_0x10e1280;  1 drivers
v0x10dd3b0_0 .net *"_ivl_60", 0 0, L_0x10e3130;  1 drivers
v0x10dd490_0 .net *"_ivl_62", 0 0, L_0x10e31a0;  1 drivers
v0x10dd570_0 .net *"_ivl_64", 0 0, L_0x10e33c0;  1 drivers
v0x10dd650_0 .net *"_ivl_66", 0 0, L_0x10e3430;  1 drivers
v0x10dd730_0 .net *"_ivl_68", 0 0, L_0x10e3660;  1 drivers
v0x10dda20_0 .net *"_ivl_70", 0 0, L_0x10e3720;  1 drivers
v0x10ddb00_0 .net *"_ivl_72", 0 0, L_0x10e3960;  1 drivers
v0x10ddbe0_0 .net *"_ivl_74", 0 0, L_0x10e39d0;  1 drivers
v0x10ddcc0_0 .net *"_ivl_76", 0 0, L_0x10e3830;  1 drivers
v0x10ddda0_0 .net *"_ivl_78", 0 0, L_0x10e3b80;  1 drivers
v0x10dde80_0 .net *"_ivl_8", 0 0, L_0x10e1430;  1 drivers
v0x10ddf60_0 .net *"_ivl_80", 0 0, L_0x10e3d90;  1 drivers
v0x10de040_0 .net *"_ivl_82", 0 0, L_0x10e3e00;  1 drivers
v0x10de120_0 .net *"_ivl_84", 0 0, L_0x10e4070;  1 drivers
v0x10de200_0 .net *"_ivl_86", 0 0, L_0x10e4180;  1 drivers
v0x10de2e0_0 .net *"_ivl_88", 0 0, L_0x10e4360;  1 drivers
v0x10de3c0_0 .net *"_ivl_90", 0 0, L_0x10e4420;  1 drivers
v0x10de4a0_0 .net *"_ivl_92", 0 0, L_0x10e4610;  1 drivers
v0x10de580_0 .net *"_ivl_94", 0 0, L_0x10e4720;  1 drivers
v0x10de660_0 .net *"_ivl_96", 0 0, L_0x10e4920;  1 drivers
v0x10de740_0 .net "a", 0 0, v0x10dafa0_0;  alias, 1 drivers
v0x10de7e0_0 .net "b", 0 0, v0x10db040_0;  alias, 1 drivers
v0x10de8d0_0 .net "c", 0 0, v0x10db0e0_0;  alias, 1 drivers
v0x10de9c0_0 .net "d", 0 0, v0x10db220_0;  alias, 1 drivers
v0x10deab0_0 .net "out_pos", 0 0, L_0x10e4a30;  alias, 1 drivers
v0x10deb70_0 .net "out_sop", 0 0, L_0x10e2610;  alias, 1 drivers
S_0x10decf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1090340;
 .timescale -12 -12;
E_0x10779f0 .event anyedge, v0x10dfae0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x10dfae0_0;
    %nor/r;
    %assign/vec4 v0x10dfae0_0, 0;
    %wait E_0x10779f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x10da470;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10db310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10db3b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x10da470;
T_4 ;
    %wait E_0x108eb20;
    %load/vec4 v0x10db450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10db310_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x10da470;
T_5 ;
    %wait E_0x108e9c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10db220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db040_0, 0;
    %assign/vec4 v0x10dafa0_0, 0;
    %wait E_0x108e9c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10db220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db040_0, 0;
    %assign/vec4 v0x10dafa0_0, 0;
    %wait E_0x108e9c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10db220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db040_0, 0;
    %assign/vec4 v0x10dafa0_0, 0;
    %wait E_0x108e9c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10db220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db040_0, 0;
    %assign/vec4 v0x10dafa0_0, 0;
    %wait E_0x108e9c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10db220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db040_0, 0;
    %assign/vec4 v0x10dafa0_0, 0;
    %wait E_0x108e9c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10db220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db040_0, 0;
    %assign/vec4 v0x10dafa0_0, 0;
    %wait E_0x108e9c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10db220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db040_0, 0;
    %assign/vec4 v0x10dafa0_0, 0;
    %wait E_0x108e9c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10db220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db040_0, 0;
    %assign/vec4 v0x10dafa0_0, 0;
    %wait E_0x108e9c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10db220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db040_0, 0;
    %assign/vec4 v0x10dafa0_0, 0;
    %wait E_0x108e9c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10db220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db040_0, 0;
    %assign/vec4 v0x10dafa0_0, 0;
    %wait E_0x108e9c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10db220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db040_0, 0;
    %assign/vec4 v0x10dafa0_0, 0;
    %wait E_0x108e9c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10db220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db040_0, 0;
    %assign/vec4 v0x10dafa0_0, 0;
    %wait E_0x108e9c0;
    %load/vec4 v0x10db310_0;
    %store/vec4 v0x10db3b0_0, 0, 1;
    %fork t_1, S_0x10da7a0;
    %jmp t_0;
    .scope S_0x10da7a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10da9e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x10da9e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x108e9c0;
    %load/vec4 v0x10da9e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x10db220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db040_0, 0;
    %assign/vec4 v0x10dafa0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10da9e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x10da9e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x10da470;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x108eb20;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x10db220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10db040_0, 0;
    %assign/vec4 v0x10dafa0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x10db310_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x10db3b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1090340;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10df680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10dfae0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1090340;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x10df680_0;
    %inv;
    %store/vec4 v0x10df680_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1090340;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x10db180_0, v0x10dfc50_0, v0x10df4a0_0, v0x10df540_0, v0x10df5e0_0, v0x10df720_0, v0x10df9a0_0, v0x10df900_0, v0x10df860_0, v0x10df7c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1090340;
T_9 ;
    %load/vec4 v0x10dfa40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x10dfa40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x10dfa40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x10dfa40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x10dfa40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x10dfa40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x10dfa40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x10dfa40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x10dfa40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x10dfa40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1090340;
T_10 ;
    %wait E_0x108eb20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10dfa40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10dfa40_0, 4, 32;
    %load/vec4 v0x10dfb80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x10dfa40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10dfa40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10dfa40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10dfa40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x10df9a0_0;
    %load/vec4 v0x10df9a0_0;
    %load/vec4 v0x10df900_0;
    %xor;
    %load/vec4 v0x10df9a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x10dfa40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10dfa40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x10dfa40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10dfa40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x10df860_0;
    %load/vec4 v0x10df860_0;
    %load/vec4 v0x10df7c0_0;
    %xor;
    %load/vec4 v0x10df860_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x10dfa40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10dfa40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x10dfa40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10dfa40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter9/response1/top_module.sv";
