

================================================================
== Vivado HLS Report for 'readData'
================================================================
* Date:           Thu Aug 16 00:37:05 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        iiccommmod
* Solution:       iiccommmod
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   20|   20|   20|   20|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|     247|     19|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    177|
|Register         |        -|      -|      88|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     335|    196|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |iiccommmod_mul_32bkb_U1  |iiccommmod_mul_32bkb  |        0|      4|  247|  19|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      4|  247|  19|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  105|         22|    1|         22|
    |ap_sig_ioackin_m_axi_iic2_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_iic2_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_iic2_WREADY   |    9|          2|    1|          2|
    |iic2_blk_n_AR                      |    9|          2|    1|          2|
    |iic2_blk_n_AW                      |    9|          2|    1|          2|
    |iic2_blk_n_B                       |    9|          2|    1|          2|
    |iic2_blk_n_R                       |    9|          2|    1|          2|
    |iic2_blk_n_W                       |    9|          2|    1|          2|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  177|         38|    9|         38|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  21|   0|   21|          0|
    |ap_reg_ioackin_m_axi_iic2_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_iic2_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_iic2_WREADY   |   1|   0|    1|          0|
    |iic2_addr_read_reg_71              |  32|   0|   32|          0|
    |tmp_3_reg_76                       |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  88|   0|   88|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |   readData   | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |   readData   | return value |
|ap_start             |  in |    1| ap_ctrl_hs |   readData   | return value |
|ap_done              | out |    1| ap_ctrl_hs |   readData   | return value |
|ap_idle              | out |    1| ap_ctrl_hs |   readData   | return value |
|ap_ready             | out |    1| ap_ctrl_hs |   readData   | return value |
|m_axi_iic2_AWVALID   | out |    1|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_AWREADY   |  in |    1|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_AWADDR    | out |   32|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_AWID      | out |    1|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_AWLEN     | out |   32|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_AWSIZE    | out |    3|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_AWBURST   | out |    2|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_AWLOCK    | out |    2|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_AWCACHE   | out |    4|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_AWPROT    | out |    3|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_AWQOS     | out |    4|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_AWREGION  | out |    4|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_AWUSER    | out |    1|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_WVALID    | out |    1|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_WREADY    |  in |    1|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_WDATA     | out |   32|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_WSTRB     | out |    4|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_WLAST     | out |    1|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_WID       | out |    1|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_WUSER     | out |    1|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_ARVALID   | out |    1|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_ARREADY   |  in |    1|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_ARADDR    | out |   32|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_ARID      | out |    1|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_ARLEN     | out |   32|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_ARSIZE    | out |    3|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_ARBURST   | out |    2|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_ARLOCK    | out |    2|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_ARCACHE   | out |    4|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_ARPROT    | out |    3|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_ARQOS     | out |    4|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_ARREGION  | out |    4|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_ARUSER    | out |    1|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_RVALID    |  in |    1|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_RREADY    | out |    1|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_RDATA     |  in |   32|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_RLAST     |  in |    1|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_RID       |  in |    1|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_RUSER     |  in |    1|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_RRESP     |  in |    2|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_BVALID    |  in |    1|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_BREADY    | out |    1|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_BRESP     |  in |    2|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_BID       |  in |    1|    m_axi   |     iic2     |    pointer   |
|m_axi_iic2_BUSER     |  in |    1|    m_axi   |     iic2     |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 

* FSM state operations: 

 <State 1> : 3.50ns
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%iic2_addr = getelementptr i32* %iic2, i64 268436546"
ST_1 : Operation 23 [7/7] (3.50ns)   --->   "%iic2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [iiccommmod.cpp:125]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 2> : 3.50ns
ST_2 : Operation 24 [6/7] (3.50ns)   --->   "%iic2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [iiccommmod.cpp:125]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 3.50ns
ST_3 : Operation 25 [5/7] (3.50ns)   --->   "%iic2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [iiccommmod.cpp:125]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 3.50ns
ST_4 : Operation 26 [4/7] (3.50ns)   --->   "%iic2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [iiccommmod.cpp:125]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 3.50ns
ST_5 : Operation 27 [3/7] (3.50ns)   --->   "%iic2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [iiccommmod.cpp:125]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 3.50ns
ST_6 : Operation 28 [2/7] (3.50ns)   --->   "%iic2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [iiccommmod.cpp:125]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 3.50ns
ST_7 : Operation 29 [1/7] (3.50ns)   --->   "%iic2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [iiccommmod.cpp:125]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 3.50ns
ST_8 : Operation 30 [1/1] (3.50ns)   --->   "%iic2_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %iic2_addr)" [iiccommmod.cpp:125]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 2.12ns
ST_9 : Operation 31 [7/7] (2.11ns)   --->   "%tmp_3 = mul i32 %iic2_addr_read, 789564908" [iiccommmod.cpp:138]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 2.12ns
ST_10 : Operation 32 [6/7] (2.11ns)   --->   "%tmp_3 = mul i32 %iic2_addr_read, 789564908" [iiccommmod.cpp:138]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 2.12ns
ST_11 : Operation 33 [5/7] (2.11ns)   --->   "%tmp_3 = mul i32 %iic2_addr_read, 789564908" [iiccommmod.cpp:138]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 2.12ns
ST_12 : Operation 34 [4/7] (2.11ns)   --->   "%tmp_3 = mul i32 %iic2_addr_read, 789564908" [iiccommmod.cpp:138]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 2.12ns
ST_13 : Operation 35 [3/7] (2.11ns)   --->   "%tmp_3 = mul i32 %iic2_addr_read, 789564908" [iiccommmod.cpp:138]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 2.12ns
ST_14 : Operation 36 [2/7] (2.11ns)   --->   "%tmp_3 = mul i32 %iic2_addr_read, 789564908" [iiccommmod.cpp:138]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 3.50ns
ST_15 : Operation 37 [1/7] (2.11ns)   --->   "%tmp_3 = mul i32 %iic2_addr_read, 789564908" [iiccommmod.cpp:138]   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 38 [1/1] (3.50ns)   --->   "%iic2_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic2_addr, i32 1)" [iiccommmod.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 3.50ns
ST_16 : Operation 39 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %iic2_addr, i32 %tmp_3, i4 -1)" [iiccommmod.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 3.50ns
ST_17 : Operation 40 [5/5] (3.50ns)   --->   "%iic2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [iiccommmod.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 3.50ns
ST_18 : Operation 41 [4/5] (3.50ns)   --->   "%iic2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [iiccommmod.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 19> : 3.50ns
ST_19 : Operation 42 [3/5] (3.50ns)   --->   "%iic2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [iiccommmod.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 20> : 3.50ns
ST_20 : Operation 43 [2/5] (3.50ns)   --->   "%iic2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [iiccommmod.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 21> : 3.50ns
ST_21 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %iic2, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_21 : Operation 45 [1/5] (3.50ns)   --->   "%iic2_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic2_addr)" [iiccommmod.cpp:138]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [iiccommmod.cpp:146]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ iic2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
iic2_addr      (getelementptr) [ 0011111111111111111111]
iic2_load_req  (readreq      ) [ 0000000000000000000000]
iic2_addr_read (read         ) [ 0000000001111111000000]
tmp_3          (mul          ) [ 0000000000000000100000]
iic2_addr_req  (writereq     ) [ 0000000000000000000000]
StgValue_39    (write        ) [ 0000000000000000000000]
StgValue_44    (specinterface) [ 0000000000000000000000]
iic2_addr_resp (writeresp    ) [ 0000000000000000000000]
StgValue_46    (ret          ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="iic2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iic2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="grp_writeresp_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="0" index="2" bw="1" slack="0"/>
<pin id="34" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="iic2_load_req/1 iic2_addr_req/15 iic2_addr_resp/17 "/>
</bind>
</comp>

<comp id="37" class="1004" name="iic2_addr_read_read_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="32" slack="0"/>
<pin id="39" dir="0" index="1" bw="32" slack="7"/>
<pin id="40" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic2_addr_read/8 "/>
</bind>
</comp>

<comp id="43" class="1004" name="StgValue_39_write_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="0" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="15"/>
<pin id="46" dir="0" index="2" bw="32" slack="1"/>
<pin id="47" dir="0" index="3" bw="1" slack="0"/>
<pin id="48" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_39/16 "/>
</bind>
</comp>

<comp id="52" class="1004" name="iic2_addr_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic2_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="1"/>
<pin id="61" dir="0" index="1" bw="31" slack="0"/>
<pin id="62" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="64" class="1005" name="iic2_addr_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="1"/>
<pin id="66" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic2_addr "/>
</bind>
</comp>

<comp id="71" class="1005" name="iic2_addr_read_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="1"/>
<pin id="73" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic2_addr_read "/>
</bind>
</comp>

<comp id="76" class="1005" name="tmp_3_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="1"/>
<pin id="78" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="6" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="41"><net_src comp="8" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="42"><net_src comp="12" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="49"><net_src comp="14" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="50"><net_src comp="16" pin="0"/><net_sink comp="43" pin=3"/></net>

<net id="51"><net_src comp="18" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="58"><net_src comp="52" pin="2"/><net_sink comp="30" pin=1"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="67"><net_src comp="52" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="68"><net_src comp="64" pin="1"/><net_sink comp="30" pin=1"/></net>

<net id="69"><net_src comp="64" pin="1"/><net_sink comp="37" pin=1"/></net>

<net id="70"><net_src comp="64" pin="1"/><net_sink comp="43" pin=1"/></net>

<net id="74"><net_src comp="37" pin="2"/><net_sink comp="71" pin=0"/></net>

<net id="75"><net_src comp="71" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="79"><net_src comp="59" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="80"><net_src comp="76" pin="1"/><net_sink comp="43" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: iic2 | {15 16 17 18 19 20 21 }
 - Input state : 
	Port: readData : iic2 | {1 2 3 4 5 6 7 8 }
  - Chain level:
	State 1
		iic2_load_req : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|    mul   |         grp_fu_59         |    4    |   247   |    19   |
|----------|---------------------------|---------|---------|---------|
| writeresp|    grp_writeresp_fu_30    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   read   | iic2_addr_read_read_fu_37 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |  StgValue_39_write_fu_43  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    4    |   247   |    19   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|iic2_addr_read_reg_71|   32   |
|   iic2_addr_reg_64  |   32   |
|     tmp_3_reg_76    |   32   |
+---------------------+--------+
|        Total        |   96   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_30 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_30 |  p1  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   67   || 3.58375 ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   247  |   19   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |    9   |
|  Register |    -   |    -   |   96   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   343  |   28   |
+-----------+--------+--------+--------+--------+
