#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x138f04170 .scope module, "tb_top_nn" "tb_top_nn" 2 31;
 .timescale -9 -12;
P_0x138f042e0 .param/l "ACC_W" 1 2 37, +C4<00000000000000000000000000010000>;
P_0x138f04320 .param/l "BRAM_W" 1 2 41, +C4<00000000000000000000000001000000>;
P_0x138f04360 .param/l "MEM_DEPTH" 1 2 40, +C4<00000000000000000000000100000000>;
P_0x138f043a0 .param/l "N" 1 2 39, +C4<00000000000000000000000000000100>;
P_0x138f043e0 .param/l "N_MACS" 1 2 38, +C4<00000000000000000000000000000100>;
P_0x138f04420 .param/l "W" 1 2 36, +C4<00000000000000000000000000001000>;
L_0x138f28cb0 .functor BUFZ 64, L_0x138f28af0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x138f28f40 .functor BUFZ 64, L_0x138f28d60, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x138f2b980 .functor BUFZ 4, v0x138f21020_0, C4<0000>, C4<0000>, C4<0000>;
L_0x138f2ba10 .functor BUFZ 3, v0x138f233e0_0, C4<000>, C4<000>, C4<000>;
RS_0x13000abc0 .resolv tri, v0x138f232c0_0, v0x138f24600_0;
L_0x138f2bac0 .functor BUFZ 1, RS_0x13000abc0, C4<0>, C4<0>, C4<0>;
L_0x138f2bb80 .functor BUFZ 1, v0x138f24440_0, C4<0>, C4<0>, C4<0>;
v0x138f04c00_0 .net *"_ivl_0", 63 0, L_0x138f28af0;  1 drivers
v0x138f27170_0 .net *"_ivl_10", 9 0, L_0x138f28e00;  1 drivers
L_0x130040058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x138f27220_0 .net *"_ivl_13", 1 0, L_0x130040058;  1 drivers
v0x138f272e0_0 .net *"_ivl_2", 9 0, L_0x138f28b90;  1 drivers
L_0x130040010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x138f27390_0 .net *"_ivl_5", 1 0, L_0x130040010;  1 drivers
v0x138f27480_0 .net *"_ivl_8", 63 0, L_0x138f28d60;  1 drivers
v0x138f27530_0 .net/s "acc_out_0", 15 0, v0x138f17ed0_0;  1 drivers
v0x138f27650_0 .net/s "acc_out_1", 15 0, v0x138f19700_0;  1 drivers
v0x138f27760_0 .net/s "acc_out_2", 15 0, v0x138f1af40_0;  1 drivers
v0x138f278f0_0 .net/s "acc_out_3", 15 0, v0x138f1c7b0_0;  1 drivers
v0x138f27a00_0 .net "busy", 0 0, L_0x138f29280;  1 drivers
v0x138f27a90_0 .var "busy_d", 0 0;
v0x138f27b20_0 .var "clear_all", 0 0;
v0x138f27bb0_0 .var "clk", 0 0;
v0x138f27c40_0 .net "done", 0 0, v0x138f20700_0;  1 drivers
v0x138f27cd0_0 .var "done_d", 0 0;
v0x138f27d60_0 .var/i "ii", 31 0;
v0x138f27ef0_0 .net "input_bram_addr", 7 0, v0x138f158b0_0;  1 drivers
v0x138f27f80_0 .net "input_bram_dout", 63 0, L_0x138f28f40;  1 drivers
v0x138f28010_0 .net "input_bram_en", 0 0, L_0x138f293a0;  1 drivers
v0x138f280a0 .array "input_mem", 255 0, 63 0;
v0x138f28130_0 .net "layer_ready", 0 0, L_0x138f2bb80;  1 drivers
v0x138f281c0_0 .net "load_ready", 0 0, L_0x138f2bac0;  1 drivers
v0x138f28250_0 .var "rst", 0 0;
v0x138f282e0_0 .var "start", 0 0;
v0x138f28370_0 .net "top_state", 3 0, L_0x138f2b980;  1 drivers
v0x138f28400_0 .var "top_state_d", 3 0;
v0x138f28490_0 .net "valid_out", 3 0, L_0x138f2b6f0;  1 drivers
v0x138f28570_0 .net "w_phase", 2 0, L_0x138f2ba10;  1 drivers
v0x138f28600_0 .var "w_phase_d", 2 0;
v0x138f286b0_0 .net "weight_bram_addr", 7 0, v0x138f22c70_0;  1 drivers
v0x138f28790_0 .net "weight_bram_dout", 63 0, L_0x138f28cb0;  1 drivers
v0x138f28860_0 .net "weight_bram_en", 0 0, L_0x138f29330;  1 drivers
v0x138f27e30 .array "weight_mem", 255 0, 63 0;
L_0x138f28af0 .array/port v0x138f27e30, L_0x138f28b90;
L_0x138f28b90 .concat [ 8 2 0 0], v0x138f22c70_0, L_0x130040010;
L_0x138f28d60 .array/port v0x138f280a0, L_0x138f28e00;
L_0x138f28e00 .concat [ 8 2 0 0], v0x138f158b0_0, L_0x130040058;
S_0x138f04730 .scope module, "dut" "top_system_nn" 2 84, 3 1 0, S_0x138f04170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_all";
    .port_info 4 /OUTPUT 8 "weight_bram_addr";
    .port_info 5 /OUTPUT 1 "weight_bram_en";
    .port_info 6 /INPUT 64 "weight_bram_dout";
    .port_info 7 /OUTPUT 8 "input_bram_addr";
    .port_info 8 /OUTPUT 1 "input_bram_en";
    .port_info 9 /INPUT 64 "input_bram_dout";
    .port_info 10 /OUTPUT 1 "busy";
    .port_info 11 /OUTPUT 1 "done";
    .port_info 12 /OUTPUT 16 "acc_out_0";
    .port_info 13 /OUTPUT 16 "acc_out_1";
    .port_info 14 /OUTPUT 16 "acc_out_2";
    .port_info 15 /OUTPUT 16 "acc_out_3";
    .port_info 16 /OUTPUT 4 "valid_out";
P_0x138f048a0 .param/l "ACC_W" 0 3 3, +C4<00000000000000000000000000010000>;
P_0x138f048e0 .param/l "MEM_DEPTH" 0 3 6, +C4<00000000000000000000000100000000>;
P_0x138f04920 .param/l "N" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x138f04960 .param/l "N_MACS" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x138f049a0 .param/l "W" 0 3 2, +C4<00000000000000000000000000001000>;
L_0x138f28ff0 .functor OR 12, v0x138f21970_0, v0x138f16bd0_0, C4<000000000000>, C4<000000000000>;
L_0x138f29280 .functor OR 1, v0x138f215c0_0, v0x138f16720_0, C4<0>, C4<0>;
L_0x138f29810 .functor OR 1, L_0x138f29770, RS_0x13000abc0, C4<0>, C4<0>;
v0x138f24c80_0 .net *"_ivl_11", 0 0, L_0x138f29770;  1 drivers
L_0x130040250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x138f24d20_0 .net/2u *"_ivl_16", 0 0, L_0x130040250;  1 drivers
L_0x1300400a0 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x138f24dc0_0 .net/2u *"_ivl_2", 3 0, L_0x1300400a0;  1 drivers
L_0x1300400e8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x138f24e50_0 .net/2u *"_ivl_4", 3 0, L_0x1300400e8;  1 drivers
v0x138f24ef0_0 .net/s "a_in", 15 0, v0x138f15730_0;  1 drivers
v0x138f24fd0_0 .net/s "acc_out_0", 15 0, v0x138f17ed0_0;  alias, 1 drivers
v0x138f25070_0 .net/s "acc_out_1", 15 0, v0x138f19700_0;  alias, 1 drivers
v0x138f25110_0 .net/s "acc_out_2", 15 0, v0x138f1af40_0;  alias, 1 drivers
v0x138f251b0_0 .net/s "acc_out_3", 15 0, v0x138f1c7b0_0;  alias, 1 drivers
v0x138f252c0_0 .net "acc_sel_tile", 1 0, v0x138f1f450_0;  1 drivers
v0x138f25370_0 .net "busy", 0 0, L_0x138f29280;  alias, 1 drivers
v0x138f25400_0 .net "clear", 3 0, L_0x138f29980;  1 drivers
v0x138f25490_0 .net "clear_all", 0 0, v0x138f27b20_0;  1 drivers
v0x138f25520_0 .net "clk", 0 0, v0x138f27bb0_0;  1 drivers
v0x138f255b0_0 .net "done", 0 0, v0x138f20700_0;  alias, 1 drivers
v0x138f25660_0 .net "input_base_addr_tile", 7 0, v0x138f1f5b0_0;  1 drivers
v0x138f25730_0 .net "input_bram_addr", 7 0, v0x138f158b0_0;  alias, 1 drivers
v0x138f258c0_0 .net "input_bram_dout", 63 0, L_0x138f28f40;  alias, 1 drivers
v0x138f25950_0 .net "input_bram_en", 0 0, L_0x138f293a0;  alias, 1 drivers
o0x130008520 .functor BUFZ 1, C4<z>; HiZ drive
v0x138f259e0_0 .net "layer_ready", 0 0, o0x130008520;  0 drivers
v0x138f25a70_0 .net "layer_sel_tile", 0 0, v0x138f1f640_0;  1 drivers
v0x138f25b40_0 .net "layering_busy", 0 0, v0x138f16720_0;  1 drivers
v0x138f25c10_0 .net8 "load_ready", 0 0, RS_0x13000abc0;  2 drivers
v0x138f25ca0_0 .net "load_tile_done", 0 0, v0x138f1f6d0_0;  1 drivers
v0x138f25d70_0 .net "load_weights", 2 0, v0x138f244d0_0;  1 drivers
v0x138f25e00_0 .net "mode", 2 0, v0x138f20990_0;  1 drivers
v0x138f25ed0_0 .net "next_tile", 0 0, v0x138f20a20_0;  1 drivers
v0x138f25fa0_0 .net "next_tile_ready", 0 0, v0x138f1f8b0_0;  1 drivers
v0x138f26070_0 .net "rst", 0 0, v0x138f28250_0;  1 drivers
v0x138f26100_0 .net "start", 0 0, v0x138f282e0_0;  1 drivers
v0x138f26190_0 .net "start_input", 0 0, v0x138f20de0_0;  1 drivers
v0x138f26220_0 .net "start_layering", 0 0, v0x138f20e70_0;  1 drivers
v0x138f262b0_0 .net "start_valid_pipeline", 0 0, v0x138f20f00_0;  1 drivers
v0x138f25800_0 .net "start_weights", 0 0, v0x138f20f90_0;  1 drivers
v0x138f26540_0 .net "valid_ctrl", 11 0, L_0x138f28ff0;  1 drivers
v0x138f265d0_0 .net "valid_ctrl_layering", 11 0, v0x138f16bd0_0;  1 drivers
v0x138f26660_0 .net "valid_ctrl_pipeline", 11 0, v0x138f21970_0;  1 drivers
v0x138f266f0_0 .net "valid_out", 3 0, L_0x138f2b6f0;  alias, 1 drivers
v0x138f26780_0 .net "valid_pipeline_busy", 0 0, v0x138f215c0_0;  1 drivers
v0x138f26850_0 .net/s "w_0", 15 0, v0x138f23660_0;  1 drivers
v0x138f268e0_0 .net/s "w_1", 15 0, v0x138f23830_0;  1 drivers
v0x138f26970_0 .net/s "w_2", 15 0, v0x138f238c0_0;  1 drivers
v0x138f26a00_0 .net/s "w_3", 15 0, v0x138f23990_0;  1 drivers
v0x138f26a90_0 .net "weight_base_addr_tile", 7 0, v0x138f1fba0_0;  1 drivers
v0x138f26b60_0 .net "weight_bram_addr", 7 0, v0x138f22c70_0;  alias, 1 drivers
v0x138f26bf0_0 .net "weight_bram_dout", 63 0, L_0x138f28cb0;  alias, 1 drivers
v0x138f26c80_0 .net "weight_bram_en", 0 0, L_0x138f29330;  alias, 1 drivers
v0x138f26d30_0 .net "weight_busy", 0 0, v0x138f242f0_0;  1 drivers
v0x138f26de0_0 .net "weight_ctrl", 3 0, L_0x138f29120;  1 drivers
v0x138f26e90_0 .net "weight_ctrl_raw", 3 0, v0x138f24af0_0;  1 drivers
v0x138f26f40_0 .net "weight_mem_busy", 0 0, v0x138f22e50_0;  1 drivers
L_0x138f29120 .functor MUXZ 4, L_0x1300400e8, L_0x1300400a0, v0x138f1f640_0, C4<>;
L_0x138f29770 .part L_0x138f28ff0, 0, 1;
L_0x138f29980 .concat [ 1 1 1 1], v0x138f27b20_0, v0x138f27b20_0, v0x138f27b20_0, v0x138f27b20_0;
L_0x138f2b8e0 .concat [ 2 1 0 0], v0x138f1f450_0, L_0x130040250;
S_0x138f04e30 .scope module, "u_input_mem_if" "input_mem_if" 3 190, 4 1 0, S_0x138f04730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load_en";
    .port_info 3 /INPUT 8 "base_addr";
    .port_info 4 /OUTPUT 8 "bram_addr";
    .port_info 5 /OUTPUT 1 "bram_en";
    .port_info 6 /INPUT 64 "bram_dout";
    .port_info 7 /OUTPUT 16 "a_out";
    .port_info 8 /OUTPUT 2 "in_idx";
P_0x138f05000 .param/l "BRAM_W" 0 4 4, +C4<00000000000000000000000001000000>;
P_0x138f05040 .param/l "DATA_W" 0 4 3, +C4<00000000000000000000000000010000>;
P_0x138f05080 .param/l "MEM_DEPTH" 0 4 5, +C4<00000000000000000000000100000000>;
P_0x138f050c0 .param/l "N" 0 4 2, +C4<00000000000000000000000000000100>;
P_0x138f05100 .param/l "WORDS_PER_BRAM" 1 4 20, +C4<00000000000000000000000000000100>;
L_0x138f293a0 .functor NOT 1, v0x138f28250_0, C4<0>, C4<0>, C4<0>;
L_0x130040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x138f054b0_0 .net *"_ivl_10", 1 0, L_0x130040178;  1 drivers
v0x138f15570_0 .net *"_ivl_2", 7 0, L_0x138f29410;  1 drivers
L_0x130040130 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x138f15610_0 .net *"_ivl_5", 5 0, L_0x130040130;  1 drivers
v0x138f156a0_0 .net *"_ivl_8", 5 0, L_0x138f29550;  1 drivers
v0x138f15730_0 .var "a_out", 15 0;
v0x138f15800_0 .net "base_addr", 7 0, v0x138f1f5b0_0;  alias, 1 drivers
v0x138f158b0_0 .var "bram_addr", 7 0;
v0x138f15960_0 .net "bram_dout", 63 0, L_0x138f28f40;  alias, 1 drivers
v0x138f15a10_0 .net "bram_en", 0 0, L_0x138f293a0;  alias, 1 drivers
v0x138f15b20_0 .net "clk", 0 0, v0x138f27bb0_0;  alias, 1 drivers
v0x138f15bb0_0 .var "in_idx", 1 0;
v0x138f15c60_0 .net "load_en", 0 0, L_0x138f29810;  1 drivers
v0x138f15d00_0 .var "row_buf", 63 0;
v0x138f15db0_0 .net "row_idx", 7 0, L_0x138f29630;  1 drivers
v0x138f15e60_0 .net "rst", 0 0, v0x138f28250_0;  alias, 1 drivers
v0x138f15f00_0 .var "slot_idx", 1 0;
v0x138f15fb0_0 .var "word_idx", 1 0;
E_0x138f05450 .event posedge, v0x138f15e60_0, v0x138f15b20_0;
L_0x138f29410 .concat [ 2 6 0 0], v0x138f15fb0_0, L_0x130040130;
L_0x138f29550 .part L_0x138f29410, 2, 6;
L_0x138f29630 .concat [ 6 2 0 0], L_0x138f29550, L_0x130040178;
S_0x138f16200 .scope module, "u_layering_pipeline_ctrl" "layering_pipeline_ctrl" 3 133, 5 145 0, S_0x138f04730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "layer_ready";
    .port_info 4 /OUTPUT 12 "valid_ctrl";
    .port_info 5 /OUTPUT 1 "busy";
P_0x138f16370 .param/l "IDLE" 1 5 153, C4<0000>;
P_0x138f163b0 .param/l "S_LOAD0" 1 5 155, C4<0010>;
P_0x138f163f0 .param/l "S_SWAP0" 1 5 156, C4<0100>;
P_0x138f16430 .param/l "S_WAIT" 1 5 154, C4<0001>;
v0x138f16720_0 .var "busy", 0 0;
v0x138f167c0_0 .net "clk", 0 0, v0x138f27bb0_0;  alias, 1 drivers
v0x138f16880_0 .net "layer_ready", 0 0, o0x130008520;  alias, 0 drivers
v0x138f16930_0 .var "next_state", 3 0;
v0x138f169c0_0 .net "rst", 0 0, v0x138f28250_0;  alias, 1 drivers
v0x138f16a90_0 .net "start", 0 0, v0x138f20e70_0;  alias, 1 drivers
v0x138f16b20_0 .var "state", 3 0;
v0x138f16bd0_0 .var "valid_ctrl", 11 0;
E_0x138f16600 .event posedge, v0x138f15b20_0;
E_0x138f16650 .event anyedge, v0x138f16b20_0;
E_0x138f166a0 .event anyedge, v0x138f16b20_0, v0x138f16a90_0, v0x138f16880_0;
S_0x138f16d10 .scope module, "u_mac_array" "mac_array" 3 211, 6 4 0, S_0x138f04730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 12 "valid_ctrl";
    .port_info 3 /INPUT 4 "clear";
    .port_info 4 /INPUT 4 "valid_weight_in";
    .port_info 5 /INPUT 16 "a_in";
    .port_info 6 /INPUT 16 "w_0";
    .port_info 7 /INPUT 16 "w_1";
    .port_info 8 /INPUT 16 "w_2";
    .port_info 9 /INPUT 16 "w_3";
    .port_info 10 /INPUT 3 "acc_sel";
    .port_info 11 /OUTPUT 16 "acc_out_0";
    .port_info 12 /OUTPUT 16 "acc_out_1";
    .port_info 13 /OUTPUT 16 "acc_out_2";
    .port_info 14 /OUTPUT 16 "acc_out_3";
    .port_info 15 /OUTPUT 4 "valid_out";
P_0x138f16ef0 .param/l "ACC_W" 0 6 6, +C4<00000000000000000000000000010000>;
P_0x138f16f30 .param/l "N_MACS" 0 6 7, +C4<00000000000000000000000000000100>;
P_0x138f16f70 .param/l "W" 0 6 5, +C4<00000000000000000000000000001000>;
v0x138f1d430_0 .net/s "a_in", 15 0, v0x138f15730_0;  alias, 1 drivers
v0x138f1d520_0 .net/s "a_out_0_1", 15 0, v0x138f17be0_0;  1 drivers
v0x138f1d5b0_0 .net/s "a_out_0_1_1", 15 0, v0x138f17cd0_0;  1 drivers
v0x138f1d680_0 .net/s "a_out_1_0", 15 0, v0x138f195d0_0;  1 drivers
v0x138f1d750_0 .net/s "a_out_2_3", 15 0, v0x138f1ac50_0;  1 drivers
v0x138f1d820_0 .net/s "a_out_3_2", 15 0, v0x138f1c4e0_0;  1 drivers
v0x138f1d8f0_0 .net/s "acc_out_0", 15 0, v0x138f17ed0_0;  alias, 1 drivers
v0x138f1d9c0_0 .net/s "acc_out_1", 15 0, v0x138f19700_0;  alias, 1 drivers
v0x138f1da50_0 .net/s "acc_out_2", 15 0, v0x138f1af40_0;  alias, 1 drivers
v0x138f1db60_0 .net/s "acc_out_3", 15 0, v0x138f1c7b0_0;  alias, 1 drivers
v0x138f1dc30_0 .net "acc_sel", 2 0, L_0x138f2b8e0;  1 drivers
v0x138f1dd00_0 .net "clear", 3 0, L_0x138f29980;  alias, 1 drivers
v0x138f1dd90_0 .net "clk", 0 0, v0x138f27bb0_0;  alias, 1 drivers
v0x138f1de20_0 .net "rst", 0 0, v0x138f28250_0;  alias, 1 drivers
v0x138f1deb0_0 .net "valid_ctrl", 11 0, L_0x138f28ff0;  alias, 1 drivers
v0x138f1df40_0 .net "valid_ctrl_0", 2 0, L_0x138f29b20;  1 drivers
v0x138f1dfd0_0 .net "valid_ctrl_1", 2 0, L_0x138f29c40;  1 drivers
v0x138f1e160_0 .net "valid_ctrl_2", 2 0, L_0x138f29ce0;  1 drivers
v0x138f1e1f0_0 .net "valid_ctrl_3", 2 0, L_0x138f29dc0;  1 drivers
v0x138f1e280_0 .net "valid_out", 3 0, L_0x138f2b6f0;  alias, 1 drivers
v0x138f1e310_0 .net "valid_weight_in", 3 0, L_0x138f29120;  alias, 1 drivers
v0x138f1e3a0_0 .net/s "w_0", 15 0, v0x138f23660_0;  alias, 1 drivers
v0x138f1e450_0 .net/s "w_1", 15 0, v0x138f23830_0;  alias, 1 drivers
v0x138f1e500_0 .net/s "w_2", 15 0, v0x138f238c0_0;  alias, 1 drivers
v0x138f1e5b0_0 .net/s "w_3", 15 0, v0x138f23990_0;  alias, 1 drivers
L_0x138f29b20 .part L_0x138f28ff0, 0, 3;
L_0x138f29c40 .part L_0x138f28ff0, 3, 3;
L_0x138f29ce0 .part L_0x138f28ff0, 6, 3;
L_0x138f29dc0 .part L_0x138f28ff0, 9, 3;
L_0x138f2a2e0 .part L_0x138f29120, 0, 1;
L_0x138f2a380 .part L_0x138f29980, 0, 1;
L_0x138f2a8e0 .part L_0x138f29120, 1, 1;
L_0x138f2aa00 .part L_0x138f29980, 1, 1;
L_0x138f2af60 .part L_0x138f29120, 2, 1;
L_0x138f2b050 .part L_0x138f29980, 2, 1;
L_0x138f2b550 .part L_0x138f29120, 3, 1;
L_0x138f2b650 .part L_0x138f29980, 3, 1;
L_0x138f2b6f0 .concat8 [ 1 1 1 1], v0x138f187e0_0, v0x138f19ff0_0, v0x138f1b8c0_0, v0x138f1d0a0_0;
S_0x138f172b0 .scope module, "mac_0" "mac" 6 58, 7 1 0, S_0x138f16d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 3 "valid_ctrl";
    .port_info 3 /INPUT 1 "weight_valid_in";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /INPUT 3 "acc_sel";
    .port_info 6 /INPUT 16 "a_in_0";
    .port_info 7 /INPUT 16 "a_in_1";
    .port_info 8 /INPUT 16 "a_in_2";
    .port_info 9 /INPUT 16 "weight";
    .port_info 10 /OUTPUT 16 "acc_out";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 16 "a_out_0";
    .port_info 13 /OUTPUT 16 "a_out_1";
    .port_info 14 /OUTPUT 16 "a_out_2";
P_0x138f17470 .param/l "ACC_W" 0 7 3, +C4<00000000000000000000000000010000>;
P_0x138f174b0 .param/l "NUM_ACC" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x138f174f0 .param/l "W" 0 7 2, +C4<00000000000000000000000000001000>;
L_0x138f2a100 .functor OR 1, L_0x138f29ea0, L_0x138f29f40, C4<0>, C4<0>;
L_0x138f2a1f0 .functor OR 1, L_0x138f2a100, L_0x138f2a060, C4<0>, C4<0>;
v0x138f17900_0 .net *"_ivl_6", 0 0, L_0x138f2a100;  1 drivers
v0x138f179c0_0 .net/s "a_in_0", 15 0, v0x138f15730_0;  alias, 1 drivers
v0x138f17a80_0 .net/s "a_in_1", 15 0, v0x138f1af40_0;  alias, 1 drivers
v0x138f17b30_0 .net/s "a_in_2", 15 0, v0x138f195d0_0;  alias, 1 drivers
v0x138f17be0_0 .var/s "a_out_0", 15 0;
v0x138f17cd0_0 .var/s "a_out_1", 15 0;
v0x138f17d80_0 .var/s "a_out_2", 15 0;
v0x138f17e30 .array/s "acc", 7 0, 15 0;
v0x138f17ed0_0 .var/s "acc_out", 15 0;
v0x138f17fe0_0 .net "acc_sel", 2 0, L_0x138f2b8e0;  alias, 1 drivers
v0x138f18090_0 .net "clear", 0 0, L_0x138f2a380;  1 drivers
v0x138f18130_0 .net "clk", 0 0, v0x138f27bb0_0;  alias, 1 drivers
v0x138f181c0_0 .net "do_mac", 0 0, L_0x138f2a1f0;  1 drivers
v0x138f18260_0 .var/i "i", 31 0;
v0x138f18310_0 .var/s "mul_in", 15 0;
v0x138f183c0_0 .net "rst", 0 0, v0x138f28250_0;  alias, 1 drivers
v0x138f18490_0 .net "valid_ctrl", 2 0, L_0x138f29b20;  alias, 1 drivers
v0x138f18620_0 .net "valid_in_0", 0 0, L_0x138f29ea0;  1 drivers
v0x138f186b0_0 .net "valid_in_1", 0 0, L_0x138f29f40;  1 drivers
v0x138f18740_0 .net "valid_in_2", 0 0, L_0x138f2a060;  1 drivers
v0x138f187e0_0 .var "valid_out", 0 0;
v0x138f18880_0 .net/s "weight", 15 0, v0x138f23660_0;  alias, 1 drivers
v0x138f18930_0 .var/s "weight_in", 15 0;
v0x138f189e0_0 .net "weight_valid_in", 0 0, L_0x138f2a2e0;  1 drivers
E_0x138f17840 .event anyedge, v0x138f189e0_0, v0x138f18880_0;
E_0x138f17890/0 .event anyedge, v0x138f18620_0, v0x138f15730_0, v0x138f186b0_0, v0x138f17a80_0;
E_0x138f17890/1 .event anyedge, v0x138f18740_0, v0x138f17b30_0;
E_0x138f17890 .event/or E_0x138f17890/0, E_0x138f17890/1;
L_0x138f29ea0 .part L_0x138f29b20, 0, 1;
L_0x138f29f40 .part L_0x138f29b20, 1, 1;
L_0x138f2a060 .part L_0x138f29b20, 2, 1;
S_0x138f18b70 .scope module, "mac_1" "mac" 6 80, 7 1 0, S_0x138f16d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 3 "valid_ctrl";
    .port_info 3 /INPUT 1 "weight_valid_in";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /INPUT 3 "acc_sel";
    .port_info 6 /INPUT 16 "a_in_0";
    .port_info 7 /INPUT 16 "a_in_1";
    .port_info 8 /INPUT 16 "a_in_2";
    .port_info 9 /INPUT 16 "weight";
    .port_info 10 /OUTPUT 16 "acc_out";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 16 "a_out_0";
    .port_info 13 /OUTPUT 16 "a_out_1";
    .port_info 14 /OUTPUT 16 "a_out_2";
P_0x138f18d40 .param/l "ACC_W" 0 7 3, +C4<00000000000000000000000000010000>;
P_0x138f18d80 .param/l "NUM_ACC" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x138f18dc0 .param/l "W" 0 7 2, +C4<00000000000000000000000000001000>;
L_0x138f2a6e0 .functor OR 1, L_0x138f2a420, L_0x138f2a4e0, C4<0>, C4<0>;
L_0x138f2a7f0 .functor OR 1, L_0x138f2a6e0, L_0x138f2a620, C4<0>, C4<0>;
v0x138f19150_0 .net *"_ivl_6", 0 0, L_0x138f2a6e0;  1 drivers
v0x138f19210_0 .net/s "a_in_0", 15 0, v0x138f17be0_0;  alias, 1 drivers
v0x138f192d0_0 .net/s "a_in_1", 15 0, v0x138f17cd0_0;  alias, 1 drivers
v0x138f193a0_0 .net/s "a_in_2", 15 0, v0x138f1c7b0_0;  alias, 1 drivers
v0x138f19430_0 .var/s "a_out_0", 15 0;
v0x138f19520_0 .var/s "a_out_1", 15 0;
v0x138f195d0_0 .var/s "a_out_2", 15 0;
v0x138f19670 .array/s "acc", 7 0, 15 0;
v0x138f19700_0 .var/s "acc_out", 15 0;
v0x138f19830_0 .net "acc_sel", 2 0, L_0x138f2b8e0;  alias, 1 drivers
v0x138f198f0_0 .net "clear", 0 0, L_0x138f2aa00;  1 drivers
v0x138f19980_0 .net "clk", 0 0, v0x138f27bb0_0;  alias, 1 drivers
v0x138f19a10_0 .net "do_mac", 0 0, L_0x138f2a7f0;  1 drivers
v0x138f19aa0_0 .var/i "i", 31 0;
v0x138f19b30_0 .var/s "mul_in", 15 0;
v0x138f19bd0_0 .net "rst", 0 0, v0x138f28250_0;  alias, 1 drivers
v0x138f19c60_0 .net "valid_ctrl", 2 0, L_0x138f29c40;  alias, 1 drivers
v0x138f19e10_0 .net "valid_in_0", 0 0, L_0x138f2a420;  1 drivers
v0x138f19eb0_0 .net "valid_in_1", 0 0, L_0x138f2a4e0;  1 drivers
v0x138f19f50_0 .net "valid_in_2", 0 0, L_0x138f2a620;  1 drivers
v0x138f19ff0_0 .var "valid_out", 0 0;
v0x138f1a090_0 .net/s "weight", 15 0, v0x138f23830_0;  alias, 1 drivers
v0x138f1a140_0 .var/s "weight_in", 15 0;
v0x138f1a1f0_0 .net "weight_valid_in", 0 0, L_0x138f2a8e0;  1 drivers
E_0x138f19090 .event anyedge, v0x138f1a1f0_0, v0x138f1a090_0;
E_0x138f190e0/0 .event anyedge, v0x138f19e10_0, v0x138f17be0_0, v0x138f19eb0_0, v0x138f17cd0_0;
E_0x138f190e0/1 .event anyedge, v0x138f19f50_0, v0x138f193a0_0;
E_0x138f190e0 .event/or E_0x138f190e0/0, E_0x138f190e0/1;
L_0x138f2a420 .part L_0x138f29c40, 0, 1;
L_0x138f2a4e0 .part L_0x138f29c40, 1, 1;
L_0x138f2a620 .part L_0x138f29c40, 2, 1;
S_0x138f1a380 .scope module, "mac_2" "mac" 6 102, 7 1 0, S_0x138f16d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 3 "valid_ctrl";
    .port_info 3 /INPUT 1 "weight_valid_in";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /INPUT 3 "acc_sel";
    .port_info 6 /INPUT 16 "a_in_0";
    .port_info 7 /INPUT 16 "a_in_1";
    .port_info 8 /INPUT 16 "a_in_2";
    .port_info 9 /INPUT 16 "weight";
    .port_info 10 /OUTPUT 16 "acc_out";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 16 "a_out_0";
    .port_info 13 /OUTPUT 16 "a_out_1";
    .port_info 14 /OUTPUT 16 "a_out_2";
P_0x138f1a560 .param/l "ACC_W" 0 7 3, +C4<00000000000000000000000000010000>;
P_0x138f1a5a0 .param/l "NUM_ACC" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x138f1a5e0 .param/l "W" 0 7 2, +C4<00000000000000000000000000001000>;
L_0x138f2ad80 .functor OR 1, L_0x138f2ab20, L_0x138f2abc0, C4<0>, C4<0>;
L_0x138f2ae70 .functor OR 1, L_0x138f2ad80, L_0x138f2ace0, C4<0>, C4<0>;
v0x138f1a970_0 .net *"_ivl_6", 0 0, L_0x138f2ad80;  1 drivers
v0x138f1aa30_0 .net/s "a_in_0", 15 0, v0x138f17ed0_0;  alias, 1 drivers
v0x138f1aaf0_0 .net/s "a_in_1", 15 0, v0x138f1c4e0_0;  alias, 1 drivers
o0x130009420 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x138f1aba0_0 .net/s "a_in_2", 15 0, o0x130009420;  0 drivers
v0x138f1ac50_0 .var/s "a_out_0", 15 0;
v0x138f1ad40_0 .var/s "a_out_1", 15 0;
v0x138f1adf0_0 .var/s "a_out_2", 15 0;
v0x138f1aea0 .array/s "acc", 7 0, 15 0;
v0x138f1af40_0 .var/s "acc_out", 15 0;
L_0x1300401c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x138f1b070_0 .net "acc_sel", 2 0, L_0x1300401c0;  1 drivers
v0x138f1b100_0 .net "clear", 0 0, L_0x138f2b050;  1 drivers
v0x138f1b190_0 .net "clk", 0 0, v0x138f27bb0_0;  alias, 1 drivers
v0x138f1b2a0_0 .net "do_mac", 0 0, L_0x138f2ae70;  1 drivers
v0x138f1b330_0 .var/i "i", 31 0;
v0x138f1b3c0_0 .var/s "mul_in", 15 0;
v0x138f1b470_0 .net "rst", 0 0, v0x138f28250_0;  alias, 1 drivers
v0x138f1b580_0 .net "valid_ctrl", 2 0, L_0x138f29ce0;  alias, 1 drivers
v0x138f1b710_0 .net "valid_in_0", 0 0, L_0x138f2ab20;  1 drivers
v0x138f1b7a0_0 .net "valid_in_1", 0 0, L_0x138f2abc0;  1 drivers
v0x138f1b830_0 .net "valid_in_2", 0 0, L_0x138f2ace0;  1 drivers
v0x138f1b8c0_0 .var "valid_out", 0 0;
v0x138f1b950_0 .net/s "weight", 15 0, v0x138f238c0_0;  alias, 1 drivers
v0x138f1b9e0_0 .var/s "weight_in", 15 0;
v0x138f1ba90_0 .net "weight_valid_in", 0 0, L_0x138f2af60;  1 drivers
E_0x138f1a8b0 .event anyedge, v0x138f1ba90_0, v0x138f1b950_0;
E_0x138f1a900/0 .event anyedge, v0x138f1b710_0, v0x138f17ed0_0, v0x138f1b7a0_0, v0x138f1aaf0_0;
E_0x138f1a900/1 .event anyedge, v0x138f1b830_0, v0x138f1aba0_0;
E_0x138f1a900 .event/or E_0x138f1a900/0, E_0x138f1a900/1;
L_0x138f2ab20 .part L_0x138f29ce0, 0, 1;
L_0x138f2abc0 .part L_0x138f29ce0, 1, 1;
L_0x138f2ace0 .part L_0x138f29ce0, 2, 1;
S_0x138f1bc20 .scope module, "mac_3" "mac" 6 124, 7 1 0, S_0x138f16d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 3 "valid_ctrl";
    .port_info 3 /INPUT 1 "weight_valid_in";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /INPUT 3 "acc_sel";
    .port_info 6 /INPUT 16 "a_in_0";
    .port_info 7 /INPUT 16 "a_in_1";
    .port_info 8 /INPUT 16 "a_in_2";
    .port_info 9 /INPUT 16 "weight";
    .port_info 10 /OUTPUT 16 "acc_out";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 16 "a_out_0";
    .port_info 13 /OUTPUT 16 "a_out_1";
    .port_info 14 /OUTPUT 16 "a_out_2";
P_0x138f1bde0 .param/l "ACC_W" 0 7 3, +C4<00000000000000000000000000010000>;
P_0x138f1be20 .param/l "NUM_ACC" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x138f1be60 .param/l "W" 0 7 2, +C4<00000000000000000000000000001000>;
L_0x138f2b350 .functor OR 1, L_0x138f2b0f0, L_0x138f2b190, C4<0>, C4<0>;
L_0x138f2b460 .functor OR 1, L_0x138f2b350, L_0x138f2b2b0, C4<0>, C4<0>;
v0x138f1c200_0 .net *"_ivl_6", 0 0, L_0x138f2b350;  1 drivers
v0x138f1c2c0_0 .net/s "a_in_0", 15 0, v0x138f19700_0;  alias, 1 drivers
v0x138f1c380_0 .net/s "a_in_1", 15 0, v0x138f1ac50_0;  alias, 1 drivers
o0x130009a50 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x138f1c450_0 .net/s "a_in_2", 15 0, o0x130009a50;  0 drivers
v0x138f1c4e0_0 .var/s "a_out_0", 15 0;
v0x138f1c5c0_0 .var/s "a_out_1", 15 0;
v0x138f1c660_0 .var/s "a_out_2", 15 0;
v0x138f1c710 .array/s "acc", 7 0, 15 0;
v0x138f1c7b0_0 .var/s "acc_out", 15 0;
L_0x130040208 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x138f1c8f0_0 .net "acc_sel", 2 0, L_0x130040208;  1 drivers
v0x138f1c980_0 .net "clear", 0 0, L_0x138f2b650;  1 drivers
v0x138f1ca10_0 .net "clk", 0 0, v0x138f27bb0_0;  alias, 1 drivers
v0x138f1caa0_0 .net "do_mac", 0 0, L_0x138f2b460;  1 drivers
v0x138f1cb30_0 .var/i "i", 31 0;
v0x138f1cbd0_0 .var/s "mul_in", 15 0;
v0x138f1cc80_0 .net "rst", 0 0, v0x138f28250_0;  alias, 1 drivers
v0x138f1cd10_0 .net "valid_ctrl", 2 0, L_0x138f29dc0;  alias, 1 drivers
v0x138f1cec0_0 .net "valid_in_0", 0 0, L_0x138f2b0f0;  1 drivers
v0x138f1cf60_0 .net "valid_in_1", 0 0, L_0x138f2b190;  1 drivers
v0x138f1d000_0 .net "valid_in_2", 0 0, L_0x138f2b2b0;  1 drivers
v0x138f1d0a0_0 .var "valid_out", 0 0;
v0x138f1d140_0 .net/s "weight", 15 0, v0x138f23990_0;  alias, 1 drivers
v0x138f1d1f0_0 .var/s "weight_in", 15 0;
v0x138f1d2a0_0 .net "weight_valid_in", 0 0, L_0x138f2b550;  1 drivers
E_0x138f1c130 .event anyedge, v0x138f1d2a0_0, v0x138f1d140_0;
E_0x138f1c190/0 .event anyedge, v0x138f1cec0_0, v0x138f19700_0, v0x138f1cf60_0, v0x138f1ac50_0;
E_0x138f1c190/1 .event anyedge, v0x138f1d000_0, v0x138f1c450_0;
E_0x138f1c190 .event/or E_0x138f1c190/0, E_0x138f1c190/1;
L_0x138f2b0f0 .part L_0x138f29dc0, 0, 1;
L_0x138f2b190 .part L_0x138f29dc0, 1, 1;
L_0x138f2b2b0 .part L_0x138f29dc0, 2, 1;
S_0x138f1e7d0 .scope module, "u_tile_ctrl" "tile_ctrl" 3 109, 5 345 0, S_0x138f04730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "next_tile";
    .port_info 3 /OUTPUT 1 "next_tile_ready";
    .port_info 4 /OUTPUT 1 "load_tile_done";
    .port_info 5 /OUTPUT 8 "weight_base_addr";
    .port_info 6 /OUTPUT 8 "input_base_addr";
    .port_info 7 /OUTPUT 2 "acc_sel_tile";
    .port_info 8 /OUTPUT 1 "layer_sel";
P_0x138f1e990 .param/l "BRAM_ROWS_PER_COL" 1 5 366, +C4<00000000000000000000000000000001>;
P_0x138f1e9d0 .param/l "BRAM_W" 0 5 349, +C4<00000000000000000000000001000000>;
P_0x138f1ea10 .param/l "DATA_W" 0 5 348, +C4<00000000000000000000000000010000>;
P_0x138f1ea50 .param/l "IDLE" 1 5 373, C4<00>;
P_0x138f1ea90 .param/l "INCR" 1 5 374, C4<01>;
P_0x138f1ead0 .param/l "LAYER2_I_OFFSET" 1 5 371, +C4<00000000000000000000000000000001>;
P_0x138f1eb10 .param/l "LAYER2_W_OFFSET" 1 5 370, +C4<00000000000000000000000000000100>;
P_0x138f1eb50 .param/l "MACS_PER_ROW" 0 5 347, +C4<00000000000000000000000000000010>;
P_0x138f1eb90 .param/l "MEM_DEPTH" 0 5 350, +C4<00000000000000000000000100000000>;
P_0x138f1ebd0 .param/l "N" 0 5 346, +C4<00000000000000000000000000000100>;
P_0x138f1ec10 .param/l "NUM_TILES" 1 5 368, +C4<00000000000000000000000000000010>;
P_0x138f1ec50 .param/l "READY" 1 5 375, C4<10>;
P_0x138f1ec90 .param/l "TILE_BRAM_STRIDE" 1 5 367, +C4<00000000000000000000000000000010>;
P_0x138f1ecd0 .param/l "TOTAL_TILES" 1 5 369, +C4<00000000000000000000000000000100>;
P_0x138f1ed10 .param/l "WORDS_PER_BRAM" 1 5 365, +C4<00000000000000000000000000000100>;
v0x138f1f450_0 .var "acc_sel_tile", 1 0;
v0x138f1f510_0 .net "clk", 0 0, v0x138f27bb0_0;  alias, 1 drivers
v0x138f1f5b0_0 .var "input_base_addr", 7 0;
v0x138f1f640_0 .var "layer_sel", 0 0;
v0x138f1f6d0_0 .var "load_tile_done", 0 0;
v0x138f1f760_0 .var "next_state", 1 0;
v0x138f1f810_0 .net "next_tile", 0 0, v0x138f20a20_0;  alias, 1 drivers
v0x138f1f8b0_0 .var "next_tile_ready", 0 0;
v0x138f1f950_0 .net "rst", 0 0, v0x138f28250_0;  alias, 1 drivers
v0x138f1fa60_0 .var "state", 1 0;
v0x138f1faf0_0 .var "tile_cnt", 1 0;
v0x138f1fba0_0 .var "weight_base_addr", 7 0;
E_0x138f1f400 .event anyedge, v0x138f1fa60_0, v0x138f1f810_0;
S_0x138f1fd30 .scope module, "u_top_ctrl" "top_ctrl" 3 91, 5 2 0, S_0x138f04730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "valid_ctrl_busy";
    .port_info 4 /INPUT 1 "layer_ctrl_busy";
    .port_info 5 /INPUT 1 "next_tile_ready";
    .port_info 6 /INPUT 1 "load_tile_done";
    .port_info 7 /OUTPUT 1 "next_tile";
    .port_info 8 /OUTPUT 3 "mode";
    .port_info 9 /OUTPUT 1 "start_valid_pipeline";
    .port_info 10 /OUTPUT 1 "start_layering";
    .port_info 11 /OUTPUT 1 "start_weights";
    .port_info 12 /OUTPUT 1 "start_input";
    .port_info 13 /OUTPUT 1 "done";
P_0x129008200 .param/l "MODE_IDLE" 1 5 27, C4<000>;
P_0x129008240 .param/l "MODE_LAYER" 1 5 29, C4<010>;
P_0x129008280 .param/l "MODE_LOAD" 1 5 28, C4<001>;
P_0x1290082c0 .param/l "N" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x129008300 .param/l "NUM_TILES" 1 5 24, +C4<00000000000000000000000000000010>;
P_0x129008340 .param/l "S_DONE" 1 5 41, C4<1001>;
P_0x129008380 .param/l "S_IDLE" 1 5 32, C4<0000>;
P_0x1290083c0 .param/l "S_ISSUE_LAYER" 1 5 37, C4<0101>;
P_0x129008400 .param/l "S_ISSUE_LOAD" 1 5 33, C4<0001>;
P_0x129008440 .param/l "S_NEXT_LAY_TILE" 1 5 40, C4<1000>;
P_0x129008480 .param/l "S_NEXT_LOAD_TILE" 1 5 36, C4<0100>;
P_0x1290084c0 .param/l "S_WAIT_LAY_OFF" 1 5 39, C4<0111>;
P_0x129008500 .param/l "S_WAIT_LAY_ON" 1 5 38, C4<0110>;
P_0x129008540 .param/l "S_WAIT_LOAD_OFF" 1 5 35, C4<0011>;
P_0x129008580 .param/l "S_WAIT_LOAD_ON" 1 5 34, C4<0010>;
P_0x1290085c0 .param/l "S_WAIT_TILE_RDY" 1 5 42, C4<1010>;
v0x138f20570_0 .net "clk", 0 0, v0x138f27bb0_0;  alias, 1 drivers
v0x138f20700_0 .var "done", 0 0;
v0x138f207a0_0 .net "layer_ctrl_busy", 0 0, v0x138f16720_0;  alias, 1 drivers
v0x138f20830_0 .net "load_tile_done", 0 0, v0x138f1f6d0_0;  alias, 1 drivers
v0x138f208c0_0 .var "load_tile_done_lat", 0 0;
v0x138f20990_0 .var "mode", 2 0;
v0x138f20a20_0 .var "next_tile", 0 0;
v0x138f20ab0_0 .net "next_tile_ready", 0 0, v0x138f1f8b0_0;  alias, 1 drivers
v0x138f20b40_0 .net "rst", 0 0, v0x138f28250_0;  alias, 1 drivers
v0x138f20d50_0 .net "start", 0 0, v0x138f282e0_0;  alias, 1 drivers
v0x138f20de0_0 .var "start_input", 0 0;
v0x138f20e70_0 .var "start_layering", 0 0;
v0x138f20f00_0 .var "start_valid_pipeline", 0 0;
v0x138f20f90_0 .var "start_weights", 0 0;
v0x138f21020_0 .var "state", 3 0;
v0x138f210b0_0 .net "valid_ctrl_busy", 0 0, v0x138f215c0_0;  alias, 1 drivers
S_0x138f21230 .scope module, "u_valid_pipeline_ctrl" "valid_pipeline_ctrl" 3 122, 5 200 0, S_0x138f04730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "load_ready";
    .port_info 4 /OUTPUT 12 "valid_ctrl";
    .port_info 5 /OUTPUT 1 "busy";
v0x138f21510_0 .var "armed", 0 0;
v0x138f215c0_0 .var "busy", 0 0;
v0x138f21660_0 .net "clk", 0 0, v0x138f27bb0_0;  alias, 1 drivers
v0x138f216f0_0 .net8 "load_ready", 0 0, RS_0x13000abc0;  alias, 2 drivers
v0x138f21780_0 .net "rst", 0 0, v0x138f28250_0;  alias, 1 drivers
v0x138f21850_0 .net "start", 0 0, v0x138f20f00_0;  alias, 1 drivers
v0x138f218e0_0 .var "start_tok", 1 0;
v0x138f21970_0 .var "valid_ctrl", 11 0;
v0x138f21a00_0 .var "valid_shift", 5 0;
E_0x138f214b0 .event anyedge, v0x138f21a00_0;
S_0x138f21ba0 .scope module, "u_weight_mem_if" "weight_mem_if" 3 167, 4 72 0, S_0x138f04730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "base_addr";
    .port_info 4 /INPUT 1 "layer_sel";
    .port_info 5 /OUTPUT 8 "bram_addr";
    .port_info 6 /OUTPUT 1 "bram_en";
    .port_info 7 /INPUT 64 "bram_dout";
    .port_info 8 /OUTPUT 16 "w0";
    .port_info 9 /OUTPUT 16 "w1";
    .port_info 10 /OUTPUT 16 "w2";
    .port_info 11 /OUTPUT 16 "w3";
    .port_info 12 /OUTPUT 1 "busy";
    .port_info 13 /OUTPUT 1 "load_ready";
P_0x138f21d60 .param/l "BRAM_ROWS_PER_COL" 1 4 99, +C4<00000000000000000000000000000001>;
P_0x138f21da0 .param/l "BRAM_W" 0 4 76, +C4<00000000000000000000000001000000>;
P_0x138f21de0 .param/l "DATA_W" 0 4 75, +C4<00000000000000000000000000010000>;
P_0x138f21e20 .param/l "MACS_PER_ROW" 0 4 74, +C4<00000000000000000000000000000010>;
P_0x138f21e60 .param/l "MEM_DEPTH" 0 4 77, +C4<00000000000000000000000100000000>;
P_0x138f21ea0 .param/l "N" 0 4 73, +C4<00000000000000000000000000000100>;
P_0x138f21ee0 .param/l "P_DIAG" 1 4 107, C4<101>;
P_0x138f21f20 .param/l "P_IDLE" 1 4 102, C4<000>;
P_0x138f21f60 .param/l "P_LD_COL0" 1 4 104, C4<010>;
P_0x138f21fa0 .param/l "P_LD_COL1" 1 4 106, C4<100>;
P_0x138f21fe0 .param/l "P_RD_COL0" 1 4 103, C4<001>;
P_0x138f22020 .param/l "P_RD_COL1" 1 4 105, C4<011>;
P_0x138f22060 .param/l "WORDS_PER_BRAM" 1 4 98, +C4<00000000000000000000000000000100>;
L_0x138f29330 .functor NOT 1, v0x138f28250_0, C4<0>, C4<0>, C4<0>;
v0x138f22be0_0 .net "base_addr", 7 0, v0x138f1fba0_0;  alias, 1 drivers
v0x138f22c70_0 .var "bram_addr", 7 0;
v0x138f22d00_0 .net "bram_dout", 63 0, L_0x138f28cb0;  alias, 1 drivers
v0x138f22db0_0 .net "bram_en", 0 0, L_0x138f29330;  alias, 1 drivers
v0x138f22e50_0 .var "busy", 0 0;
v0x138f22f30_0 .net "clk", 0 0, v0x138f27bb0_0;  alias, 1 drivers
v0x138f22fc0 .array "col0_buf", 3 0, 15 0;
v0x138f23060 .array "col1_buf", 3 0, 15 0;
v0x138f23100_0 .var/i "i", 31 0;
v0x138f23210_0 .net "layer_sel", 0 0, v0x138f1f640_0;  alias, 1 drivers
v0x138f232c0_0 .var "load_ready", 0 0;
v0x138f23350_0 .var "out_cnt", 2 0;
v0x138f233e0_0 .var "phase", 2 0;
v0x138f23470_0 .var "rd_cnt", 0 0;
v0x138f23520_0 .net "rst", 0 0, v0x138f28250_0;  alias, 1 drivers
v0x138f235b0_0 .net "start", 0 0, v0x138f20f90_0;  alias, 1 drivers
v0x138f23660_0 .var "w0", 15 0;
v0x138f23830_0 .var "w1", 15 0;
v0x138f238c0_0 .var "w2", 15 0;
v0x138f23990_0 .var "w3", 15 0;
S_0x138f22700 .scope begin, "latch0" "latch0" 4 156, 4 156 0, S_0x138f21ba0;
 .timescale -9 -12;
v0x138f228c0_0 .var/i "w", 31 0;
S_0x138f22980 .scope begin, "latch1" "latch1" 4 178, 4 178 0, S_0x138f21ba0;
 .timescale -9 -12;
v0x138f22b50_0 .var/i "w", 31 0;
S_0x138f23b40 .scope module, "u_weight_pipeline_ctrl" "weight_pipeline_ctrl" 3 146, 5 249 0, S_0x138f04730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 3 "mode";
    .port_info 4 /OUTPUT 4 "weight_ctrl";
    .port_info 5 /OUTPUT 3 "load";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "load_ready";
    .port_info 8 /OUTPUT 1 "layer_ready";
P_0x138f23d00 .param/l "HALF_W" 1 5 271, +C4<00000000000000000000000000000010>;
P_0x138f23d40 .param/l "IDLE" 1 5 266, C4<00>;
P_0x138f23d80 .param/l "LAYER" 1 5 268, C4<10>;
P_0x138f23dc0 .param/l "LAYER_MASK" 1 5 273, C4<1100>;
P_0x138f23e00 .param/l "LOAD" 1 5 267, C4<01>;
P_0x138f23e40 .param/l "LOAD_MASK" 1 5 272, C4<0011>;
P_0x138f23e80 .param/l "N_MACS" 0 5 250, +C4<00000000000000000000000000000100>;
v0x138f242f0_0 .var "busy", 0 0;
v0x138f243a0_0 .net "clk", 0 0, v0x138f27bb0_0;  alias, 1 drivers
v0x138f24440_0 .var "layer_ready", 0 0;
v0x138f244d0_0 .var "load", 2 0;
v0x138f24560_0 .var "load_pulse", 2 0;
v0x138f24600_0 .var "load_ready", 0 0;
v0x138f246d0_0 .net "mode", 2 0, v0x138f20990_0;  alias, 1 drivers
v0x138f24760_0 .var "next_state", 1 0;
v0x138f247f0_0 .var "prev_mode", 2 0;
v0x138f24920_0 .net "rst", 0 0, v0x138f28250_0;  alias, 1 drivers
v0x138f249b0_0 .net "start", 0 0, v0x138f20f90_0;  alias, 1 drivers
v0x138f24a40_0 .var "state", 1 0;
v0x138f24af0_0 .var "weight_ctrl", 3 0;
E_0x138f24240 .event anyedge, v0x138f24560_0, v0x138f24a40_0;
E_0x138f24290 .event anyedge, v0x138f24a40_0, v0x138f20990_0, v0x138f247f0_0;
    .scope S_0x138f1fd30;
T_0 ;
    %wait E_0x138f05450;
    %load/vec4 v0x138f20b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x138f21020_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x138f20990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f20f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f20e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f20f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f20de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f20a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f20700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f208c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f20f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f20e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f20f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f20de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f20a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f20700_0, 0;
    %load/vec4 v0x138f20830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138f208c0_0, 0;
T_0.2 ;
    %load/vec4 v0x138f21020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x138f21020_0, 0;
    %jmp T_0.15;
T_0.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x138f20990_0, 0;
    %load/vec4 v0x138f20d50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.19, 10;
    %load/vec4 v0x138f210b0_0;
    %nor/r;
    %and;
T_0.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.18, 9;
    %load/vec4 v0x138f207a0_0;
    %nor/r;
    %and;
T_0.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x138f21020_0, 0;
T_0.16 ;
    %jmp T_0.15;
T_0.5 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x138f20990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138f20f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138f20de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138f20f00_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x138f21020_0, 0;
    %jmp T_0.15;
T_0.6 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x138f20990_0, 0;
    %load/vec4 v0x138f210b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x138f21020_0, 0;
T_0.20 ;
    %jmp T_0.15;
T_0.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x138f20990_0, 0;
    %load/vec4 v0x138f210b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %load/vec4 v0x138f208c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f208c0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x138f21020_0, 0;
    %jmp T_0.25;
T_0.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x138f21020_0, 0;
T_0.25 ;
T_0.22 ;
    %jmp T_0.15;
T_0.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x138f20990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138f20a20_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x138f21020_0, 0;
    %jmp T_0.15;
T_0.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x138f20990_0, 0;
    %load/vec4 v0x138f20ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.26, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x138f21020_0, 0;
T_0.26 ;
    %jmp T_0.15;
T_0.10 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x138f20990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138f20e70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x138f21020_0, 0;
    %jmp T_0.15;
T_0.11 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x138f20990_0, 0;
    %load/vec4 v0x138f207a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.28, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x138f21020_0, 0;
T_0.28 ;
    %jmp T_0.15;
T_0.12 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x138f20990_0, 0;
    %load/vec4 v0x138f207a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.30, 8;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x138f21020_0, 0;
T_0.30 ;
    %jmp T_0.15;
T_0.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138f20700_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x138f21020_0, 0;
    %jmp T_0.15;
T_0.15 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x138f1e7d0;
T_1 ;
    %wait E_0x138f05450;
    %load/vec4 v0x138f1f950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x138f1fa60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x138f1f760_0;
    %assign/vec4 v0x138f1fa60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x138f1e7d0;
T_2 ;
    %wait E_0x138f1f400;
    %load/vec4 v0x138f1fa60_0;
    %store/vec4 v0x138f1f760_0, 0, 2;
    %load/vec4 v0x138f1fa60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x138f1f760_0, 0, 2;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x138f1f810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x138f1f760_0, 0, 2;
T_2.5 ;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x138f1f760_0, 0, 2;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x138f1f760_0, 0, 2;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x138f1e7d0;
T_3 ;
    %wait E_0x138f05450;
    %load/vec4 v0x138f1f950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x138f1faf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x138f1fba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x138f1f5b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x138f1f450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f1f640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138f1f8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f1f6d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f1f8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f1f6d0_0, 0;
    %load/vec4 v0x138f1fa60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x138f1faf0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_3.6, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f1f640_0, 0;
    %load/vec4 v0x138f1faf0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x138f1fba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x138f1f5b0_0, 0;
    %load/vec4 v0x138f1faf0_0;
    %assign/vec4 v0x138f1f450_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138f1f640_0, 0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x138f1faf0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 2, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v0x138f1fba0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x138f1f5b0_0, 0;
    %load/vec4 v0x138f1faf0_0;
    %subi 2, 0, 2;
    %assign/vec4 v0x138f1f450_0, 0;
T_3.7 ;
    %load/vec4 v0x138f1faf0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x138f1faf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138f1f6d0_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x138f1faf0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x138f1faf0_0, 0;
T_3.9 ;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138f1f8b0_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x138f21230;
T_4 ;
    %wait E_0x138f16600;
    %load/vec4 v0x138f21780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x138f21a00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x138f218e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f21510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f215c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x138f21850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x138f218e0_0, 0;
T_4.2 ;
    %load/vec4 v0x138f216f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138f21510_0, 0;
T_4.4 ;
    %load/vec4 v0x138f21510_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.8, 8;
    %load/vec4 v0x138f216f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x138f218e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x138f21a00_0, 4, 5;
    %load/vec4 v0x138f21a00_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x138f21a00_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x138f218e0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x138f218e0_0, 0;
T_4.6 ;
    %load/vec4 v0x138f218e0_0;
    %or/r;
    %load/vec4 v0x138f21a00_0;
    %parti/s 1, 0, 2;
    %or;
    %load/vec4 v0x138f21a00_0;
    %parti/s 1, 3, 3;
    %or;
    %assign/vec4 v0x138f215c0_0, 0;
    %load/vec4 v0x138f215c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f21510_0, 0;
T_4.9 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x138f21230;
T_5 ;
    %wait E_0x138f214b0;
    %pushi/vec4 0, 0, 3;
    %concati/vec4 0, 0, 3;
    %concati/vec4 0, 0, 2;
    %load/vec4 v0x138f21a00_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %load/vec4 v0x138f21a00_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x138f21970_0, 0, 12;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x138f16200;
T_6 ;
    %wait E_0x138f16600;
    %load/vec4 v0x138f169c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x138f16b20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x138f16930_0;
    %assign/vec4 v0x138f16b20_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x138f16200;
T_7 ;
    %wait E_0x138f166a0;
    %load/vec4 v0x138f16b20_0;
    %store/vec4 v0x138f16930_0, 0, 4;
    %load/vec4 v0x138f16b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x138f16930_0, 0, 4;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0x138f16a90_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %store/vec4 v0x138f16930_0, 0, 4;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x138f16880_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x138f16930_0, 0, 4;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x138f16930_0, 0, 4;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x138f16930_0, 0, 4;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x138f16200;
T_8 ;
    %wait E_0x138f16650;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x138f16bd0_0, 0, 12;
    %load/vec4 v0x138f16b20_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x138f16bd0_0, 0, 12;
    %jmp T_8.3;
T_8.0 ;
    %pushi/vec4 576, 0, 12;
    %store/vec4 v0x138f16bd0_0, 0, 12;
    %jmp T_8.3;
T_8.1 ;
    %pushi/vec4 1152, 0, 12;
    %store/vec4 v0x138f16bd0_0, 0, 12;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x138f16200;
T_9 ;
    %wait E_0x138f16600;
    %load/vec4 v0x138f169c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f16720_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x138f16930_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x138f16720_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x138f23b40;
T_10 ;
    %wait E_0x138f05450;
    %load/vec4 v0x138f24920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x138f24a40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x138f247f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x138f24560_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x138f24760_0;
    %assign/vec4 v0x138f24a40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x138f24560_0, 0;
    %load/vec4 v0x138f246d0_0;
    %load/vec4 v0x138f247f0_0;
    %cmp/ne;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x138f246d0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_10.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x138f24560_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x138f246d0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x138f24560_0, 0;
T_10.6 ;
T_10.5 ;
T_10.2 ;
    %load/vec4 v0x138f246d0_0;
    %assign/vec4 v0x138f247f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x138f23b40;
T_11 ;
    %wait E_0x138f24290;
    %load/vec4 v0x138f24a40_0;
    %store/vec4 v0x138f24760_0, 0, 2;
    %load/vec4 v0x138f246d0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x138f24760_0, 0, 2;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x138f246d0_0;
    %load/vec4 v0x138f247f0_0;
    %cmp/ne;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x138f246d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %load/vec4 v0x138f24a40_0;
    %store/vec4 v0x138f24760_0, 0, 2;
    %jmp T_11.7;
T_11.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x138f24760_0, 0, 2;
    %jmp T_11.7;
T_11.5 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x138f24760_0, 0, 2;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x138f23b40;
T_12 ;
    %wait E_0x138f24240;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x138f24af0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138f242f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138f24600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138f24440_0, 0, 1;
    %load/vec4 v0x138f24560_0;
    %store/vec4 v0x138f244d0_0, 0, 3;
    %load/vec4 v0x138f24a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x138f24af0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138f242f0_0, 0, 1;
    %jmp T_12.4;
T_12.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x138f24af0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138f242f0_0, 0, 1;
    %jmp T_12.4;
T_12.1 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x138f24af0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138f24600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138f242f0_0, 0, 1;
    %jmp T_12.4;
T_12.2 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x138f24af0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138f24440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138f242f0_0, 0, 1;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x138f21ba0;
T_13 ;
    %wait E_0x138f05450;
    %load/vec4 v0x138f23520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x138f233e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f23470_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x138f23350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x138f22c70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x138f23660_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x138f23830_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x138f238c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x138f23990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f22e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f232c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138f23100_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x138f23100_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x138f23100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x138f22fc0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x138f23100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x138f23060, 0, 4;
    %load/vec4 v0x138f23100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f23100_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f232c0_0, 0;
    %load/vec4 v0x138f233e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x138f233e0_0, 0;
    %jmp T_13.9;
T_13.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f22e50_0, 0;
    %load/vec4 v0x138f235b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %load/vec4 v0x138f22be0_0;
    %assign/vec4 v0x138f22c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f23470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138f22e50_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x138f233e0_0, 0;
T_13.10 ;
    %jmp T_13.9;
T_13.5 ;
    %fork t_1, S_0x138f22700;
    %jmp t_0;
    .scope S_0x138f22700;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138f228c0_0, 0, 32;
T_13.12 ;
    %load/vec4 v0x138f228c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_13.13, 5;
    %load/vec4 v0x138f23470_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %load/vec4 v0x138f228c0_0;
    %add;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_13.14, 5;
    %load/vec4 v0x138f22d00_0;
    %load/vec4 v0x138f228c0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %load/vec4 v0x138f23470_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %load/vec4 v0x138f228c0_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x138f22fc0, 0, 4;
T_13.14 ;
    %load/vec4 v0x138f228c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f228c0_0, 0, 32;
    %jmp T_13.12;
T_13.13 ;
    %end;
    .scope S_0x138f21ba0;
t_0 %join;
    %load/vec4 v0x138f23470_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_13.16, 5;
    %load/vec4 v0x138f22be0_0;
    %load/vec4 v0x138f23470_0;
    %pad/u 8;
    %add;
    %addi 1, 0, 8;
    %assign/vec4 v0x138f22c70_0, 0;
    %load/vec4 v0x138f23470_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x138f23470_0, 0;
    %jmp T_13.17;
T_13.16 ;
    %load/vec4 v0x138f22be0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x138f22c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f23470_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x138f233e0_0, 0;
T_13.17 ;
    %jmp T_13.9;
T_13.6 ;
    %fork t_3, S_0x138f22980;
    %jmp t_2;
    .scope S_0x138f22980;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138f22b50_0, 0, 32;
T_13.18 ;
    %load/vec4 v0x138f22b50_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_13.19, 5;
    %load/vec4 v0x138f23470_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %load/vec4 v0x138f22b50_0;
    %add;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_13.20, 5;
    %load/vec4 v0x138f22d00_0;
    %load/vec4 v0x138f22b50_0;
    %muli 16, 0, 32;
    %part/s 16;
    %load/vec4 v0x138f23470_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %load/vec4 v0x138f22b50_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x138f23060, 0, 4;
T_13.20 ;
    %load/vec4 v0x138f22b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f22b50_0, 0, 32;
    %jmp T_13.18;
T_13.19 ;
    %end;
    .scope S_0x138f21ba0;
t_2 %join;
    %load/vec4 v0x138f23470_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_13.22, 5;
    %load/vec4 v0x138f22be0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x138f23470_0;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x138f22c70_0, 0;
    %load/vec4 v0x138f23470_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x138f23470_0, 0;
    %jmp T_13.23;
T_13.22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f23470_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x138f23350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138f232c0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x138f233e0_0, 0;
T_13.23 ;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x138f23210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.24, 8;
    %load/vec4 v0x138f23350_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_13.26, 8;
    %load/vec4 v0x138f23350_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x138f22fc0, 4;
    %jmp/1 T_13.27, 8;
T_13.26 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_13.27, 8;
 ; End of false expr.
    %blend;
T_13.27;
    %assign/vec4 v0x138f23660_0, 0;
    %load/vec4 v0x138f23350_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_13.28, 8;
    %load/vec4 v0x138f23350_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x138f23060, 4;
    %jmp/1 T_13.29, 8;
T_13.28 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_13.29, 8;
 ; End of false expr.
    %blend;
T_13.29;
    %assign/vec4 v0x138f23830_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x138f238c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x138f23990_0, 0;
    %load/vec4 v0x138f23350_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_13.30, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x138f23350_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x138f233e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f22e50_0, 0;
    %jmp T_13.31;
T_13.30 ;
    %load/vec4 v0x138f23350_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x138f23350_0, 0;
T_13.31 ;
    %jmp T_13.25;
T_13.24 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x138f23660_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x138f23830_0, 0;
    %load/vec4 v0x138f23350_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x138f22fc0, 4;
    %assign/vec4 v0x138f238c0_0, 0;
    %load/vec4 v0x138f23350_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x138f23060, 4;
    %assign/vec4 v0x138f23990_0, 0;
    %load/vec4 v0x138f23350_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_13.32, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x138f23350_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x138f233e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f22e50_0, 0;
    %jmp T_13.33;
T_13.32 ;
    %load/vec4 v0x138f23350_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x138f23350_0, 0;
T_13.33 ;
T_13.25 ;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x138f04e30;
T_14 ;
    %wait E_0x138f05450;
    %load/vec4 v0x138f15e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x138f15fb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x138f15f00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x138f158b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x138f15d00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x138f15730_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x138f15bb0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x138f15960_0;
    %assign/vec4 v0x138f15d00_0, 0;
    %load/vec4 v0x138f15c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x138f15d00_0;
    %load/vec4 v0x138f15f00_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %part/u 16;
    %assign/vec4 v0x138f15730_0, 0;
    %load/vec4 v0x138f15fb0_0;
    %assign/vec4 v0x138f15bb0_0, 0;
    %load/vec4 v0x138f15fb0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x138f15fb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x138f15f00_0, 0;
    %load/vec4 v0x138f15800_0;
    %assign/vec4 v0x138f158b0_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x138f15fb0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x138f15fb0_0, 0;
    %load/vec4 v0x138f15f00_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x138f15f00_0, 0;
    %load/vec4 v0x138f15800_0;
    %load/vec4 v0x138f15db0_0;
    %add;
    %addi 1, 0, 8;
    %assign/vec4 v0x138f158b0_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x138f15f00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x138f15f00_0, 0;
T_14.7 ;
T_14.5 ;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x138f15800_0;
    %load/vec4 v0x138f15db0_0;
    %add;
    %assign/vec4 v0x138f158b0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x138f172b0;
T_15 ;
    %wait E_0x138f17890;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x138f18310_0, 0, 16;
    %load/vec4 v0x138f18620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x138f179c0_0;
    %store/vec4 v0x138f18310_0, 0, 16;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x138f186b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x138f17a80_0;
    %store/vec4 v0x138f18310_0, 0, 16;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x138f18740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x138f17b30_0;
    %store/vec4 v0x138f18310_0, 0, 16;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x138f172b0;
T_16 ;
    %wait E_0x138f17840;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x138f18930_0, 0, 16;
    %load/vec4 v0x138f189e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x138f18880_0;
    %store/vec4 v0x138f18930_0, 0, 16;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x138f172b0;
T_17 ;
    %wait E_0x138f16600;
    %load/vec4 v0x138f179c0_0;
    %assign/vec4 v0x138f17be0_0, 0;
    %load/vec4 v0x138f17a80_0;
    %assign/vec4 v0x138f17cd0_0, 0;
    %load/vec4 v0x138f17b30_0;
    %assign/vec4 v0x138f17d80_0, 0;
    %load/vec4 v0x138f183c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138f18260_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x138f18260_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x138f18260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x138f17e30, 0, 4;
    %load/vec4 v0x138f18260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f18260_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x138f17ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f187e0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x138f18090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138f18260_0, 0, 32;
T_17.6 ;
    %load/vec4 v0x138f18260_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_17.7, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x138f18260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x138f17e30, 0, 4;
    %load/vec4 v0x138f18260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f18260_0, 0, 32;
    %jmp T_17.6;
T_17.7 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x138f17ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f187e0_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f187e0_0, 0;
    %load/vec4 v0x138f181c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v0x138f17fe0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x138f17e30, 4;
    %load/vec4 v0x138f18310_0;
    %load/vec4 v0x138f18930_0;
    %mul;
    %add;
    %load/vec4 v0x138f17fe0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x138f17e30, 0, 4;
    %load/vec4 v0x138f17fe0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x138f17e30, 4;
    %load/vec4 v0x138f18310_0;
    %load/vec4 v0x138f18930_0;
    %mul;
    %add;
    %assign/vec4 v0x138f17ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138f187e0_0, 0;
T_17.8 ;
T_17.5 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x138f18b70;
T_18 ;
    %wait E_0x138f190e0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x138f19b30_0, 0, 16;
    %load/vec4 v0x138f19e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x138f19210_0;
    %store/vec4 v0x138f19b30_0, 0, 16;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x138f19eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x138f192d0_0;
    %store/vec4 v0x138f19b30_0, 0, 16;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x138f19f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x138f193a0_0;
    %store/vec4 v0x138f19b30_0, 0, 16;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x138f18b70;
T_19 ;
    %wait E_0x138f19090;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x138f1a140_0, 0, 16;
    %load/vec4 v0x138f1a1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x138f1a090_0;
    %store/vec4 v0x138f1a140_0, 0, 16;
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x138f18b70;
T_20 ;
    %wait E_0x138f16600;
    %load/vec4 v0x138f19210_0;
    %assign/vec4 v0x138f19430_0, 0;
    %load/vec4 v0x138f192d0_0;
    %assign/vec4 v0x138f19520_0, 0;
    %load/vec4 v0x138f193a0_0;
    %assign/vec4 v0x138f195d0_0, 0;
    %load/vec4 v0x138f19bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138f19aa0_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x138f19aa0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x138f19aa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x138f19670, 0, 4;
    %load/vec4 v0x138f19aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f19aa0_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x138f19700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f19ff0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x138f198f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138f19aa0_0, 0, 32;
T_20.6 ;
    %load/vec4 v0x138f19aa0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_20.7, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x138f19aa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x138f19670, 0, 4;
    %load/vec4 v0x138f19aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f19aa0_0, 0, 32;
    %jmp T_20.6;
T_20.7 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x138f19700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f19ff0_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f19ff0_0, 0;
    %load/vec4 v0x138f19a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %load/vec4 v0x138f19830_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x138f19670, 4;
    %load/vec4 v0x138f19b30_0;
    %load/vec4 v0x138f1a140_0;
    %mul;
    %add;
    %load/vec4 v0x138f19830_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x138f19670, 0, 4;
    %load/vec4 v0x138f19830_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x138f19670, 4;
    %load/vec4 v0x138f19b30_0;
    %load/vec4 v0x138f1a140_0;
    %mul;
    %add;
    %assign/vec4 v0x138f19700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138f19ff0_0, 0;
T_20.8 ;
T_20.5 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x138f1a380;
T_21 ;
    %wait E_0x138f1a900;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x138f1b3c0_0, 0, 16;
    %load/vec4 v0x138f1b710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x138f1aa30_0;
    %store/vec4 v0x138f1b3c0_0, 0, 16;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x138f1b7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x138f1aaf0_0;
    %store/vec4 v0x138f1b3c0_0, 0, 16;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x138f1b830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x138f1aba0_0;
    %store/vec4 v0x138f1b3c0_0, 0, 16;
T_21.4 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x138f1a380;
T_22 ;
    %wait E_0x138f1a8b0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x138f1b9e0_0, 0, 16;
    %load/vec4 v0x138f1ba90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x138f1b950_0;
    %store/vec4 v0x138f1b9e0_0, 0, 16;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x138f1a380;
T_23 ;
    %wait E_0x138f16600;
    %load/vec4 v0x138f1aa30_0;
    %assign/vec4 v0x138f1ac50_0, 0;
    %load/vec4 v0x138f1aaf0_0;
    %assign/vec4 v0x138f1ad40_0, 0;
    %load/vec4 v0x138f1aba0_0;
    %assign/vec4 v0x138f1adf0_0, 0;
    %load/vec4 v0x138f1b470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138f1b330_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x138f1b330_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x138f1b330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x138f1aea0, 0, 4;
    %load/vec4 v0x138f1b330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1b330_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x138f1af40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f1b8c0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x138f1b100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138f1b330_0, 0, 32;
T_23.6 ;
    %load/vec4 v0x138f1b330_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.7, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x138f1b330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x138f1aea0, 0, 4;
    %load/vec4 v0x138f1b330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1b330_0, 0, 32;
    %jmp T_23.6;
T_23.7 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x138f1af40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f1b8c0_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f1b8c0_0, 0;
    %load/vec4 v0x138f1b2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v0x138f1b070_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x138f1aea0, 4;
    %load/vec4 v0x138f1b3c0_0;
    %load/vec4 v0x138f1b9e0_0;
    %mul;
    %add;
    %load/vec4 v0x138f1b070_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x138f1aea0, 0, 4;
    %load/vec4 v0x138f1b070_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x138f1aea0, 4;
    %load/vec4 v0x138f1b3c0_0;
    %load/vec4 v0x138f1b9e0_0;
    %mul;
    %add;
    %assign/vec4 v0x138f1af40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138f1b8c0_0, 0;
T_23.8 ;
T_23.5 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x138f1bc20;
T_24 ;
    %wait E_0x138f1c190;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x138f1cbd0_0, 0, 16;
    %load/vec4 v0x138f1cec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x138f1c2c0_0;
    %store/vec4 v0x138f1cbd0_0, 0, 16;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x138f1cf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x138f1c380_0;
    %store/vec4 v0x138f1cbd0_0, 0, 16;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x138f1d000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x138f1c450_0;
    %store/vec4 v0x138f1cbd0_0, 0, 16;
T_24.4 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x138f1bc20;
T_25 ;
    %wait E_0x138f1c130;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x138f1d1f0_0, 0, 16;
    %load/vec4 v0x138f1d2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x138f1d140_0;
    %store/vec4 v0x138f1d1f0_0, 0, 16;
T_25.0 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x138f1bc20;
T_26 ;
    %wait E_0x138f16600;
    %load/vec4 v0x138f1c2c0_0;
    %assign/vec4 v0x138f1c4e0_0, 0;
    %load/vec4 v0x138f1c380_0;
    %assign/vec4 v0x138f1c5c0_0, 0;
    %load/vec4 v0x138f1c450_0;
    %assign/vec4 v0x138f1c660_0, 0;
    %load/vec4 v0x138f1cc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138f1cb30_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x138f1cb30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x138f1cb30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x138f1c710, 0, 4;
    %load/vec4 v0x138f1cb30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1cb30_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x138f1c7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f1d0a0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x138f1c980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138f1cb30_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x138f1cb30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_26.7, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x138f1cb30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x138f1c710, 0, 4;
    %load/vec4 v0x138f1cb30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f1cb30_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x138f1c7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f1d0a0_0, 0;
    %jmp T_26.5;
T_26.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f1d0a0_0, 0;
    %load/vec4 v0x138f1caa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %load/vec4 v0x138f1c8f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x138f1c710, 4;
    %load/vec4 v0x138f1cbd0_0;
    %load/vec4 v0x138f1d1f0_0;
    %mul;
    %add;
    %load/vec4 v0x138f1c8f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x138f1c710, 0, 4;
    %load/vec4 v0x138f1c8f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x138f1c710, 4;
    %load/vec4 v0x138f1cbd0_0;
    %load/vec4 v0x138f1d1f0_0;
    %mul;
    %add;
    %assign/vec4 v0x138f1c7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138f1d0a0_0, 0;
T_26.8 ;
T_26.5 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x138f04170;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138f27bb0_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x138f04170;
T_28 ;
    %delay 5000, 0;
    %load/vec4 v0x138f27bb0_0;
    %inv;
    %store/vec4 v0x138f27bb0_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x138f04170;
T_29 ;
    %vpi_call 2 108 "$dumpfile", "tb_top_nn.vcd" {0 0 0};
    %vpi_call 2 109 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x138f04170 {0 0 0};
    %end;
    .thread T_29;
    .scope S_0x138f04170;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138f27d60_0, 0, 32;
T_30.0 ;
    %load/vec4 v0x138f27d60_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_30.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x138f27d60_0;
    %store/vec4a v0x138f27e30, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x138f27d60_0;
    %store/vec4a v0x138f280a0, 4, 0;
    %load/vec4 v0x138f27d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x138f27d60_0, 0, 32;
    %jmp T_30.0;
T_30.1 ;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138f27e30, 4, 0;
    %pushi/vec4 65536, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138f27e30, 4, 0;
    %pushi/vec4 2147483648, 0, 63;
    %concati/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138f27e30, 4, 0;
    %pushi/vec4 2147483648, 0, 47;
    %concati/vec4 0, 0, 17;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138f27e30, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138f27e30, 4, 0;
    %pushi/vec4 65536, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138f27e30, 4, 0;
    %pushi/vec4 2147483648, 0, 63;
    %concati/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138f27e30, 4, 0;
    %pushi/vec4 2147483648, 0, 47;
    %concati/vec4 0, 0, 17;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138f27e30, 4, 0;
    %pushi/vec4 2147508224, 0, 45;
    %concati/vec4 131073, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138f280a0, 4, 0;
    %pushi/vec4 2147508224, 0, 45;
    %concati/vec4 131073, 0, 19;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x138f280a0, 4, 0;
    %end;
    .thread T_30;
    .scope S_0x138f04170;
T_31 ;
    %wait E_0x138f16600;
    %load/vec4 v0x138f27a00_0;
    %assign/vec4 v0x138f27a90_0, 0;
    %load/vec4 v0x138f27c40_0;
    %assign/vec4 v0x138f27cd0_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x138f04170;
T_32 ;
    %wait E_0x138f16600;
    %load/vec4 v0x138f27a00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.2, 9;
    %load/vec4 v0x138f27a90_0;
    %nor/r;
    %and;
T_32.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %vpi_call 2 158 "$display", "[%0t] busy  \342\206\221", $time {0 0 0};
T_32.0 ;
    %load/vec4 v0x138f27a00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.5, 9;
    %load/vec4 v0x138f27a90_0;
    %and;
T_32.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.3, 8;
    %vpi_call 2 159 "$display", "[%0t] busy  \342\206\223", $time {0 0 0};
T_32.3 ;
    %load/vec4 v0x138f27c40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.8, 9;
    %load/vec4 v0x138f27cd0_0;
    %nor/r;
    %and;
T_32.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %vpi_call 2 160 "$display", "[%0t] DONE \342\206\220 acc0=%0d  acc1=%0d  acc2=%0d  acc3=%0d", $time, v0x138f27530_0, v0x138f27650_0, v0x138f27760_0, v0x138f278f0_0 {0 0 0};
T_32.6 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x138f04170;
T_33 ;
    %wait E_0x138f16600;
    %load/vec4 v0x138f28490_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %vpi_call 2 167 "$display", "[%0t]   valid_out=%04b  acc0=%0d  acc1=%0d  acc2=%0d  acc3=%0d", $time, v0x138f28490_0, v0x138f27530_0, v0x138f27650_0, v0x138f27760_0, v0x138f278f0_0 {0 0 0};
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x138f04170;
T_34 ;
    %wait E_0x138f16600;
    %load/vec4 v0x138f28370_0;
    %assign/vec4 v0x138f28400_0, 0;
    %load/vec4 v0x138f28370_0;
    %load/vec4 v0x138f28400_0;
    %cmp/ne;
    %jmp/0xz  T_34.0, 6;
    %vpi_call 2 176 "$display", "[%0t]   top_ctrl: state %0d \342\206\222 %0d", $time, v0x138f28400_0, v0x138f28370_0 {0 0 0};
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x138f04170;
T_35 ;
    %wait E_0x138f16600;
    %load/vec4 v0x138f28570_0;
    %assign/vec4 v0x138f28600_0, 0;
    %load/vec4 v0x138f28570_0;
    %load/vec4 v0x138f28600_0;
    %cmp/ne;
    %jmp/0xz  T_35.0, 6;
    %vpi_call 2 185 "$display", "[%0t]   weight_mem_if: phase %0d \342\206\222 %0d  addr=%0d", $time, v0x138f28600_0, v0x138f28570_0, v0x138f286b0_0 {0 0 0};
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x138f04170;
T_36 ;
    %wait E_0x138f16600;
    %load/vec4 v0x138f281c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %vpi_call 2 193 "$display", "[%0t]   load_ready  \342\206\221", $time {0 0 0};
T_36.0 ;
    %load/vec4 v0x138f28130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %vpi_call 2 194 "$display", "[%0t]   layer_ready \342\206\221", $time {0 0 0};
T_36.2 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x138f04170;
T_37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138f28250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138f282e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138f27b20_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_37.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.1, 5;
    %jmp/1 T_37.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x138f16600;
    %jmp T_37.0;
T_37.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138f28250_0, 0, 1;
    %wait E_0x138f16600;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138f27b20_0, 0, 1;
    %wait E_0x138f16600;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138f27b20_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_37.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.3, 5;
    %jmp/1 T_37.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x138f16600;
    %jmp T_37.2;
T_37.3 ;
    %pop/vec4 1;
    %wait E_0x138f16600;
    %vpi_call 2 214 "$display", "[%0t] pulsing start", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138f282e0_0, 0, 1;
    %wait E_0x138f16600;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138f282e0_0, 0, 1;
    %pushi/vec4 300, 0, 32;
T_37.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_37.5, 5;
    %jmp/1 T_37.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x138f16600;
    %jmp T_37.4;
T_37.5 ;
    %pop/vec4 1;
    %vpi_call 2 220 "$display", "[%0t] TIMEOUT \342\200\224 done=%b busy=%b", $time, v0x138f27c40_0, v0x138f27a00_0 {0 0 0};
    %vpi_call 2 221 "$finish" {0 0 0};
    %end;
    .thread T_37;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "sim/tb_top_nn.v";
    "src/top_system.v";
    "src/memory_interface.v";
    "src/controllers.v";
    "src/mac_array.v";
    "src/mac_unit.v";
