Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jul 17 11:47:52 2020
| Host         : shivani-Lenovo-ideapad-320-15IKB running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.146        0.000                      0                10449        0.085        0.000                      0                10449        3.750        0.000                       0                  1757  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.146        0.000                      0                10449        0.085        0.000                      0                10449        3.750        0.000                       0                  1757  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 3.078ns (36.626%)  route 5.325ns (63.374%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        1.685     2.979    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y71         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/Q
                         net (fo=96, routed)          1.486     4.921    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/A1
    SLICE_X36Y66         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.441     5.362 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/RAMS64E_C/O
                         net (fo=1, routed)           0.000     5.362    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/OC
    SLICE_X36Y66         MUXF7 (Prop_muxf7_I1_O)      0.247     5.609 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/F7.B/O
                         net (fo=1, routed)           0.000     5.609    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/O0
    SLICE_X36Y66         MUXF8 (Prop_muxf8_I0_O)      0.098     5.707 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/F8/O
                         net (fo=1, routed)           0.879     6.586    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.319     6.905 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_25/O
                         net (fo=1, routed)           0.000     6.905    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_25_n_0
    SLICE_X31Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     7.122 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_9/O
                         net (fo=1, routed)           1.255     8.377    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_9_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I5_O)        0.299     8.676 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_1/O
                         net (fo=1, routed)           0.000     8.676    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_1_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.077 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.077    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.191 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.191    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__0_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.348 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__1/CO[1]
                         net (fo=3, routed)           1.065    10.413    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__1_n_2
    SLICE_X39Y96         LUT4 (Prop_lut4_I2_O)        0.329    10.742 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count[0]_i_1/O
                         net (fo=16, routed)          0.640    11.382    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count[0]_i_1_n_0
    SLICE_X37Y93         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        1.479    12.658    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/s00_axi_aclk
    SLICE_X37Y93         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[0]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X37Y93         FDRE (Setup_fdre_C_CE)      -0.205    12.528    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 3.078ns (36.626%)  route 5.325ns (63.374%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        1.685     2.979    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y71         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/Q
                         net (fo=96, routed)          1.486     4.921    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/A1
    SLICE_X36Y66         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.441     5.362 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/RAMS64E_C/O
                         net (fo=1, routed)           0.000     5.362    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/OC
    SLICE_X36Y66         MUXF7 (Prop_muxf7_I1_O)      0.247     5.609 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/F7.B/O
                         net (fo=1, routed)           0.000     5.609    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/O0
    SLICE_X36Y66         MUXF8 (Prop_muxf8_I0_O)      0.098     5.707 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/F8/O
                         net (fo=1, routed)           0.879     6.586    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.319     6.905 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_25/O
                         net (fo=1, routed)           0.000     6.905    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_25_n_0
    SLICE_X31Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     7.122 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_9/O
                         net (fo=1, routed)           1.255     8.377    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_9_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I5_O)        0.299     8.676 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_1/O
                         net (fo=1, routed)           0.000     8.676    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_1_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.077 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.077    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.191 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.191    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__0_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.348 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__1/CO[1]
                         net (fo=3, routed)           1.065    10.413    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__1_n_2
    SLICE_X39Y96         LUT4 (Prop_lut4_I2_O)        0.329    10.742 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count[0]_i_1/O
                         net (fo=16, routed)          0.640    11.382    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count[0]_i_1_n_0
    SLICE_X37Y93         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        1.479    12.658    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/s00_axi_aclk
    SLICE_X37Y93         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[1]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X37Y93         FDRE (Setup_fdre_C_CE)      -0.205    12.528    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 3.078ns (36.626%)  route 5.325ns (63.374%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        1.685     2.979    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y71         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/Q
                         net (fo=96, routed)          1.486     4.921    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/A1
    SLICE_X36Y66         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.441     5.362 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/RAMS64E_C/O
                         net (fo=1, routed)           0.000     5.362    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/OC
    SLICE_X36Y66         MUXF7 (Prop_muxf7_I1_O)      0.247     5.609 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/F7.B/O
                         net (fo=1, routed)           0.000     5.609    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/O0
    SLICE_X36Y66         MUXF8 (Prop_muxf8_I0_O)      0.098     5.707 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/F8/O
                         net (fo=1, routed)           0.879     6.586    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.319     6.905 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_25/O
                         net (fo=1, routed)           0.000     6.905    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_25_n_0
    SLICE_X31Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     7.122 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_9/O
                         net (fo=1, routed)           1.255     8.377    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_9_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I5_O)        0.299     8.676 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_1/O
                         net (fo=1, routed)           0.000     8.676    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_1_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.077 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.077    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.191 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.191    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__0_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.348 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__1/CO[1]
                         net (fo=3, routed)           1.065    10.413    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__1_n_2
    SLICE_X39Y96         LUT4 (Prop_lut4_I2_O)        0.329    10.742 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count[0]_i_1/O
                         net (fo=16, routed)          0.640    11.382    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count[0]_i_1_n_0
    SLICE_X37Y93         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        1.479    12.658    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/s00_axi_aclk
    SLICE_X37Y93         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[2]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X37Y93         FDRE (Setup_fdre_C_CE)      -0.205    12.528    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 3.078ns (36.626%)  route 5.325ns (63.374%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        1.685     2.979    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y71         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/Q
                         net (fo=96, routed)          1.486     4.921    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/A1
    SLICE_X36Y66         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.441     5.362 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/RAMS64E_C/O
                         net (fo=1, routed)           0.000     5.362    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/OC
    SLICE_X36Y66         MUXF7 (Prop_muxf7_I1_O)      0.247     5.609 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/F7.B/O
                         net (fo=1, routed)           0.000     5.609    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/O0
    SLICE_X36Y66         MUXF8 (Prop_muxf8_I0_O)      0.098     5.707 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/F8/O
                         net (fo=1, routed)           0.879     6.586    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.319     6.905 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_25/O
                         net (fo=1, routed)           0.000     6.905    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_25_n_0
    SLICE_X31Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     7.122 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_9/O
                         net (fo=1, routed)           1.255     8.377    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_9_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I5_O)        0.299     8.676 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_1/O
                         net (fo=1, routed)           0.000     8.676    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_1_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.077 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.077    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.191 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.191    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__0_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.348 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__1/CO[1]
                         net (fo=3, routed)           1.065    10.413    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__1_n_2
    SLICE_X39Y96         LUT4 (Prop_lut4_I2_O)        0.329    10.742 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count[0]_i_1/O
                         net (fo=16, routed)          0.640    11.382    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count[0]_i_1_n_0
    SLICE_X37Y93         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        1.479    12.658    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/s00_axi_aclk
    SLICE_X37Y93         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[3]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X37Y93         FDRE (Setup_fdre_C_CE)      -0.205    12.528    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 3.078ns (36.928%)  route 5.257ns (63.072%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        1.685     2.979    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y71         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/Q
                         net (fo=96, routed)          1.486     4.921    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/A1
    SLICE_X36Y66         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.441     5.362 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/RAMS64E_C/O
                         net (fo=1, routed)           0.000     5.362    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/OC
    SLICE_X36Y66         MUXF7 (Prop_muxf7_I1_O)      0.247     5.609 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/F7.B/O
                         net (fo=1, routed)           0.000     5.609    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/O0
    SLICE_X36Y66         MUXF8 (Prop_muxf8_I0_O)      0.098     5.707 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/F8/O
                         net (fo=1, routed)           0.879     6.586    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.319     6.905 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_25/O
                         net (fo=1, routed)           0.000     6.905    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_25_n_0
    SLICE_X31Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     7.122 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_9/O
                         net (fo=1, routed)           1.255     8.377    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_9_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I5_O)        0.299     8.676 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_1/O
                         net (fo=1, routed)           0.000     8.676    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_1_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.077 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.077    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.191 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.191    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__0_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.348 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__1/CO[1]
                         net (fo=3, routed)           0.953    10.301    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__1_n_2
    SLICE_X39Y96         LUT4 (Prop_lut4_I3_O)        0.329    10.630 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count[0]_i_1/O
                         net (fo=21, routed)          0.683    11.313    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count[0]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        1.480    12.659    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count_reg[4]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y94         FDRE (Setup_fdre_C_CE)      -0.205    12.529    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 3.078ns (36.928%)  route 5.257ns (63.072%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        1.685     2.979    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y71         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/Q
                         net (fo=96, routed)          1.486     4.921    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/A1
    SLICE_X36Y66         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.441     5.362 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/RAMS64E_C/O
                         net (fo=1, routed)           0.000     5.362    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/OC
    SLICE_X36Y66         MUXF7 (Prop_muxf7_I1_O)      0.247     5.609 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/F7.B/O
                         net (fo=1, routed)           0.000     5.609    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/O0
    SLICE_X36Y66         MUXF8 (Prop_muxf8_I0_O)      0.098     5.707 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/F8/O
                         net (fo=1, routed)           0.879     6.586    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.319     6.905 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_25/O
                         net (fo=1, routed)           0.000     6.905    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_25_n_0
    SLICE_X31Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     7.122 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_9/O
                         net (fo=1, routed)           1.255     8.377    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_9_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I5_O)        0.299     8.676 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_1/O
                         net (fo=1, routed)           0.000     8.676    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_1_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.077 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.077    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.191 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.191    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__0_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.348 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__1/CO[1]
                         net (fo=3, routed)           0.953    10.301    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__1_n_2
    SLICE_X39Y96         LUT4 (Prop_lut4_I3_O)        0.329    10.630 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count[0]_i_1/O
                         net (fo=21, routed)          0.683    11.313    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count[0]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        1.480    12.659    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count_reg[5]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y94         FDRE (Setup_fdre_C_CE)      -0.205    12.529    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 3.078ns (36.928%)  route 5.257ns (63.072%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        1.685     2.979    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y71         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/Q
                         net (fo=96, routed)          1.486     4.921    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/A1
    SLICE_X36Y66         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.441     5.362 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/RAMS64E_C/O
                         net (fo=1, routed)           0.000     5.362    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/OC
    SLICE_X36Y66         MUXF7 (Prop_muxf7_I1_O)      0.247     5.609 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/F7.B/O
                         net (fo=1, routed)           0.000     5.609    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/O0
    SLICE_X36Y66         MUXF8 (Prop_muxf8_I0_O)      0.098     5.707 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/F8/O
                         net (fo=1, routed)           0.879     6.586    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.319     6.905 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_25/O
                         net (fo=1, routed)           0.000     6.905    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_25_n_0
    SLICE_X31Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     7.122 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_9/O
                         net (fo=1, routed)           1.255     8.377    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_9_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I5_O)        0.299     8.676 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_1/O
                         net (fo=1, routed)           0.000     8.676    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_1_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.077 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.077    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.191 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.191    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__0_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.348 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__1/CO[1]
                         net (fo=3, routed)           0.953    10.301    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__1_n_2
    SLICE_X39Y96         LUT4 (Prop_lut4_I3_O)        0.329    10.630 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count[0]_i_1/O
                         net (fo=21, routed)          0.683    11.313    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count[0]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        1.480    12.659    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count_reg[6]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y94         FDRE (Setup_fdre_C_CE)      -0.205    12.529    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 3.078ns (36.928%)  route 5.257ns (63.072%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        1.685     2.979    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y71         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/Q
                         net (fo=96, routed)          1.486     4.921    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/A1
    SLICE_X36Y66         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.441     5.362 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/RAMS64E_C/O
                         net (fo=1, routed)           0.000     5.362    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/OC
    SLICE_X36Y66         MUXF7 (Prop_muxf7_I1_O)      0.247     5.609 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/F7.B/O
                         net (fo=1, routed)           0.000     5.609    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/O0
    SLICE_X36Y66         MUXF8 (Prop_muxf8_I0_O)      0.098     5.707 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/F8/O
                         net (fo=1, routed)           0.879     6.586    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.319     6.905 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_25/O
                         net (fo=1, routed)           0.000     6.905    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_25_n_0
    SLICE_X31Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     7.122 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_9/O
                         net (fo=1, routed)           1.255     8.377    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_9_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I5_O)        0.299     8.676 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_1/O
                         net (fo=1, routed)           0.000     8.676    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_1_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.077 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.077    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.191 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.191    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__0_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.348 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__1/CO[1]
                         net (fo=3, routed)           0.953    10.301    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__1_n_2
    SLICE_X39Y96         LUT4 (Prop_lut4_I3_O)        0.329    10.630 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count[0]_i_1/O
                         net (fo=21, routed)          0.683    11.313    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count[0]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        1.480    12.659    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count_reg[7]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y94         FDRE (Setup_fdre_C_CE)      -0.205    12.529    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_hit_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 3.078ns (37.250%)  route 5.185ns (62.750%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        1.685     2.979    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y71         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/Q
                         net (fo=96, routed)          1.486     4.921    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/A1
    SLICE_X36Y66         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.441     5.362 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/RAMS64E_C/O
                         net (fo=1, routed)           0.000     5.362    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/OC
    SLICE_X36Y66         MUXF7 (Prop_muxf7_I1_O)      0.247     5.609 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/F7.B/O
                         net (fo=1, routed)           0.000     5.609    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/O0
    SLICE_X36Y66         MUXF8 (Prop_muxf8_I0_O)      0.098     5.707 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/F8/O
                         net (fo=1, routed)           0.879     6.586    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.319     6.905 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_25/O
                         net (fo=1, routed)           0.000     6.905    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_25_n_0
    SLICE_X31Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     7.122 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_9/O
                         net (fo=1, routed)           1.255     8.377    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_9_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I5_O)        0.299     8.676 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_1/O
                         net (fo=1, routed)           0.000     8.676    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_1_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.077 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.077    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.191 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.191    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__0_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.348 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__1/CO[1]
                         net (fo=3, routed)           1.065    10.413    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__1_n_2
    SLICE_X39Y96         LUT4 (Prop_lut4_I2_O)        0.329    10.742 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count[0]_i_1/O
                         net (fo=16, routed)          0.499    11.241    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count[0]_i_1_n_0
    SLICE_X37Y94         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        1.479    12.658    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/s00_axi_aclk
    SLICE_X37Y94         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[4]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X37Y94         FDRE (Setup_fdre_C_CE)      -0.205    12.528    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -11.241    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 3.078ns (37.250%)  route 5.185ns (62.750%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        1.685     2.979    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y71         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[5]_rep__1/Q
                         net (fo=96, routed)          1.486     4.921    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/A1
    SLICE_X36Y66         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.441     5.362 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/RAMS64E_C/O
                         net (fo=1, routed)           0.000     5.362    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/OC
    SLICE_X36Y66         MUXF7 (Prop_muxf7_I1_O)      0.247     5.609 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/F7.B/O
                         net (fo=1, routed)           0.000     5.609    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/O0
    SLICE_X36Y66         MUXF8 (Prop_muxf8_I0_O)      0.098     5.707 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/F8/O
                         net (fo=1, routed)           0.879     6.586    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137_n_0
    SLICE_X31Y66         LUT6 (Prop_lut6_I5_O)        0.319     6.905 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_25/O
                         net (fo=1, routed)           0.000     6.905    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_25_n_0
    SLICE_X31Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     7.122 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_9/O
                         net (fo=1, routed)           1.255     8.377    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_9_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I5_O)        0.299     8.676 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_1/O
                         net (fo=1, routed)           0.000     8.676    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_i_1_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.077 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.077    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.191 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.191    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__0_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.348 f  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__1/CO[1]
                         net (fo=3, routed)           1.065    10.413    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/found_in_cache0_carry__1_n_2
    SLICE_X39Y96         LUT4 (Prop_lut4_I2_O)        0.329    10.742 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count[0]_i_1/O
                         net (fo=16, routed)          0.499    11.241    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count[0]_i_1_n_0
    SLICE_X37Y94         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        1.479    12.658    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/s00_axi_aclk
    SLICE_X37Y94         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[5]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X37Y94         FDRE (Setup_fdre_C_CE)      -0.205    12.528    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_miss_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -11.241    
  -------------------------------------------------------------------
                         slack                                  1.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.169%)  route 0.171ns (47.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        0.659     0.995    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q
                         net (fo=1, routed)           0.171     1.307    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[25]
    SLICE_X29Y99         LUT6 (Prop_lut6_I4_O)        0.045     1.352 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.352    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X29Y99         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        0.845     1.211    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.091     1.267    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.246ns (62.916%)  route 0.145ns (37.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        0.639     0.975    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X36Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.148     1.123 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.145     1.268    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[7]
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.098     1.366 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.366    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0_n_0
    SLICE_X36Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X36Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.121     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.498%)  route 0.169ns (54.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        0.658     0.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.169     1.304    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.231ns (40.764%)  route 0.336ns (59.236%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X40Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/Q
                         net (fo=6, routed)           0.167     1.200    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[2]
    SLICE_X39Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.245 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_3/O
                         net (fo=4, routed)           0.169     1.414    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0
    SLICE_X38Y101        LUT6 (Prop_lut6_I5_O)        0.045     1.459 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.459    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_1[0]
    SLICE_X38Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        0.911     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X38Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.120     1.362    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.189ns (48.603%)  route 0.200ns (51.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[28]/Q
                         net (fo=1, routed)           0.200     1.333    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[28]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.048     1.381 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[28]_i_1__1/O
                         net (fo=1, routed)           0.000     1.381    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[28]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[28]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.107     1.282    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.226ns (60.604%)  route 0.147ns (39.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        0.659     0.995    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=1, routed)           0.147     1.270    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X29Y99         LUT6 (Prop_lut6_I4_O)        0.098     1.368 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/axi_rdata[31]_i_1/O
                         net (fo=1, routed)           0.000     1.368    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X29Y99         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        0.845     1.211    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.933%)  route 0.180ns (56.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.180     1.233    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.129    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.672%)  route 0.161ns (53.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        0.577     0.913    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.161     1.215    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        0.577     0.913    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/axi_rdata_reg[17]/Q
                         net (fo=1, routed)           0.115     1.169    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X26Y99         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y99         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.063    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[4]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_768_1023_150_150/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.689%)  route 0.290ns (67.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        0.568     0.904    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y80         FDRE                                         r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/slv_reg0_reg[4]_rep__5/Q
                         net (fo=96, routed)          0.290     1.335    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_768_1023_150_150/A0
    SLICE_X30Y80         RAMS64E                                      r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_768_1023_150_150/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1757, routed)        0.834     1.200    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_768_1023_150_150/WCLK
    SLICE_X30Y80         RAMS64E                                      r  design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_768_1023_150_150/RAMS64E_A/CLK
                         clock pessimism             -0.283     0.917    
    SLICE_X30Y80         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.227    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_768_1023_150_150/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[2]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y71    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_0_255_145_145/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1536_1791_144_144/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1536_1791_144_144/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1536_1791_144_144/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1536_1791_144_144/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y71    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_0_255_145_145/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y71    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_0_255_145_145/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y71    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_0_255_145_145/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y69    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_138_138/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y69    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_138_138/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y72    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_0_255_143_143/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y66    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y66    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y66    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y66    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1024_1279_137_137/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y91    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1280_1535_130_130/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y82    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1280_1535_151_151/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y82    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1280_1535_151_151/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y82    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1280_1535_151_151/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y72    design_1_i/cache_regbank_0/inst/cache_regbank_v1_0_S00_AXI_inst/UIP/i1/cache_reg_1536_1791_145_145/RAMS64E_A/CLK



