// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "07/06/2015 11:37:43"

// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE0_Comm (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLOCK_50,
	reset_i);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	CLOCK_50;
input 	reset_i;

// Design Ports Information
// CLOCK_50	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset_i	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DE0_Comm_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8~portbdataout ;
wire \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11~portbdataout ;
wire \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12~portbdataout ;
wire \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2~portbdataout ;
wire \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4~portbdataout ;
wire \app|Add0~6_combout ;
wire \app|Add0~14_combout ;
wire \app|Add0~26_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12~portbdataout ;
wire \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4~portbdataout ;
wire \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13~portbdataout ;
wire \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5~portbdataout ;
wire \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7~portbdataout ;
wire \app|uart|sdr_delayed~q ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ;
wire \app|uart|vjtag|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_sdr~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9_combout ;
wire \app|Equal1~1_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \app|count~4_combout ;
wire \app|count~8_combout ;
wire \app|state~14_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout ;
wire \app|uart|Mux3~0_combout ;
wire \app|uart|Mux3~1_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp1_lsb|data_wire[3]~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~0_combout ;
wire \app|uart|Mux2~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \app|Selector4~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~13_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \reset_i~input_o ;
wire \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[14]~feeder_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ;
wire \~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ;
wire \app|uart|ir[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \app|uart|vjtag|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe12a[0]~feeder_combout ;
wire \reset|reset_counter[0]~2_combout ;
wire \reset|reset_counter[1]~3_combout ;
wire \reset|Add0~0_combout ;
wire \reset|reset_counter[2]~1_combout ;
wire \reset|reset_counter[3]~0_combout ;
wire \reset|Equal0~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~12_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~13_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wraclr|dffe12a[0]~feeder_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe12a[0]~feeder_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ;
wire \app|state~18_combout ;
wire \app|state.S_WRITE~q ;
wire \app|state.S_INIT~q ;
wire \app|state~17_combout ;
wire \app|state.S_START~q ;
wire \app|rd~0_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \CLOCK_50~input_o ;
wire \clock|altpll_component|auto_generated|wire_pll1_fbout ;
wire \clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wraclr|dffe12a[0]~feeder_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~12_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~q ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~1_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~1_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[11]~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ;
wire \app|uart|in|dcfifo_component|auto_generated|wrfull~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~q ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ;
wire \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9~portbdataout ;
wire \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10~portbdataout ;
wire \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8~portbdataout ;
wire \app|Equal0~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|ram_address_b[13]~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|fifo_ram|_~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~q ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ;
wire \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15~portbdataout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q ;
wire \app|uart|out|dcfifo_component|auto_generated|ram_address_b[13]~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|fifo_ram|_~0_combout ;
wire \app|uart|Mux0~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout ;
wire \app|uart|cdr_delayed~q ;
wire \app|uart|shift_buffer[0]~3_combout ;
wire \app|uart|shift_buffer[0]~0_combout ;
wire \app|uart|Mux0~1_combout ;
wire \app|uart|ir[1]~1_combout ;
wire \app|uart|shift_buffer[0]~2_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6~portbdataout ;
wire \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14~portbdataout ;
wire \app|uart|Mux1~0_combout ;
wire \app|uart|Mux1~1_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14~portbdataout ;
wire \app|uart|Mux2~1_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13~portbdataout ;
wire \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15~portbdataout ;
wire \app|Equal0~1_combout ;
wire \app|Equal0~2_combout ;
wire \app|state~15_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1~portbdataout ;
wire \app|uart|RXfl~q ;
wire \app|uart|shift_buffer[0]~1_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3~portbdataout ;
wire \app|uart|Mux4~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11~portbdataout ;
wire \app|uart|Mux4~1_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3~portbdataout ;
wire \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0~portbdataout ;
wire \app|Equal0~3_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5~portbdataout ;
wire \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7~portbdataout ;
wire \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6~portbdataout ;
wire \app|Equal0~4_combout ;
wire \app|state~13_combout ;
wire \app|state~16_combout ;
wire \app|state.S_WAIT~q ;
wire \app|rd~1_combout ;
wire \app|rd~q ;
wire \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~1_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~0_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~1_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~2_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ;
wire \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[14]~feeder_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~1_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q ;
wire \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[13]~feeder_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9_combout ;
wire \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \app|uart|in|dcfifo_component|auto_generated|int_rdempty~combout ;
wire \app|uart|RXmt~q ;
wire \app|state~12_combout ;
wire \app|state.S_READ~q ;
wire \app|Equal0~5_combout ;
wire \app|state~11_combout ;
wire \app|state.S_CNT~q ;
wire \app|Add0~0_combout ;
wire \app|count~0_combout ;
wire \app|count~1_combout ;
wire \app|Add0~1 ;
wire \app|Add0~3 ;
wire \app|Add0~5 ;
wire \app|Add0~7 ;
wire \app|Add0~8_combout ;
wire \app|count~5_combout ;
wire \app|Add0~9 ;
wire \app|Add0~10_combout ;
wire \app|count~6_combout ;
wire \app|Add0~11 ;
wire \app|Add0~12_combout ;
wire \app|count~7_combout ;
wire \app|Add0~13 ;
wire \app|Add0~15 ;
wire \app|Add0~17 ;
wire \app|Add0~19 ;
wire \app|Add0~20_combout ;
wire \app|count~11_combout ;
wire \app|Add0~18_combout ;
wire \app|count~10_combout ;
wire \app|Add0~16_combout ;
wire \app|count~9_combout ;
wire \app|Equal1~2_combout ;
wire \app|Add0~2_combout ;
wire \app|count~2_combout ;
wire \app|Add0~4_combout ;
wire \app|count~3_combout ;
wire \app|Equal1~0_combout ;
wire \app|Add0~21 ;
wire \app|Add0~22_combout ;
wire \app|count~12_combout ;
wire \app|Add0~23 ;
wire \app|Add0~24_combout ;
wire \app|count~13_combout ;
wire \app|count~14_combout ;
wire \app|Add0~25 ;
wire \app|Add0~27 ;
wire \app|Add0~28_combout ;
wire \app|count~15_combout ;
wire \app|Add0~29 ;
wire \app|Add0~30_combout ;
wire \app|count~16_combout ;
wire \app|Equal1~3_combout ;
wire \app|Equal1~4_combout ;
wire \app|wr~4_combout ;
wire \app|wr~5_combout ;
wire \app|wr~q ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~q ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ;
wire \app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~12_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~13_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q ;
wire \app|uart|out|dcfifo_component|auto_generated|wrptr_g[12]~feeder_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdempty_eq_comp1_lsb|data_wire[2]~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \app|uart|out|dcfifo_component|auto_generated|int_rdempty~combout ;
wire \app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10~portbdataout ;
wire \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2~portbdataout ;
wire \app|uart|Mux5~0_combout ;
wire \app|uart|Mux5~1_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9~portbdataout ;
wire \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1~portbdataout ;
wire \app|uart|out|dcfifo_component|auto_generated|wrfull~0_combout ;
wire \app|uart|TXfl~q ;
wire \app|uart|Mux6~0_combout ;
wire \app|uart|Mux6~1_combout ;
wire \app|uart|TXmt~q ;
wire \app|Selector5~0_combout ;
wire \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0~portbdataout ;
wire \app|uart|Mux7~0_combout ;
wire \app|uart|Mux7~1_combout ;
wire \app|uart|bypass[1]~feeder_combout ;
wire \app|uart|bypass[0]~0_combout ;
wire \app|uart|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDO ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;
wire [0:0] \app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a ;
wire [0:0] \app|uart|out|dcfifo_component|auto_generated|wraclr|dffe12a ;
wire [14:0] \app|uart|in|dcfifo_component|auto_generated|wrptr_g ;
wire [14:0] \app|uart|in|dcfifo_component|auto_generated|rdptr_g ;
wire [14:0] \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [3:0] \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [3:0] \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a ;
wire [0:0] \app|uart|in|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b ;
wire [0:0] \app|uart|in|dcfifo_component|auto_generated|fifo_ram|address_reg_b ;
wire [0:0] \app|uart|in|dcfifo_component|auto_generated|fifo_ram|addr_store_b ;
wire [1:0] \app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node ;
wire [0:0] \app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a ;
wire [0:0] \app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe12a ;
wire [0:0] \app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a ;
wire [0:0] \app|uart|in|dcfifo_component|auto_generated|wraclr|dffe12a ;
wire [4:0] \clock|altpll_component|auto_generated|wire_pll1_clk ;
wire [3:0] \reset|reset_counter ;
wire [7:0] \app|data_out ;
wire [15:0] \app|count ;
wire [7:0] \app|uart|shift_buffer ;
wire [1:0] \app|uart|ir ;
wire [1:0] \app|uart|bypass ;
wire [14:0] \app|uart|out|dcfifo_component|auto_generated|wrptr_g ;
wire [14:0] \app|uart|out|dcfifo_component|auto_generated|rdptr_g ;
wire [14:0] \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [3:0] \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a ;
wire [3:0] \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a ;
wire [0:0] \app|uart|out|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b ;
wire [0:0] \app|uart|out|dcfifo_component|auto_generated|fifo_ram|address_reg_b ;
wire [0:0] \app|uart|out|dcfifo_component|auto_generated|fifo_ram|addr_store_b ;
wire [1:0] \app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node ;
wire [0:0] \app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a ;
wire [0:0] \app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe12a ;

wire [0:0] \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus ;
wire [4:0] \clock|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15_PORTBDATAOUT_bus ;
wire [0:0] \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7_PORTBDATAOUT_bus ;

assign \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8~portbdataout  = \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8_PORTBDATAOUT_bus [0];

assign \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0~portbdataout  = \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [0];

assign \clock|altpll_component|auto_generated|wire_pll1_clk [0] = \clock|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \clock|altpll_component|auto_generated|wire_pll1_clk [1] = \clock|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \clock|altpll_component|auto_generated|wire_pll1_clk [2] = \clock|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \clock|altpll_component|auto_generated|wire_pll1_clk [3] = \clock|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \clock|altpll_component|auto_generated|wire_pll1_clk [4] = \clock|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9~portbdataout  = \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9_PORTBDATAOUT_bus [0];

assign \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1~portbdataout  = \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1_PORTBDATAOUT_bus [0];

assign \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10~portbdataout  = \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10_PORTBDATAOUT_bus [0];

assign \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2~portbdataout  = \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2_PORTBDATAOUT_bus [0];

assign \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8~portbdataout  = \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8_PORTBDATAOUT_bus [0];

assign \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9~portbdataout  = \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9_PORTBDATAOUT_bus [0];

assign \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10~portbdataout  = \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10_PORTBDATAOUT_bus [0];

assign \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11~portbdataout  = \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11_PORTBDATAOUT_bus [0];

assign \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13~portbdataout  = \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13_PORTBDATAOUT_bus [0];

assign \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14~portbdataout  = \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14_PORTBDATAOUT_bus [0];

assign \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12~portbdataout  = \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12_PORTBDATAOUT_bus [0];

assign \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15~portbdataout  = \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15_PORTBDATAOUT_bus [0];

assign \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0~portbdataout  = \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus [0];

assign \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1~portbdataout  = \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1_PORTBDATAOUT_bus [0];

assign \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2~portbdataout  = \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2_PORTBDATAOUT_bus [0];

assign \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3~portbdataout  = \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3_PORTBDATAOUT_bus [0];

assign \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5~portbdataout  = \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5_PORTBDATAOUT_bus [0];

assign \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6~portbdataout  = \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6_PORTBDATAOUT_bus [0];

assign \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4~portbdataout  = \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4_PORTBDATAOUT_bus [0];

assign \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7~portbdataout  = \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7_PORTBDATAOUT_bus [0];

assign \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11~portbdataout  = \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11_PORTBDATAOUT_bus [0];

assign \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3~portbdataout  = \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3_PORTBDATAOUT_bus [0];

assign \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12~portbdataout  = \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12_PORTBDATAOUT_bus [0];

assign \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4~portbdataout  = \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4_PORTBDATAOUT_bus [0];

assign \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13~portbdataout  = \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13_PORTBDATAOUT_bus [0];

assign \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5~portbdataout  = \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5_PORTBDATAOUT_bus [0];

assign \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14~portbdataout  = \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14_PORTBDATAOUT_bus [0];

assign \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6~portbdataout  = \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6_PORTBDATAOUT_bus [0];

assign \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15~portbdataout  = \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15_PORTBDATAOUT_bus [0];

assign \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7~portbdataout  = \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7_PORTBDATAOUT_bus [0];

// Location: M9K_X25_Y20_N0
cycloneiii_ram_block \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 (
	.portawe(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [1]),
	.ena1(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\app|data_out [0]}),
	.portaaddr({\app|uart|out|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .clk0_core_clock_enable = "ena0";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .clk1_output_clock_enable = "ena1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .data_interleave_offset_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .data_interleave_width_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:out|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .operation_mode = "dual_port";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_address_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_byte_enable_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_data_out_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_data_out_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_first_bit_number = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_address_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_address_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_data_out_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_data_out_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_first_bit_number = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_read_enable_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y10_N0
cycloneiii_ram_block \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 (
	.portawe(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [1]),
	.ena1(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\app|uart|shift_buffer [3]}),
	.portaaddr({\app|uart|in|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .clk0_core_clock_enable = "ena0";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .clk1_output_clock_enable = "ena1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .data_interleave_offset_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .data_interleave_width_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:in|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .operation_mode = "dual_port";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_address_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_byte_enable_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_data_out_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_data_out_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_first_bit_number = 3;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_address_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_address_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_data_out_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_data_out_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_first_bit_number = 3;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_read_enable_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y11_N0
cycloneiii_ram_block \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 (
	.portawe(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [1]),
	.ena1(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\app|uart|shift_buffer [4]}),
	.portaaddr({\app|uart|in|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .clk0_core_clock_enable = "ena0";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .clk1_output_clock_enable = "ena1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .data_interleave_offset_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .data_interleave_width_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:in|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .operation_mode = "dual_port";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_address_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_byte_enable_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_data_out_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_data_out_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_first_bit_number = 4;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_address_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_address_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_data_out_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_data_out_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_first_bit_number = 4;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_read_enable_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y17_N0
cycloneiii_ram_block \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 (
	.portawe(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [0]),
	.ena1(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\app|uart|shift_buffer [2]}),
	.portaaddr({\app|uart|in|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .clk0_core_clock_enable = "ena0";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .clk1_output_clock_enable = "ena1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .data_interleave_offset_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .data_interleave_width_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:in|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .operation_mode = "dual_port";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_address_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_byte_enable_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_data_out_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_data_out_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_first_bit_number = 2;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_address_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_address_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_data_out_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_data_out_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_first_bit_number = 2;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_read_enable_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y12_N0
cycloneiii_ram_block \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 (
	.portawe(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [0]),
	.ena1(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\app|uart|shift_buffer [4]}),
	.portaaddr({\app|uart|in|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .clk0_core_clock_enable = "ena0";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .clk1_output_clock_enable = "ena1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .data_interleave_offset_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .data_interleave_width_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:in|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .operation_mode = "dual_port";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_address_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_byte_enable_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_data_out_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_data_out_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_first_bit_number = 4;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_address_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_address_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_data_out_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_data_out_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_first_bit_number = 4;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_read_enable_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneiii_lcell_comb \app|Add0~6 (
// Equation(s):
// \app|Add0~6_combout  = (\app|count [3] & (!\app|Add0~5 )) # (!\app|count [3] & ((\app|Add0~5 ) # (GND)))
// \app|Add0~7  = CARRY((!\app|Add0~5 ) # (!\app|count [3]))

	.dataa(\app|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\app|Add0~5 ),
	.combout(\app|Add0~6_combout ),
	.cout(\app|Add0~7 ));
// synopsys translate_off
defparam \app|Add0~6 .lut_mask = 16'h5A5F;
defparam \app|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneiii_lcell_comb \app|Add0~14 (
// Equation(s):
// \app|Add0~14_combout  = (\app|count [7] & (!\app|Add0~13 )) # (!\app|count [7] & ((\app|Add0~13 ) # (GND)))
// \app|Add0~15  = CARRY((!\app|Add0~13 ) # (!\app|count [7]))

	.dataa(\app|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\app|Add0~13 ),
	.combout(\app|Add0~14_combout ),
	.cout(\app|Add0~15 ));
// synopsys translate_off
defparam \app|Add0~14 .lut_mask = 16'h5A5F;
defparam \app|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneiii_lcell_comb \app|Add0~26 (
// Equation(s):
// \app|Add0~26_combout  = (\app|count [13] & (!\app|Add0~25 )) # (!\app|count [13] & ((\app|Add0~25 ) # (GND)))
// \app|Add0~27  = CARRY((!\app|Add0~25 ) # (!\app|count [13]))

	.dataa(gnd),
	.datab(\app|count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\app|Add0~25 ),
	.combout(\app|Add0~26_combout ),
	.cout(\app|Add0~27 ));
// synopsys translate_off
defparam \app|Add0~26 .lut_mask = 16'h3C3F;
defparam \app|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X25_Y18_N0
cycloneiii_ram_block \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 (
	.portawe(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [1]),
	.ena1(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\app|data_out [4]}),
	.portaaddr({\app|uart|out|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .clk0_core_clock_enable = "ena0";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .clk1_output_clock_enable = "ena1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .data_interleave_offset_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .data_interleave_width_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:out|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .operation_mode = "dual_port";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_address_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_byte_enable_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_data_out_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_data_out_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_first_bit_number = 4;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_address_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_address_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_data_out_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_data_out_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_first_bit_number = 4;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .port_b_read_enable_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y18_N0
cycloneiii_ram_block \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 (
	.portawe(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [0]),
	.ena1(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\app|data_out [4]}),
	.portaaddr({\app|uart|out|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .clk0_core_clock_enable = "ena0";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .clk1_output_clock_enable = "ena1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .data_interleave_offset_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .data_interleave_width_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:out|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .operation_mode = "dual_port";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_address_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_byte_enable_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_data_out_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_data_out_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_first_bit_number = 4;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_address_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_address_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_data_out_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_data_out_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_first_bit_number = 4;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .port_b_read_enable_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y21_N0
cycloneiii_ram_block \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 (
	.portawe(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [1]),
	.ena1(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\~GND~combout }),
	.portaaddr({\app|uart|out|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .clk0_core_clock_enable = "ena0";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .clk1_output_clock_enable = "ena1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .data_interleave_offset_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .data_interleave_width_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:out|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .operation_mode = "dual_port";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_address_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_byte_enable_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_data_out_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_data_out_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_first_bit_number = 5;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_address_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_address_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_data_out_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_data_out_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_first_bit_number = 5;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_read_enable_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y24_N0
cycloneiii_ram_block \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 (
	.portawe(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [0]),
	.ena1(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\~GND~combout }),
	.portaaddr({\app|uart|out|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .clk0_core_clock_enable = "ena0";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .clk1_output_clock_enable = "ena1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .data_interleave_offset_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .data_interleave_width_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:out|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .operation_mode = "dual_port";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_address_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_byte_enable_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_data_out_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_data_out_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_first_bit_number = 5;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_address_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_address_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_data_out_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_data_out_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_first_bit_number = 5;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_read_enable_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y24_N0
cycloneiii_ram_block \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 (
	.portawe(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [0]),
	.ena1(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\~GND~combout }),
	.portaaddr({\app|uart|out|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .clk0_core_clock_enable = "ena0";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .clk1_output_clock_enable = "ena1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .data_interleave_offset_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .data_interleave_width_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:out|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .operation_mode = "dual_port";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_address_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_byte_enable_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_data_out_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_data_out_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_first_bit_number = 7;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_address_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_address_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_data_out_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_data_out_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_first_bit_number = 7;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_read_enable_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X15_Y19_N25
dffeas \app|uart|sdr_delayed (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|vjtag|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_sdr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|sdr_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|sdr_delayed .is_wysiwyg = "true";
defparam \app|uart|sdr_delayed .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N17
dffeas \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N24
cycloneiii_lcell_comb \app|uart|vjtag|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_sdr~0 (
// Equation(s):
// \app|uart|vjtag|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_sdr~0_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q  & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4] & 
// !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\app|uart|vjtag|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|vjtag|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_sdr~0 .lut_mask = 16'h0808;
defparam \app|uart|vjtag|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N13
dffeas \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [6]),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [6] & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q  & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q  $ (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [7])))) # (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [6] & 
// (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q  & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q  $ (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [7]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h8241;
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N19
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N27
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N31
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9_combout  = (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [0] & (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [0] & 
// (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [1] $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [1])))) # (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [0] & 
// (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [0] & (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [1] $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [1]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9 .lut_mask = 16'h8241;
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N13
dffeas \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[14] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [14]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[14] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N7
dffeas \app|count[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \app|count[3] .is_wysiwyg = "true";
defparam \app|count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N25
dffeas \app|count[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \app|count[7] .is_wysiwyg = "true";
defparam \app|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneiii_lcell_comb \app|Equal1~1 (
// Equation(s):
// \app|Equal1~1_combout  = (((!\app|count [7]) # (!\app|count [4])) # (!\app|count [6])) # (!\app|count [5])

	.dataa(\app|count [5]),
	.datab(\app|count [6]),
	.datac(\app|count [4]),
	.datad(\app|count [7]),
	.cin(gnd),
	.combout(\app|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|Equal1~1 .lut_mask = 16'h7FFF;
defparam \app|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout  = (\app|uart|out|dcfifo_component|auto_generated|wrptr_g [0] & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [0] & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [1] $ (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g [1])))) # (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g [0] & (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [0] & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [1] $ (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g [1]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [0]),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h8241;
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout  = (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  & (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [0] & 
// (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [1])))) # (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [0] & (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [1]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h4182;
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout  = (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [7] & (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q  & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [6] $ (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q )))) # (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [7] & 
// (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q  & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [6] $ (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q ))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h9009;
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout  = (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q  & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [5] & 
// (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q  $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [4])))) # (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [5] & (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q  $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [4]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'h8241;
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout  = (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q  & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [2] & 
// (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [3])))) # (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [2] & (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [3]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 .lut_mask = 16'h8421;
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout  = (\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout  & 
// (\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout  & (\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout  & 
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 .lut_mask = 16'h8000;
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout  = (\app|uart|out|dcfifo_component|auto_generated|wrptr_g [7] & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [7] & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [6] $ (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g [6])))) # (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g [7] & (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [7] & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [6] $ (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g [6]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 .lut_mask = 16'h8241;
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout  = (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [5] & (\app|uart|out|dcfifo_component|auto_generated|wrptr_g [5] & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [4] $ (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g [4])))) # (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [5] & (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g [5] & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [4] $ (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g [4]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [5]),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7 .lut_mask = 16'h8241;
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout  = (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [3] & (\app|uart|out|dcfifo_component|auto_generated|wrptr_g [3] & 
// (\app|uart|out|dcfifo_component|auto_generated|wrptr_g [2] $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [2])))) # (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [3] & (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g [3] & 
// (\app|uart|out|dcfifo_component|auto_generated|wrptr_g [2] $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [2]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [2]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8 .lut_mask = 16'h9009;
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9_combout  = (\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout  & 
// (\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout  & (\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout  & 
// !\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9 .lut_mask = 16'h0080;
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10_combout  = (\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout  & 
// ((\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ) # ((\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9_combout  & 
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout )))) # (!\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout  & 
// (((\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9_combout  & \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9_combout ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10 .lut_mask = 16'hF888;
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout  = (\app|uart|out|dcfifo_component|auto_generated|wrptr_g [12] & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [12] & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [14] $ (\app|uart|out|dcfifo_component|auto_generated|wrptr_g [14])))) # (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g [12] & (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [12] & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [14] $ (\app|uart|out|dcfifo_component|auto_generated|wrptr_g [14]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [12]),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [14]),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [14]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [12]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h2814;
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N22
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout  = (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q  & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [8] & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [11] $ (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q )))) # (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [8] & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [11] $ (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q ))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [8]),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [11]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7 .lut_mask = 16'h9009;
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q  & (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q  & \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h0100;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneiii_lcell_comb \app|count~4 (
// Equation(s):
// \app|count~4_combout  = (\reset|Equal0~0_combout  & (\app|state.S_CNT~q  & ((\app|Add0~6_combout ) # (!\app|Equal1~4_combout ))))

	.dataa(\reset|Equal0~0_combout ),
	.datab(\app|state.S_CNT~q ),
	.datac(\app|Equal1~4_combout ),
	.datad(\app|Add0~6_combout ),
	.cin(gnd),
	.combout(\app|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \app|count~4 .lut_mask = 16'h8808;
defparam \app|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneiii_lcell_comb \app|count~8 (
// Equation(s):
// \app|count~8_combout  = (\reset|Equal0~0_combout  & (\app|state.S_CNT~q  & ((\app|Add0~14_combout ) # (!\app|Equal1~4_combout ))))

	.dataa(\reset|Equal0~0_combout ),
	.datab(\app|state.S_CNT~q ),
	.datac(\app|Equal1~4_combout ),
	.datad(\app|Add0~14_combout ),
	.cin(gnd),
	.combout(\app|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \app|count~8 .lut_mask = 16'h8808;
defparam \app|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneiii_lcell_comb \app|state~14 (
// Equation(s):
// \app|state~14_combout  = (\app|state.S_CNT~q  & (((\app|uart|RXmt~q  & \app|state.S_WAIT~q )) # (!\app|Equal1~4_combout ))) # (!\app|state.S_CNT~q  & (((\app|uart|RXmt~q  & \app|state.S_WAIT~q ))))

	.dataa(\app|state.S_CNT~q ),
	.datab(\app|Equal1~4_combout ),
	.datac(\app|uart|RXmt~q ),
	.datad(\app|state.S_WAIT~q ),
	.cin(gnd),
	.combout(\app|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \app|state~14 .lut_mask = 16'hF222;
defparam \app|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N3
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[3] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[3] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N15
dffeas \app|uart|shift_buffer[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|shift_buffer[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|shift_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|shift_buffer[4] .is_wysiwyg = "true";
defparam \app|uart|shift_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N31
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[3] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N6
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~0_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q  & (!\app|uart|ir [0] & (\app|uart|ir [1] & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q )))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(\app|uart|ir [0]),
	.datac(\app|uart|ir [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~0 .lut_mask = 16'h0020;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~10 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout  = \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q  $ (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q  $ 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q ))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q ),
	.datab(gnd),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~10 .lut_mask = 16'hA55A;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N21
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N9
dffeas \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N13
dffeas \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [4]),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N25
dffeas \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N27
dffeas \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [3]),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout  = (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [3] & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [3] & 
// (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [2] $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [2])))) # (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [3] & 
// (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [3] & (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [2] $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [2]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.datab(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [3]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 .lut_mask = 16'h8421;
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N18
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q  & (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [7] & 
// (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q  $ (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [6])))) # (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q  & 
// (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [7] & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q  $ (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [6]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 .lut_mask = 16'h8421;
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N14
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout  = (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [4] & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  & 
// (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q  $ (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [5])))) # (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [4] & 
// (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q  $ (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [5]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7 .lut_mask = 16'h8241;
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N26
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  & (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [3] & 
// (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [2])))) # (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  & 
// (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [3] & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [2]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8 .lut_mask = 16'h8421;
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N6
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout  & 
// (\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout  & 
// \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9 .lut_mask = 16'h8000;
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N19
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N13
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g[13] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [13]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[13] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [13] & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [13] & 
// (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [10] $ (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [10])))) # (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [13] & 
// (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [13] & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [10] $ (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [10]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [13]),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [10]),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [13]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h8421;
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N17
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g[12] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[12] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N27
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g[14] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [14]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[14] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N26
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [14] & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [14] & 
// (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [12] $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [12])))) # (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [14] & 
// (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [14] & (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [12] $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [12]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [14]),
	.datab(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [12]),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [14]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [12]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h8421;
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N5
dffeas \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [8]),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q  & (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [8] & 
// (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [11] $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q )))) # (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q  & 
// (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [8] & (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [11] $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.datac(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6 .lut_mask = 16'h9009;
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cycloneiii_lcell_comb \app|uart|Mux3~0 (
// Equation(s):
// \app|uart|Mux3~0_combout  = (\app|uart|out|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12~portbdataout )) # 
// (!\app|uart|out|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4~portbdataout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a12~portbdataout ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a4~portbdataout ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\app|uart|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|Mux3~0 .lut_mask = 16'hACAC;
defparam \app|uart|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneiii_lcell_comb \app|uart|Mux3~1 (
// Equation(s):
// \app|uart|Mux3~1_combout  = (\app|uart|shift_buffer[0]~0_combout  & ((\app|uart|Mux3~0_combout ) # ((\app|uart|shift_buffer [5] & !\app|uart|shift_buffer[0]~3_combout )))) # (!\app|uart|shift_buffer[0]~0_combout  & (\app|uart|shift_buffer [5] & 
// (!\app|uart|shift_buffer[0]~3_combout )))

	.dataa(\app|uart|shift_buffer[0]~0_combout ),
	.datab(\app|uart|shift_buffer [5]),
	.datac(\app|uart|shift_buffer[0]~3_combout ),
	.datad(\app|uart|Mux3~0_combout ),
	.cin(gnd),
	.combout(\app|uart|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|Mux3~1 .lut_mask = 16'hAE0C;
defparam \app|uart|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~10 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~q  $ (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~q  $ 
// (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q ))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~q ),
	.datac(gnd),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~10 .lut_mask = 16'h9966;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout  = (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q  & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [5] & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q  $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [4])))) # (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q  & 
// (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [5] & (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q  $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [4]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h8421;
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp1_lsb|data_wire[3]~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp1_lsb|data_wire[3]~0_combout  = \app|uart|in|dcfifo_component|auto_generated|rdptr_g [7] $ (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [7]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp1_lsb|data_wire[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp1_lsb|data_wire[3]~0 .lut_mask = 16'h0FF0;
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp1_lsb|data_wire[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout  = (\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// (!\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp1_lsb|data_wire[3]~0_combout  & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [6] $ (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q ))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp1_lsb|data_wire[3]~0_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h0082;
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout  = (\app|uart|in|dcfifo_component|auto_generated|wrptr_g [5] & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [5] & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g [4] $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [4])))) # (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g [5] & (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [5] & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g [4] $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [4]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 .lut_mask = 16'h9009;
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [0] & (\app|uart|in|dcfifo_component|auto_generated|wrptr_g [0] & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g [1] $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [1])))) # (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [0] & (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g [0] & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g [1] $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [1]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [0]),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9 .lut_mask = 16'h9009;
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout  = (\app|uart|in|dcfifo_component|auto_generated|wrptr_g [12] & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [12] & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g [14] $ (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [14])))) # (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g [12] & (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [12] & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g [14] $ (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [14]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [12]),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [12]),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [14]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [14]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h0990;
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [13] & (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g [13] & 
// (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [10] $ (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g [10])))) # (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [13] & (\app|uart|in|dcfifo_component|auto_generated|wrptr_g [13] & 
// (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [10] $ (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g [10]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [13]),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [10]),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [13]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [10]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h4812;
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [11] & (\app|uart|in|dcfifo_component|auto_generated|wrptr_g [11] & 
// (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [8] $ (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g [8])))) # (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [11] & (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g [11] & 
// (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [8] $ (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g [8]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [11]),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [8]),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [8]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [11]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'h8241;
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout  = (\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout  & 
// (\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout  & \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 .lut_mask = 16'h8080;
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N16
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout  = (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~q  & (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [14] & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q  $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [12])))) # (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~q  & 
// (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [14] & (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q  $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [12]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [12]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [14]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 .lut_mask = 16'h4182;
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N18
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [13] & (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~q  & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q  $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [10])))) # (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [13] & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~q  & (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q  $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [10]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [13]),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [10]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 .lut_mask = 16'h4182;
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N2
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout  = (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q  & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [8] & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q  $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [11])))) # (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q  & 
// (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [8] & (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q  $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [11]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [11]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6 .lut_mask = 16'h8241;
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N6
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout  = (\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout  & 
// (\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout  & \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout ))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7 .lut_mask = 16'h8080;
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N28
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout  = (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout  & 
// (\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout  & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [9] $ (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q )))) # 
// (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout  & (((\app|uart|in|dcfifo_component|auto_generated|rdptr_g [9]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [9]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8 .lut_mask = 16'hB038;
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9_combout  = (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout  & 
// (((\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout )))) # (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout  & 
// (\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout  & (\app|uart|in|dcfifo_component|auto_generated|wrptr_g [9] $ (!\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout 
// ))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [9]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9 .lut_mask = 16'hEA04;
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N26
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & (\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h4000;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~0_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ) # ((\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ) # 
// (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~0 .lut_mask = 16'hEFEF;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  & \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h0100;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N14
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~0_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ) # ((\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ) # 
// (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ),
	.datab(gnd),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~0 .lut_mask = 16'hFFAF;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneiii_lcell_comb \app|uart|Mux2~0 (
// Equation(s):
// \app|uart|Mux2~0_combout  = (\app|uart|out|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13~portbdataout )) # 
// (!\app|uart|out|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5~portbdataout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a13~portbdataout ),
	.datab(gnd),
	.datac(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a5~portbdataout ),
	.cin(gnd),
	.combout(\app|uart|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|Mux2~0 .lut_mask = 16'hAFA0;
defparam \app|uart|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N18
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~0_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ) # ((\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ) # 
// ((\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ) # (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~0 .lut_mask = 16'hFFFE;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N16
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~0_combout  = ((\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ) # ((\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ) # 
// (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ))) # (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q )

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~0 .lut_mask = 16'hFFFD;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \app|data_out[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \app|data_out[4] .is_wysiwyg = "true";
defparam \app|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  & (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout  & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  & !\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|parity5~q )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0040;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N23
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneiii_lcell_comb \app|Selector4~0 (
// Equation(s):
// \app|Selector4~0_combout  = (\app|state.S_START~q ) # ((\app|data_out [4] & !\app|state.S_CNT~q ))

	.dataa(gnd),
	.datab(\app|state.S_START~q ),
	.datac(\app|data_out [4]),
	.datad(\app|state.S_CNT~q ),
	.cin(gnd),
	.combout(\app|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|Selector4~0 .lut_mask = 16'hCCFC;
defparam \app|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N15
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[0] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~13_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[0] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~10 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout  = \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ 
// (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~10 .lut_mask = 16'h9669;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~13 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~13_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  $ (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q  $ 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  $ (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~13 .lut_mask = 16'h9669;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hC30C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hEE30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hF2C2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N26
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hD8F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N28
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h1050;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N26
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N6
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'hCEC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N30
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'h88D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N4
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'h2A00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N20
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .lut_mask = 16'hF078;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N22
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h2000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h0020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h0088;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N6
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .lut_mask = 16'h30B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N6
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h5500;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'h88D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h4040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N16
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFFAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'hC0FC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'hF50E;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N4
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'h00C5;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y23_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h00F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h1130;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'h00E4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13 .lut_mask = 16'hFFC8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h7070;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .lut_mask = 16'hD5C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .lut_mask = 16'hCCEC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .lut_mask = 16'h7024;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .lut_mask = 16'hB353;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N16
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .lut_mask = 16'h1918;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .lut_mask = 16'h8654;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .lut_mask = 16'hA2AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneiii_io_ibuf \reset_i~input (
	.i(reset_i),
	.ibar(gnd),
	.o(\reset_i~input_o ));
// synopsys translate_off
defparam \reset_i~input .bus_hold = "false";
defparam \reset_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[14]~feeder (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[14]~feeder_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [14]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[14]~feeder .lut_mask = 16'hFF00;
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N24
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N8
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N20
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N4
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N4
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N20
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N15
cycloneiii_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N1
cycloneiii_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N1
cycloneiii_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N1
cycloneiii_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y15_N0
cycloneiii_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X15_Y20_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0A0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h10FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N20
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hCC88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N4
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N22
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hCCC8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N16
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h3030;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N6
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N26
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N20
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N30
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N22
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0002;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0200;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N8
cycloneiii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0 .lut_mask = 16'hB8B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .lut_mask = 16'hF5A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .lut_mask = 16'h5050;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 (
	.dataa(\~GND~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N30
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\~GND~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = 16'hF5A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N26
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .lut_mask = 16'hE020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N20
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hE0E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'hC080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N20
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .lut_mask = 16'h44F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N26
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N6
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .lut_mask = 16'hF5A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N16
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N8
cycloneiii_lcell_comb \app|uart|ir[0]~0 (
// Equation(s):
// \app|uart|ir[0]~0_combout  = !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\app|uart|ir[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|ir[0]~0 .lut_mask = 16'h0F0F;
defparam \app|uart|ir[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N22
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hC8C8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N30
cycloneiii_lcell_comb \app|uart|vjtag|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_uir~0 (
// Equation(s):
// \app|uart|vjtag|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q  & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q  & 
// \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\app|uart|vjtag|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|vjtag|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_uir~0 .lut_mask = 16'hA000;
defparam \app|uart|vjtag|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_uir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N9
dffeas \app|uart|ir[0] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|ir[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|vjtag|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|ir[0] .is_wysiwyg = "true";
defparam \app|uart|ir[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N0
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q  & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3] & (\app|uart|ir [0] & 
// !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q )))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\app|uart|ir [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'h0080;
defparam \app|uart|out|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N4
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe12a[0]~feeder (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe12a[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe12a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe12a[0]~feeder .lut_mask = 16'hFFFF;
defparam \app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe12a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneiii_lcell_comb \reset|reset_counter[0]~2 (
// Equation(s):
// \reset|reset_counter[0]~2_combout  = (\reset_i~input_o  & ((\reset|Equal0~0_combout ) # (!\reset|reset_counter [0])))

	.dataa(\reset_i~input_o ),
	.datab(\reset|Equal0~0_combout ),
	.datac(\reset|reset_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reset|reset_counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \reset|reset_counter[0]~2 .lut_mask = 16'h8A8A;
defparam \reset|reset_counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \reset|reset_counter[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset|reset_counter[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset|reset_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reset|reset_counter[0] .is_wysiwyg = "true";
defparam \reset|reset_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneiii_lcell_comb \reset|reset_counter[1]~3 (
// Equation(s):
// \reset|reset_counter[1]~3_combout  = (\reset_i~input_o  & ((\reset|Equal0~0_combout ) # (\reset|reset_counter [1] $ (\reset|reset_counter [0]))))

	.dataa(\reset_i~input_o ),
	.datab(\reset|Equal0~0_combout ),
	.datac(\reset|reset_counter [1]),
	.datad(\reset|reset_counter [0]),
	.cin(gnd),
	.combout(\reset|reset_counter[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \reset|reset_counter[1]~3 .lut_mask = 16'h8AA8;
defparam \reset|reset_counter[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \reset|reset_counter[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset|reset_counter[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset|reset_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reset|reset_counter[1] .is_wysiwyg = "true";
defparam \reset|reset_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneiii_lcell_comb \reset|Add0~0 (
// Equation(s):
// \reset|Add0~0_combout  = (\reset|reset_counter [1] & \reset|reset_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset|reset_counter [1]),
	.datad(\reset|reset_counter [0]),
	.cin(gnd),
	.combout(\reset|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reset|Add0~0 .lut_mask = 16'hF000;
defparam \reset|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneiii_lcell_comb \reset|reset_counter[2]~1 (
// Equation(s):
// \reset|reset_counter[2]~1_combout  = (\reset_i~input_o  & ((\reset|Equal0~0_combout ) # (\reset|reset_counter [2] $ (\reset|Add0~0_combout ))))

	.dataa(\reset_i~input_o ),
	.datab(\reset|Equal0~0_combout ),
	.datac(\reset|reset_counter [2]),
	.datad(\reset|Add0~0_combout ),
	.cin(gnd),
	.combout(\reset|reset_counter[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reset|reset_counter[2]~1 .lut_mask = 16'h8AA8;
defparam \reset|reset_counter[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \reset|reset_counter[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset|reset_counter[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset|reset_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reset|reset_counter[2] .is_wysiwyg = "true";
defparam \reset|reset_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneiii_lcell_comb \reset|reset_counter[3]~0 (
// Equation(s):
// \reset|reset_counter[3]~0_combout  = (\reset_i~input_o  & ((\reset|reset_counter [3]) # ((\reset|Add0~0_combout  & \reset|reset_counter [2]))))

	.dataa(\reset_i~input_o ),
	.datab(\reset|Add0~0_combout ),
	.datac(\reset|reset_counter [3]),
	.datad(\reset|reset_counter [2]),
	.cin(gnd),
	.combout(\reset|reset_counter[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reset|reset_counter[3]~0 .lut_mask = 16'hA8A0;
defparam \reset|reset_counter[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N25
dffeas \reset|reset_counter[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset|reset_counter[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset|reset_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reset|reset_counter[3] .is_wysiwyg = "true";
defparam \reset|reset_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneiii_lcell_comb \reset|Equal0~0 (
// Equation(s):
// \reset|Equal0~0_combout  = (\reset|reset_counter [2] & (\reset|reset_counter [3] & (\reset|reset_counter [1] & \reset|reset_counter [0])))

	.dataa(\reset|reset_counter [2]),
	.datab(\reset|reset_counter [3]),
	.datac(\reset|reset_counter [1]),
	.datad(\reset|reset_counter [0]),
	.cin(gnd),
	.combout(\reset|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reset|Equal0~0 .lut_mask = 16'h8000;
defparam \reset|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N5
dffeas \app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe12a[0] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe12a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe12a[0] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y19_N11
dffeas \app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a[0] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe12a [0]),
	.clrn(\reset|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a[0] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~0_combout  = \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q  $ (((!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q  & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q  & \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~0 .lut_mask = 16'hB4F0;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N19
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q  & (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q  & \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h0100;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~0_combout  = \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q  $ (((\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q  & 
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout )))

	.dataa(gnd),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~0 .lut_mask = 16'h3CF0;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N23
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q  & (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q  & \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h0200;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N12
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~0_combout  = \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q  $ (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~0 .lut_mask = 16'h0FF0;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N13
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~11 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout  = \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q  $ (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q  $ 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q  $ (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~11 .lut_mask = 16'h6996;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N21
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[2] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~11_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[2] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & (\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout  & 
// (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & !\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0008;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout  = \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ (((\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .lut_mask = 16'hD2F0;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N1
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~12 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~12_combout  = \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q  $ (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q  $ 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~12 .lut_mask = 16'h6996;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N15
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~12_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ (((\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'h3CF0;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N23
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N9
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~13 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~13_combout  = \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~13 .lut_mask = 16'h9669;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N11
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~13_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~9 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout  = \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [3] $ (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [2] $ 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1] $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0])))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [3]),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [2]),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~9 .lut_mask = 16'h9669;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N17
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ (((!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout  & !\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hF0B4;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N19
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & (\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout  & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & !\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0080;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  $ (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h0FF0;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N21
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  & (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  & \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0100;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~0_combout  = \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q  $ (((\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q  & 
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ),
	.datab(gnd),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~0 .lut_mask = 16'h5AF0;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N5
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q  & (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q  & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q  & \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h1000;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~0_combout  = \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q  $ (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~0 .lut_mask = 16'h0FF0;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N5
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q  & (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q  & \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h0100;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~0_combout  = \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q  $ (((\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q  & 
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ),
	.datab(gnd),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~0 .lut_mask = 16'h5AF0;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N27
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N21
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g[12] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[12] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~0_combout  = \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q  $ (((!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q  & \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~0 .lut_mask = 16'hE1F0;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N13
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N15
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g[14] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [14]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[14] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  $ (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|parity5~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h0FF0;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wraclr|dffe12a[0]~feeder (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wraclr|dffe12a[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe12a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wraclr|dffe12a[0]~feeder .lut_mask = 16'hFFFF;
defparam \app|uart|out|dcfifo_component|auto_generated|wraclr|dffe12a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N31
dffeas \app|uart|out|dcfifo_component|auto_generated|wraclr|dffe12a[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe12a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wraclr|dffe12a[0] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wraclr|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N23
dffeas \app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe12a [0]),
	.clrn(\reset|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a[0] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N28
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout  = \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  $ (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q )

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datab(gnd),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .lut_mask = 16'h5A5A;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N4
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe12a[0]~feeder (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe12a[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe12a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe12a[0]~feeder .lut_mask = 16'hFFFF;
defparam \app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe12a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N5
dffeas \app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe12a[0] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe12a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe12a[0] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N25
dffeas \app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a[0] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe12a [0]),
	.clrn(\reset|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a[0] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N29
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneiii_lcell_comb \app|state~18 (
// Equation(s):
// \app|state~18_combout  = (\reset|Equal0~0_combout  & (\app|Equal1~4_combout  & \app|state.S_CNT~q ))

	.dataa(\reset|Equal0~0_combout ),
	.datab(\app|Equal1~4_combout ),
	.datac(gnd),
	.datad(\app|state.S_CNT~q ),
	.cin(gnd),
	.combout(\app|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \app|state~18 .lut_mask = 16'h8800;
defparam \app|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \app|state.S_WRITE (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|state.S_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|state.S_WRITE .is_wysiwyg = "true";
defparam \app|state.S_WRITE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \app|state.S_INIT (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\reset|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|state.S_INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|state.S_INIT .is_wysiwyg = "true";
defparam \app|state.S_INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneiii_lcell_comb \app|state~17 (
// Equation(s):
// \app|state~17_combout  = (\reset|Equal0~0_combout  & !\app|state.S_INIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset|Equal0~0_combout ),
	.datad(\app|state.S_INIT~q ),
	.cin(gnd),
	.combout(\app|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \app|state~17 .lut_mask = 16'h00F0;
defparam \app|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N27
dffeas \app|state.S_START (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|state.S_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|state.S_START .is_wysiwyg = "true";
defparam \app|state.S_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneiii_lcell_comb \app|rd~0 (
// Equation(s):
// \app|rd~0_combout  = (\app|rd~q  & ((\app|state.S_CNT~q ) # ((\app|state.S_WRITE~q ) # (\app|state.S_START~q ))))

	.dataa(\app|state.S_CNT~q ),
	.datab(\app|rd~q ),
	.datac(\app|state.S_WRITE~q ),
	.datad(\app|state.S_START~q ),
	.cin(gnd),
	.combout(\app|rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|rd~0 .lut_mask = 16'hCCC8;
defparam \app|rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneiii_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N1
cycloneiii_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_2
cycloneiii_pll \clock|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\clock|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\clock|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\clock|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \clock|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \clock|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \clock|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \clock|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \clock|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \clock|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \clock|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \clock|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \clock|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \clock|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \clock|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \clock|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \clock|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \clock|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \clock|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \clock|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \clock|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \clock|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \clock|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \clock|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \clock|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \clock|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \clock|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \clock|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \clock|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \clock|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \clock|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \clock|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \clock|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \clock|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \clock|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \clock|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \clock|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \clock|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \clock|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \clock|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \clock|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \clock|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \clock|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \clock|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \clock|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \clock|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \clock|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \clock|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \clock|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \clock|altpll_component|auto_generated|pll1 .m = 12;
defparam \clock|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \clock|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \clock|altpll_component|auto_generated|pll1 .n = 1;
defparam \clock|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \clock|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \clock|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \clock|altpll_component|auto_generated|pll1 .pll_compensation_delay = 5079;
defparam \clock|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "on";
defparam \clock|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \clock|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \clock|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \clock|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \clock|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \clock|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \clock|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \clock|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \clock|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \clock|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneiii_clkctrl \clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wraclr|dffe12a[0]~feeder (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wraclr|dffe12a[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe12a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wraclr|dffe12a[0]~feeder .lut_mask = 16'hFFFF;
defparam \app|uart|in|dcfifo_component|auto_generated|wraclr|dffe12a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \app|uart|in|dcfifo_component|auto_generated|wraclr|dffe12a[0] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe12a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wraclr|dffe12a[0] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wraclr|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N1
dffeas \app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a[0] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe12a [0]),
	.clrn(\reset|Equal0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a[0] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N5
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N19
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~0_combout  = \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q  $ (((\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q  & 
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ),
	.datab(gnd),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~0 .lut_mask = 16'h5AF0;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N1
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6 (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N21
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [7] & (\app|uart|in|dcfifo_component|auto_generated|wrptr_g [7] & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g [6] $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [6])))) # (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [7] & (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g [7] & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g [6] $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [6]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 .lut_mask = 16'h9009;
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout  = (\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout  & 
// (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout  & \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.datab(gnd),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7 .lut_mask = 16'h0A00;
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N3
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N13
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N29
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout  = (\app|uart|in|dcfifo_component|auto_generated|wrptr_g [3] & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [3] & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g [2] $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [2])))) # (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g [3] & (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [3] & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g [2] $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [2]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [2]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8 .lut_mask = 16'h9009;
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout  = (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [3] & 
// (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [2] $ (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q )))) # (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  & 
// (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [3] & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [2] $ (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h9009;
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  $ (((\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & 
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datab(gnd),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0 .lut_mask = 16'h5AF0;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N23
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q  $ (((\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  & !\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0 .lut_mask = 16'hF078;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~12 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~12_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q  $ (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q  $ 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q  $ (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~12 .lut_mask = 16'h6996;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N21
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~12_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q  & 
// (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q  & !\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h0002;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q  & (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q  & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & !\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h0040;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~0_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q  $ (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~0 .lut_mask = 16'h0FF0;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N21
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~0_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q  $ (((\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  & 
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.datab(gnd),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~0 .lut_mask = 16'h5AF0;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~0_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q  $ (((\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q  & !\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q ))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~0 .lut_mask = 16'hF078;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~8 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  = (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q  & (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q  & !\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~8 .lut_mask = 16'h0040;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~0_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q  $ (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~0 .lut_mask = 16'h0FF0;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N13
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~0_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q  $ (((\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  & 
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q )))

	.dataa(gnd),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~0 .lut_mask = 16'h3CF0;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N1
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~0_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~q  $ (((!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q  & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  & !\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q ))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~0 .lut_mask = 16'hF0B4;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N3
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a14 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a14 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~10 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~q  $ (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~q  $ 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q ))

	.dataa(gnd),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~10 .lut_mask = 16'hC33C;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N31
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[3] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~10_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[3] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~11 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q  $ (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q  $ 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q  $ (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~11 .lut_mask = 16'h6996;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[2] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[2] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~9 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [0] $ (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [1] $ 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [3] $ (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [2])))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [0]),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [1]),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [3]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [2]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~9 .lut_mask = 16'h9669;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N15
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|parity5 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|parity5 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|parity5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  $ (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|parity5~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h0FF0;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N7
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a0 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a0 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  $ (((!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout  & !\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0 .lut_mask = 16'hF0B4;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N3
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N2
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~1 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~1_combout  = \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q  $ (((!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~0_combout  & 
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~0_combout ),
	.datab(gnd),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~1 .lut_mask = 16'hA5F0;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N3
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5 (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~1_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~0_combout  = \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q  $ (((\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q  & 
// (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & !\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~0 .lut_mask = 16'hF078;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N19
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7 (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N6
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q  & (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q  & 
// (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q  & \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h0100;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~0_combout  = \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q  $ (((\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q  & 
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout )))

	.dataa(gnd),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~0 .lut_mask = 16'h3CF0;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N15
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9 (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N14
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~0_combout  = \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q  $ (((!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q  & 
// (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q  & \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~0 .lut_mask = 16'hB4F0;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N15
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10 (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N0
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q  $ (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q  $ 
// (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q  $ (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h6996;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N1
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[2] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[2] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N4
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~1 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~1_combout  = \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q  $ (((!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~0_combout  & 
// (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q  & \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~0_combout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~1 .lut_mask = 16'hE1F0;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N5
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13 (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~1_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N30
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[11]~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[11]~0_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  & (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q  & 
// (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q  & !\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[11]~0 .lut_mask = 16'h0002;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~0_combout  = \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q  $ (((\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q  & 
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[11]~0_combout )))

	.dataa(gnd),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[11]~0_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~0 .lut_mask = 16'h3CF0;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12 (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N24
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q  $ (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q  $ 
// (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h9696;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N25
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[3] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[3] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~9 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout  = \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q  $ 
// (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q  $ (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~9 .lut_mask = 16'h6996;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N29
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0] $ (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [2] $ 
// (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [3] $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1])))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [0]),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [2]),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [3]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a [1]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h9669;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N7
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|parity2 (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|parity2 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|parity2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N10
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout  = \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  $ (((!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout  & !\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .lut_mask = 16'hF0B4;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N11
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N25
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [0] & (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [1])))) # (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [0] & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  & (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [1]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'h6006;
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout  = (\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout  & 
// (\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout  & (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout  & 
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 .lut_mask = 16'h8000;
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10_combout  = (\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ) # 
// ((\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9_combout  & (\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout  & 
// \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~9_combout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10 .lut_mask = 16'hFF80;
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N3
dffeas \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~10_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrfull~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrfull~0_combout  = ((\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q  & \app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q )) # 
// (!\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0])

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.datac(gnd),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrfull~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull~0 .lut_mask = 16'h88FF;
defparam \app|uart|in|dcfifo_component|auto_generated|wrfull~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout  = (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~0_combout  & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8] & 
// !\app|uart|in|dcfifo_component|auto_generated|wrfull~0_combout ))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrfull~0_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1 .lut_mask = 16'h0088;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  & (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout  & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  & !\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|parity5~q )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h0080;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q  $ (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0 .lut_mask = 16'h0FF0;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q  & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q  & !\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0020;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~0_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q  $ (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~0 .lut_mask = 16'h0FF0;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~0_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q  $ (((\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & 
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datab(gnd),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~0 .lut_mask = 16'h5AF0;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~0_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q  $ (((\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q  & !\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q ))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~0 .lut_mask = 16'hF078;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N13
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q  & (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q  & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & !\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h0010;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q  & (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  & 
// (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q  & !\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h0004;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~0_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~q  $ (((!\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q  & 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  & \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q ))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~0 .lut_mask = 16'hB4F0;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N9
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a13 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a13 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a13 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N23
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g[13] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [13]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[13] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g[14] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [14]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[14] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node[1] (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [1] = (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout  & (\app|uart|in|dcfifo_component|auto_generated|wrptr_g [13] $ 
// (\app|uart|in|dcfifo_component|auto_generated|wrptr_g [14])))

	.dataa(gnd),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [13]),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [14]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [1]),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node[1] .lut_mask = 16'h30C0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N17
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N27
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N23
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N9
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g[5]~feeder (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N11
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N11
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g[10] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[10] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|wrptr_g[11]~feeder (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[11]~feeder .lut_mask = 16'hFF00;
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N5
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g[11] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrptr_g[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[11] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N31
dffeas \app|uart|in|dcfifo_component|auto_generated|wrptr_g[12] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[12] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|wrptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|parity2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N3
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h00FF;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N0
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout  = \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  $ (((\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  & 
// (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .lut_mask = 16'hD2F0;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N1
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4 .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y10_N0
cycloneiii_ram_block \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 (
	.portawe(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [1]),
	.ena1(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\app|uart|shift_buffer [1]}),
	.portaaddr({\app|uart|in|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .clk0_core_clock_enable = "ena0";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .clk1_output_clock_enable = "ena1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .data_interleave_offset_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .data_interleave_width_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:in|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .operation_mode = "dual_port";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_address_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_byte_enable_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_data_out_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_data_out_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_first_bit_number = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_address_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_address_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_data_out_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_data_out_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_first_bit_number = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_read_enable_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y16_N0
cycloneiii_ram_block \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 (
	.portawe(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [1]),
	.ena1(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\app|uart|shift_buffer [2]}),
	.portaaddr({\app|uart|in|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .clk0_core_clock_enable = "ena0";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .clk1_output_clock_enable = "ena1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .data_interleave_offset_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .data_interleave_width_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:in|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .operation_mode = "dual_port";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_address_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_byte_enable_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_data_out_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_data_out_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_first_bit_number = 2;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_address_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_address_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_data_out_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_data_out_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_first_bit_number = 2;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_read_enable_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y15_N0
cycloneiii_ram_block \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 (
	.portawe(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [1]),
	.ena1(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\app|uart|shift_buffer [0]}),
	.portaaddr({\app|uart|in|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .clk0_core_clock_enable = "ena0";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .clk1_output_clock_enable = "ena1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .data_interleave_offset_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .data_interleave_width_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:in|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .operation_mode = "dual_port";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_address_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_byte_enable_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_data_out_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_data_out_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_first_bit_number = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_address_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_address_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_data_out_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_data_out_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_first_bit_number = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .port_b_read_enable_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneiii_lcell_comb \app|Equal0~0 (
// Equation(s):
// \app|Equal0~0_combout  = (!\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11~portbdataout  & (!\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9~portbdataout  & 
// (!\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10~portbdataout  & \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8~portbdataout )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a11~portbdataout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a9~portbdataout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a10~portbdataout ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a8~portbdataout ),
	.cin(gnd),
	.combout(\app|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|Equal0~0 .lut_mask = 16'h0100;
defparam \app|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N30
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|ram_address_b[13]~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|ram_address_b[13]~0_combout  = \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q  $ (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q )

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q ),
	.datab(gnd),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|ram_address_b[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|ram_address_b[13]~0 .lut_mask = 16'h5A5A;
defparam \app|uart|in|dcfifo_component|auto_generated|ram_address_b[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N31
dffeas \app|uart|in|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|ram_address_b[13]~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|addr_store_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|fifo_ram|_~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|fifo_ram|_~0_combout  = (\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q  $ 
// ((\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q )))) # (!\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (((\app|uart|in|dcfifo_component|auto_generated|fifo_ram|addr_store_b [0]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|addr_store_b [0]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|_~0 .lut_mask = 16'h66F0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N1
dffeas \app|uart|in|dcfifo_component|auto_generated|fifo_ram|address_reg_b[0] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|address_reg_b[0] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \app|uart|in|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[0] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~0_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~q  $ (((\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  & 
// (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q  & !\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q ))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~0 .lut_mask = 16'hF0D2;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N9
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a14 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a14 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a14 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N7
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g[14] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [14]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[14] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node[1] (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [1] = (\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout  & (\app|uart|out|dcfifo_component|auto_generated|wrptr_g [13] $ 
// (\app|uart|out|dcfifo_component|auto_generated|wrptr_g [14])))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [13]),
	.datab(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.datac(gnd),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [14]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [1]),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node[1] .lut_mask = 16'h4488;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N3
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  $ (((!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|parity5~q  & \app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0 .lut_mask = 16'hE1F0;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N11
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N3
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N31
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N29
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~0_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q  $ (((\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q  & 
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(gnd),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~0 .lut_mask = 16'h3CF0;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N27
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N23
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N25
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N11
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q  & (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q  & \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h0100;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~0_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q  $ (((\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q  & 
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~0 .lut_mask = 16'h3CF0;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N13
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N21
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~0_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q  $ (((\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q  & \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~0 .lut_mask = 16'hD2F0;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N31
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N15
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g[10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[10] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N17
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g[11] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[11] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout  = !\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .lut_mask = 16'h00FF;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  & (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q  & \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h1000;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~0_combout  = \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q  $ (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~0 .lut_mask = 16'h0FF0;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N27
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~0_combout  = \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q  $ (((\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q  & \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~0 .lut_mask = 16'hD2F0;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N17
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10 .power_up = "low";
// synopsys translate_on

// Location: M9K_X25_Y21_N0
cycloneiii_ram_block \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 (
	.portawe(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [1]),
	.ena1(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\~GND~combout }),
	.portaaddr({\app|uart|out|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .clk0_core_clock_enable = "ena0";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .clk1_output_clock_enable = "ena1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .data_interleave_offset_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .data_interleave_width_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:out|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .operation_mode = "dual_port";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_address_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_byte_enable_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_data_out_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_data_out_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_first_bit_number = 7;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_address_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_address_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_data_out_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_data_out_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_first_bit_number = 7;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_read_enable_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~0_combout  = \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q  $ (((!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q  & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q  & \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~0 .lut_mask = 16'hB4F0;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N31
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|ram_address_b[13]~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|ram_address_b[13]~0_combout  = \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q  $ (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|ram_address_b[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|ram_address_b[13]~0 .lut_mask = 16'h0FF0;
defparam \app|uart|out|dcfifo_component|auto_generated|ram_address_b[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N1
dffeas \app|uart|out|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|ram_address_b[13]~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|addr_store_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|addr_store_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|fifo_ram|_~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|fifo_ram|_~0_combout  = (\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout  & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q  $ 
// (((\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q ))))) # (!\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout  & (((\app|uart|out|dcfifo_component|auto_generated|fifo_ram|addr_store_b [0]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|addr_store_b [0]),
	.datac(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|_~0 .lut_mask = 16'h5CAC;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N9
dffeas \app|uart|out|dcfifo_component|auto_generated|fifo_ram|address_reg_b[0] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|address_reg_b[0] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N27
dffeas \app|uart|out|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[0] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneiii_lcell_comb \app|uart|Mux0~0 (
// Equation(s):
// \app|uart|Mux0~0_combout  = (\app|uart|out|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15~portbdataout ))) # 
// (!\app|uart|out|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7~portbdataout ))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a7~portbdataout ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a15~portbdataout ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\app|uart|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|Mux0~0 .lut_mask = 16'hCACA;
defparam \app|uart|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N20
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout  = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q  & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3] & 
// !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ))

	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0 .lut_mask = 16'h0808;
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N21
dffeas \app|uart|cdr_delayed (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|cdr_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|cdr_delayed .is_wysiwyg = "true";
defparam \app|uart|cdr_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N16
cycloneiii_lcell_comb \app|uart|shift_buffer[0]~3 (
// Equation(s):
// \app|uart|shift_buffer[0]~3_combout  = (\app|uart|cdr_delayed~q  & ((\app|uart|ir [0]) # (!\app|uart|ir [1])))

	.dataa(\app|uart|ir [1]),
	.datab(gnd),
	.datac(\app|uart|ir [0]),
	.datad(\app|uart|cdr_delayed~q ),
	.cin(gnd),
	.combout(\app|uart|shift_buffer[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|shift_buffer[0]~3 .lut_mask = 16'hF500;
defparam \app|uart|shift_buffer[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N14
cycloneiii_lcell_comb \app|uart|shift_buffer[0]~0 (
// Equation(s):
// \app|uart|shift_buffer[0]~0_combout  = (\app|uart|ir [1] & (\app|uart|ir [0] & \app|uart|cdr_delayed~q ))

	.dataa(\app|uart|ir [1]),
	.datab(gnd),
	.datac(\app|uart|ir [0]),
	.datad(\app|uart|cdr_delayed~q ),
	.cin(gnd),
	.combout(\app|uart|shift_buffer[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|shift_buffer[0]~0 .lut_mask = 16'hA000;
defparam \app|uart|shift_buffer[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneiii_lcell_comb \app|uart|Mux0~1 (
// Equation(s):
// \app|uart|Mux0~1_combout  = (\altera_internal_jtag~TDIUTAP  & (((\app|uart|Mux0~0_combout  & \app|uart|shift_buffer[0]~0_combout )) # (!\app|uart|shift_buffer[0]~3_combout ))) # (!\altera_internal_jtag~TDIUTAP  & (\app|uart|Mux0~0_combout  & 
// ((\app|uart|shift_buffer[0]~0_combout ))))

	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\app|uart|Mux0~0_combout ),
	.datac(\app|uart|shift_buffer[0]~3_combout ),
	.datad(\app|uart|shift_buffer[0]~0_combout ),
	.cin(gnd),
	.combout(\app|uart|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|Mux0~1 .lut_mask = 16'hCE0A;
defparam \app|uart|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N26
cycloneiii_lcell_comb \app|uart|ir[1]~1 (
// Equation(s):
// \app|uart|ir[1]~1_combout  = !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\app|uart|ir[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|ir[1]~1 .lut_mask = 16'h00FF;
defparam \app|uart|ir[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N27
dffeas \app|uart|ir[1] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|ir[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|vjtag|sld_virtual_jtag_component|sld_virtual_jtag_basic_inst|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|ir[1] .is_wysiwyg = "true";
defparam \app|uart|ir[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N18
cycloneiii_lcell_comb \app|uart|shift_buffer[0]~2 (
// Equation(s):
// \app|uart|shift_buffer[0]~2_combout  = (\app|uart|sdr_delayed~q  & ((\app|uart|ir [0]) # ((\app|uart|ir [1])))) # (!\app|uart|sdr_delayed~q  & (\app|uart|ir [0] & ((\app|uart|cdr_delayed~q ))))

	.dataa(\app|uart|sdr_delayed~q ),
	.datab(\app|uart|ir [0]),
	.datac(\app|uart|ir [1]),
	.datad(\app|uart|cdr_delayed~q ),
	.cin(gnd),
	.combout(\app|uart|shift_buffer[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|shift_buffer[0]~2 .lut_mask = 16'hECA8;
defparam \app|uart|shift_buffer[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N13
dffeas \app|uart|shift_buffer[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|shift_buffer[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|shift_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|shift_buffer[7] .is_wysiwyg = "true";
defparam \app|uart|shift_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node[0] (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [0] = (\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout  & (\app|uart|out|dcfifo_component|auto_generated|wrptr_g [13] $ 
// (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g [14])))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [13]),
	.datab(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.datac(gnd),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [14]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [0]),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node[0] .lut_mask = 16'h8844;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y25_N0
cycloneiii_ram_block \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 (
	.portawe(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [0]),
	.ena1(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({vcc}),
	.portaaddr({\app|uart|out|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .clk0_core_clock_enable = "ena0";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .clk1_output_clock_enable = "ena1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .data_interleave_offset_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .data_interleave_width_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:out|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .operation_mode = "dual_port";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_address_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_byte_enable_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_data_out_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_data_out_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_first_bit_number = 6;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_address_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_address_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_data_out_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_data_out_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_first_bit_number = 6;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_read_enable_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y20_N0
cycloneiii_ram_block \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 (
	.portawe(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [1]),
	.ena1(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({vcc}),
	.portaaddr({\app|uart|out|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .clk0_core_clock_enable = "ena0";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .clk1_output_clock_enable = "ena1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .data_interleave_offset_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .data_interleave_width_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:out|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .operation_mode = "dual_port";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_address_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_byte_enable_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_data_out_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_data_out_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_first_bit_number = 6;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_address_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_address_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_data_out_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_data_out_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_first_bit_number = 6;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_read_enable_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneiii_lcell_comb \app|uart|Mux1~0 (
// Equation(s):
// \app|uart|Mux1~0_combout  = (\app|uart|out|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & ((\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14~portbdataout ))) # 
// (!\app|uart|out|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6~portbdataout ))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a6~portbdataout ),
	.datac(gnd),
	.datad(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a14~portbdataout ),
	.cin(gnd),
	.combout(\app|uart|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|Mux1~0 .lut_mask = 16'hEE44;
defparam \app|uart|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneiii_lcell_comb \app|uart|Mux1~1 (
// Equation(s):
// \app|uart|Mux1~1_combout  = (\app|uart|shift_buffer[0]~0_combout  & ((\app|uart|Mux1~0_combout ) # ((\app|uart|shift_buffer [7] & !\app|uart|shift_buffer[0]~3_combout )))) # (!\app|uart|shift_buffer[0]~0_combout  & (\app|uart|shift_buffer [7] & 
// (!\app|uart|shift_buffer[0]~3_combout )))

	.dataa(\app|uart|shift_buffer[0]~0_combout ),
	.datab(\app|uart|shift_buffer [7]),
	.datac(\app|uart|shift_buffer[0]~3_combout ),
	.datad(\app|uart|Mux1~0_combout ),
	.cin(gnd),
	.combout(\app|uart|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|Mux1~1 .lut_mask = 16'hAE0C;
defparam \app|uart|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N27
dffeas \app|uart|shift_buffer[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|shift_buffer[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|shift_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|shift_buffer[6] .is_wysiwyg = "true";
defparam \app|uart|shift_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y11_N0
cycloneiii_ram_block \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 (
	.portawe(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [1]),
	.ena1(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\app|uart|shift_buffer [6]}),
	.portaaddr({\app|uart|in|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .clk0_core_clock_enable = "ena0";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .clk1_output_clock_enable = "ena1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .data_interleave_offset_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .data_interleave_width_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:in|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .operation_mode = "dual_port";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_address_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_byte_enable_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_data_out_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_data_out_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_first_bit_number = 6;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_address_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_address_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_data_out_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_data_out_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_first_bit_number = 6;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .port_b_read_enable_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneiii_lcell_comb \app|uart|Mux2~1 (
// Equation(s):
// \app|uart|Mux2~1_combout  = (\app|uart|Mux2~0_combout  & ((\app|uart|shift_buffer[0]~0_combout ) # ((\app|uart|shift_buffer [6] & !\app|uart|shift_buffer[0]~3_combout )))) # (!\app|uart|Mux2~0_combout  & (\app|uart|shift_buffer [6] & 
// (!\app|uart|shift_buffer[0]~3_combout )))

	.dataa(\app|uart|Mux2~0_combout ),
	.datab(\app|uart|shift_buffer [6]),
	.datac(\app|uart|shift_buffer[0]~3_combout ),
	.datad(\app|uart|shift_buffer[0]~0_combout ),
	.cin(gnd),
	.combout(\app|uart|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|Mux2~1 .lut_mask = 16'hAE0C;
defparam \app|uart|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N17
dffeas \app|uart|shift_buffer[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|shift_buffer[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|shift_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|shift_buffer[5] .is_wysiwyg = "true";
defparam \app|uart|shift_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y14_N0
cycloneiii_ram_block \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 (
	.portawe(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [1]),
	.ena1(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\app|uart|shift_buffer [5]}),
	.portaaddr({\app|uart|in|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .clk0_core_clock_enable = "ena0";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .clk1_output_clock_enable = "ena1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .data_interleave_offset_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .data_interleave_width_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:in|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .operation_mode = "dual_port";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_address_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_byte_enable_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_data_out_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_data_out_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_first_bit_number = 5;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_address_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_address_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_data_out_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_data_out_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_first_bit_number = 5;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .port_b_read_enable_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y16_N0
cycloneiii_ram_block \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 (
	.portawe(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [1]),
	.ena1(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\app|uart|shift_buffer [7]}),
	.portaaddr({\app|uart|in|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .clk0_core_clock_enable = "ena0";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .clk1_output_clock_enable = "ena1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .data_interleave_offset_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .data_interleave_width_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:in|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .operation_mode = "dual_port";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_address_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_byte_enable_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_data_out_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_data_out_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_first_bit_number = 7;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_address_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_address_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_data_out_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_data_out_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_first_bit_number = 7;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .port_b_read_enable_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneiii_lcell_comb \app|Equal0~1 (
// Equation(s):
// \app|Equal0~1_combout  = (!\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12~portbdataout  & (\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14~portbdataout  & 
// (\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13~portbdataout  & !\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15~portbdataout )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a12~portbdataout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a14~portbdataout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a13~portbdataout ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a15~portbdataout ),
	.cin(gnd),
	.combout(\app|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|Equal0~1 .lut_mask = 16'h0040;
defparam \app|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneiii_lcell_comb \app|Equal0~2 (
// Equation(s):
// \app|Equal0~2_combout  = (\app|Equal0~0_combout  & (\app|uart|in|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & \app|Equal0~1_combout ))

	.dataa(gnd),
	.datab(\app|Equal0~0_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datad(\app|Equal0~1_combout ),
	.cin(gnd),
	.combout(\app|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \app|Equal0~2 .lut_mask = 16'hC000;
defparam \app|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneiii_lcell_comb \app|state~15 (
// Equation(s):
// \app|state~15_combout  = (\app|state~14_combout ) # (\app|state.S_START~q )

	.dataa(\app|state~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\app|state.S_START~q ),
	.cin(gnd),
	.combout(\app|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \app|state~15 .lut_mask = 16'hFFAA;
defparam \app|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node[0] (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [0] = (\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout  & (\app|uart|in|dcfifo_component|auto_generated|wrptr_g [13] $ 
// (!\app|uart|in|dcfifo_component|auto_generated|wrptr_g [14])))

	.dataa(gnd),
	.datab(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [13]),
	.datac(\app|uart|in|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[0]~1_combout ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [14]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [0]),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node[0] .lut_mask = 16'hC030;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y12_N0
cycloneiii_ram_block \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 (
	.portawe(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [0]),
	.ena1(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\app|uart|shift_buffer [1]}),
	.portaaddr({\app|uart|in|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .clk0_core_clock_enable = "ena0";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .clk1_output_clock_enable = "ena1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .data_interleave_offset_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .data_interleave_width_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:in|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .operation_mode = "dual_port";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_address_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_byte_enable_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_data_out_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_data_out_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_first_bit_number = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_address_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_address_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_data_out_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_data_out_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_first_bit_number = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_read_enable_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \app|uart|RXfl (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|wrfull~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|RXfl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|RXfl .is_wysiwyg = "true";
defparam \app|uart|RXfl .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneiii_lcell_comb \app|uart|shift_buffer[0]~1 (
// Equation(s):
// \app|uart|shift_buffer[0]~1_combout  = ((\app|uart|ir [1] & ((\app|uart|out|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]) # (!\app|uart|ir [0])))) # (!\app|uart|cdr_delayed~q )

	.dataa(\app|uart|ir [1]),
	.datab(\app|uart|cdr_delayed~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datad(\app|uart|ir [0]),
	.cin(gnd),
	.combout(\app|uart|shift_buffer[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|shift_buffer[0]~1 .lut_mask = 16'hB3BB;
defparam \app|uart|shift_buffer[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X25_Y23_N0
cycloneiii_ram_block \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 (
	.portawe(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [0]),
	.ena1(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\~GND~combout }),
	.portaaddr({\app|uart|out|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .clk0_core_clock_enable = "ena0";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .clk1_output_clock_enable = "ena1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .data_interleave_offset_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .data_interleave_width_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:out|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .operation_mode = "dual_port";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_address_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_byte_enable_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_data_out_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_data_out_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_first_bit_number = 3;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_address_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_address_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_data_out_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_data_out_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_first_bit_number = 3;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_read_enable_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneiii_lcell_comb \app|uart|Mux4~0 (
// Equation(s):
// \app|uart|Mux4~0_combout  = (\app|uart|shift_buffer[0]~0_combout  & (((!\app|uart|shift_buffer[0]~1_combout  & \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3~portbdataout )))) # (!\app|uart|shift_buffer[0]~0_combout  & 
// ((\app|uart|RXfl~q ) # ((\app|uart|shift_buffer[0]~1_combout ))))

	.dataa(\app|uart|shift_buffer[0]~0_combout ),
	.datab(\app|uart|RXfl~q ),
	.datac(\app|uart|shift_buffer[0]~1_combout ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a3~portbdataout ),
	.cin(gnd),
	.combout(\app|uart|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|Mux4~0 .lut_mask = 16'h5E54;
defparam \app|uart|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X25_Y22_N0
cycloneiii_ram_block \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 (
	.portawe(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [1]),
	.ena1(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\~GND~combout }),
	.portaaddr({\app|uart|out|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .clk0_core_clock_enable = "ena0";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .clk1_output_clock_enable = "ena1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .data_interleave_offset_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .data_interleave_width_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:out|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .operation_mode = "dual_port";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_address_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_byte_enable_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_data_out_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_data_out_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_first_bit_number = 3;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_address_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_address_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_data_out_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_data_out_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_first_bit_number = 3;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .port_b_read_enable_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneiii_lcell_comb \app|uart|Mux4~1 (
// Equation(s):
// \app|uart|Mux4~1_combout  = (\app|uart|Mux4~0_combout  & ((\app|uart|shift_buffer [4]) # ((!\app|uart|shift_buffer[0]~1_combout )))) # (!\app|uart|Mux4~0_combout  & (((\app|uart|shift_buffer[0]~1_combout  & 
// \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11~portbdataout ))))

	.dataa(\app|uart|shift_buffer [4]),
	.datab(\app|uart|Mux4~0_combout ),
	.datac(\app|uart|shift_buffer[0]~1_combout ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a11~portbdataout ),
	.cin(gnd),
	.combout(\app|uart|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|Mux4~1 .lut_mask = 16'hBC8C;
defparam \app|uart|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N11
dffeas \app|uart|shift_buffer[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|shift_buffer[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|shift_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|shift_buffer[3] .is_wysiwyg = "true";
defparam \app|uart|shift_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X25_Y13_N0
cycloneiii_ram_block \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 (
	.portawe(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [0]),
	.ena1(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\app|uart|shift_buffer [3]}),
	.portaaddr({\app|uart|in|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .clk0_core_clock_enable = "ena0";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .clk1_output_clock_enable = "ena1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .data_interleave_offset_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .data_interleave_width_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:in|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .operation_mode = "dual_port";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_address_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_byte_enable_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_data_out_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_data_out_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_first_bit_number = 3;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_address_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_address_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_data_out_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_data_out_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_first_bit_number = 3;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .port_b_read_enable_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y14_N0
cycloneiii_ram_block \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 (
	.portawe(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [0]),
	.ena1(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\app|uart|shift_buffer [0]}),
	.portaaddr({\app|uart|in|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .clk0_core_clock_enable = "ena0";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .clk1_output_clock_enable = "ena1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .data_interleave_offset_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .data_interleave_width_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:in|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .operation_mode = "dual_port";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_address_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_byte_enable_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_out_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_out_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_first_bit_number = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_out_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_out_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_first_bit_number = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_read_enable_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneiii_lcell_comb \app|Equal0~3 (
// Equation(s):
// \app|Equal0~3_combout  = (!\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2~portbdataout  & (!\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1~portbdataout  & 
// (!\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3~portbdataout  & \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0~portbdataout )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a2~portbdataout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a1~portbdataout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a3~portbdataout ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\app|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \app|Equal0~3 .lut_mask = 16'h0100;
defparam \app|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y15_N0
cycloneiii_ram_block \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 (
	.portawe(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [0]),
	.ena1(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\app|uart|shift_buffer [5]}),
	.portaaddr({\app|uart|in|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .clk0_core_clock_enable = "ena0";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .clk1_output_clock_enable = "ena1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .data_interleave_offset_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .data_interleave_width_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:in|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .operation_mode = "dual_port";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_address_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_byte_enable_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_data_out_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_data_out_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_first_bit_number = 5;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_address_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_address_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_data_out_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_data_out_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_first_bit_number = 5;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .port_b_read_enable_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y17_N0
cycloneiii_ram_block \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 (
	.portawe(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [0]),
	.ena1(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\app|uart|shift_buffer [7]}),
	.portaaddr({\app|uart|in|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .clk0_core_clock_enable = "ena0";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .clk1_output_clock_enable = "ena1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .data_interleave_offset_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .data_interleave_width_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:in|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .operation_mode = "dual_port";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_address_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_byte_enable_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_data_out_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_data_out_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_first_bit_number = 7;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_address_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_address_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_data_out_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_data_out_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_first_bit_number = 7;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .port_b_read_enable_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y13_N0
cycloneiii_ram_block \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 (
	.portawe(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|wren_decode_a|eq_node [0]),
	.ena1(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\app|uart|shift_buffer [6]}),
	.portaaddr({\app|uart|in|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|in|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|in|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .clk0_core_clock_enable = "ena0";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .clk1_output_clock_enable = "ena1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .data_interleave_offset_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .data_interleave_width_in_bits = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:in|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .operation_mode = "dual_port";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_address_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_byte_enable_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_data_out_clear = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_data_out_clock = "none";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_first_bit_number = 6;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_address_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_address_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_address_width = 13;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_data_out_clear = "clear1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_data_out_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_data_width = 1;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_first_address = 0;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_first_bit_number = 6;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_last_address = 8191;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_logical_ram_depth = 16384;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_logical_ram_width = 8;
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .port_b_read_enable_clock = "clock1";
defparam \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneiii_lcell_comb \app|Equal0~4 (
// Equation(s):
// \app|Equal0~4_combout  = (!\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4~portbdataout  & (\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5~portbdataout  & 
// (!\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7~portbdataout  & \app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6~portbdataout )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a4~portbdataout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a5~portbdataout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a7~portbdataout ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|ram_block7a6~portbdataout ),
	.cin(gnd),
	.combout(\app|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \app|Equal0~4 .lut_mask = 16'h0400;
defparam \app|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneiii_lcell_comb \app|state~13 (
// Equation(s):
// \app|state~13_combout  = (\app|state.S_READ~q  & ((\app|uart|in|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]) # ((!\app|Equal0~4_combout ) # (!\app|Equal0~3_combout ))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\app|Equal0~3_combout ),
	.datac(\app|state.S_READ~q ),
	.datad(\app|Equal0~4_combout ),
	.cin(gnd),
	.combout(\app|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \app|state~13 .lut_mask = 16'hB0F0;
defparam \app|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneiii_lcell_comb \app|state~16 (
// Equation(s):
// \app|state~16_combout  = (\reset|Equal0~0_combout  & ((\app|state~15_combout ) # ((!\app|Equal0~2_combout  & \app|state~13_combout ))))

	.dataa(\reset|Equal0~0_combout ),
	.datab(\app|Equal0~2_combout ),
	.datac(\app|state~15_combout ),
	.datad(\app|state~13_combout ),
	.cin(gnd),
	.combout(\app|state~16_combout ),
	.cout());
// synopsys translate_off
defparam \app|state~16 .lut_mask = 16'hA2A0;
defparam \app|state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N7
dffeas \app|state.S_WAIT (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|state~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|state.S_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|state.S_WAIT .is_wysiwyg = "true";
defparam \app|state.S_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneiii_lcell_comb \app|rd~1 (
// Equation(s):
// \app|rd~1_combout  = (\reset|Equal0~0_combout  & ((\app|rd~0_combout ) # ((!\app|uart|RXmt~q  & \app|state.S_WAIT~q ))))

	.dataa(\reset|Equal0~0_combout ),
	.datab(\app|uart|RXmt~q ),
	.datac(\app|rd~0_combout ),
	.datad(\app|state.S_WAIT~q ),
	.cin(gnd),
	.combout(\app|rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|rd~1 .lut_mask = 16'hA2A0;
defparam \app|rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \app|rd (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|rd~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|rd .is_wysiwyg = "true";
defparam \app|rd .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N15
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N1
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N15
dffeas \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [5]),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout  = (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [4] & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [4] & 
// (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [5] $ (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [5])))) # (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [4] & 
// (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [4] & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [5] $ (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [5]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'h8421;
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N19
dffeas \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [7]),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N11
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [6] & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [6] & 
// (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [7] $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [7])))) # (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [6] & 
// (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [6] & (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [7] $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [7]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.datab(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h8421;
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N4
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout  & 
// (\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout  & (\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  & 
// !\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 .lut_mask = 16'h0080;
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N23
dffeas \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [0]),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N21
dffeas \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [1]),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [0] & (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [0] & 
// (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [1] $ (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [1])))) # (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [0] & 
// (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [0] & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [1] $ (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [1]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h9009;
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N22
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [0] & 
// (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [1] $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q )))) # (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  & 
// (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [0] & (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [1] $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.datac(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h4812;
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N16
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9_combout  & 
// (!\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & ((!\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ) # 
// (!\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout )))) # (!\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9_combout  & 
// (((!\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout )) # (!\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9_combout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10 .lut_mask = 16'h153F;
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N17
dffeas \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\app|rd~q  & (\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0] & ((\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ) # 
// (\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datab(\app|rd~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hC080;
defparam \app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|parity2~q  & (\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|parity2~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0400;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N30
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout  = \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ (((\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .lut_mask = 16'h3CF0;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N31
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N0
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  & (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  & \app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0200;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~1 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~1_combout  = \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q  $ (((!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~0_combout  & 
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~0_combout ),
	.datab(gnd),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~1 .lut_mask = 16'hA5F0;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8 (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~1_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N8
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~0 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~0_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ) # ((\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ) # 
// ((\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ) # (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~0 .lut_mask = 16'hFFFE;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N2
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~1 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~1_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ) # ((\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~0_combout ) # 
// (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ))

	.dataa(gnd),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~0_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~1 .lut_mask = 16'hFFCF;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~2 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~2_combout  = \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q  $ (((!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~1_combout  & 
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(gnd),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~1_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~2_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~2 .lut_mask = 16'hC3F0;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11 (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~2_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N3
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g[11] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[11] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N11
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N27
dffeas \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[11] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [11]),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[11] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N10
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout  = (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [8] & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [8] & 
// (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [11] $ (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [11])))) # (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [8] & 
// (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g [8] & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [11] $ (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [11]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [11]),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [8]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'h8421;
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N21
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N31
dffeas \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [9]),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N20
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  & 
// (\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout  & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g [9] $ (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [9]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g [9]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 .lut_mask = 16'h8008;
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[14]~feeder (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[14]~feeder_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [14]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[14]~feeder .lut_mask = 16'hFF00;
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N15
dffeas \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[14] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [14]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[14] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N9
dffeas \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[12] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [12]),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[12] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N22
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~1 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~1_combout  = \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q  $ (((!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~0_combout  & 
// (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q  & \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~0_combout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~1 .lut_mask = 16'hE1F0;
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N23
dffeas \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14 (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~1_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14 .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q  & (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [12] & 
// (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [14] $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q )))) # (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q  & 
// (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [12] & (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [14] $ (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q ))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [14]),
	.datac(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [12]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 .lut_mask = 16'h8421;
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[10] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [10]),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[10] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[13]~feeder (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[13]~feeder_combout  = \app|uart|in|dcfifo_component|auto_generated|wrptr_g [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\app|uart|in|dcfifo_component|auto_generated|wrptr_g [13]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[13]~feeder .lut_mask = 16'hFF00;
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N21
dffeas \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[13] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [13]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[13] .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q  & (\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [10] & 
// (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q  $ (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [13])))) # (!\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q  & 
// (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [10] & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q  $ (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [13]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [13]),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 .lut_mask = 16'h8421;
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout  & 
// (\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout  & (\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q  $ (!\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [9]))))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7 .lut_mask = 16'h8200;
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8_combout  = (\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout  & 
// \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7_combout )

	.dataa(gnd),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8 .lut_mask = 16'hC0C0;
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9 (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9_combout  = (\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (((!\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8_combout )))) # (!\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (((!\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout )) # (!\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datab(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ),
	.datac(\app|uart|in|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8_combout ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9 .lut_mask = 16'h07F7;
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N9
dffeas \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(!\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9_combout ),
	.asdata(vcc),
	.clrn(\app|uart|in|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N28
cycloneiii_lcell_comb \app|uart|in|dcfifo_component|auto_generated|int_rdempty (
// Equation(s):
// \app|uart|in|dcfifo_component|auto_generated|int_rdempty~combout  = (!\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q  & !\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datad(\app|uart|in|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\app|uart|in|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|in|dcfifo_component|auto_generated|int_rdempty .lut_mask = 16'h000F;
defparam \app|uart|in|dcfifo_component|auto_generated|int_rdempty .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N29
dffeas \app|uart|RXmt (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|in|dcfifo_component|auto_generated|int_rdempty~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|RXmt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|RXmt .is_wysiwyg = "true";
defparam \app|uart|RXmt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneiii_lcell_comb \app|state~12 (
// Equation(s):
// \app|state~12_combout  = (\reset|Equal0~0_combout  & (!\app|uart|RXmt~q  & \app|state.S_WAIT~q ))

	.dataa(\reset|Equal0~0_combout ),
	.datab(\app|uart|RXmt~q ),
	.datac(gnd),
	.datad(\app|state.S_WAIT~q ),
	.cin(gnd),
	.combout(\app|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \app|state~12 .lut_mask = 16'h2200;
defparam \app|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \app|state.S_READ (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|state.S_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|state.S_READ .is_wysiwyg = "true";
defparam \app|state.S_READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneiii_lcell_comb \app|Equal0~5 (
// Equation(s):
// \app|Equal0~5_combout  = (\app|Equal0~2_combout ) # ((!\app|uart|in|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0] & (\app|Equal0~3_combout  & \app|Equal0~4_combout )))

	.dataa(\app|uart|in|dcfifo_component|auto_generated|fifo_ram|out_address_reg_b [0]),
	.datab(\app|Equal0~3_combout ),
	.datac(\app|Equal0~4_combout ),
	.datad(\app|Equal0~2_combout ),
	.cin(gnd),
	.combout(\app|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \app|Equal0~5 .lut_mask = 16'hFF40;
defparam \app|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneiii_lcell_comb \app|state~11 (
// Equation(s):
// \app|state~11_combout  = (\reset|Equal0~0_combout  & ((\app|state.S_WRITE~q ) # ((\app|state.S_READ~q  & \app|Equal0~5_combout ))))

	.dataa(\reset|Equal0~0_combout ),
	.datab(\app|state.S_READ~q ),
	.datac(\app|Equal0~5_combout ),
	.datad(\app|state.S_WRITE~q ),
	.cin(gnd),
	.combout(\app|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \app|state~11 .lut_mask = 16'hAA80;
defparam \app|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \app|state.S_CNT (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|state.S_CNT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|state.S_CNT .is_wysiwyg = "true";
defparam \app|state.S_CNT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneiii_lcell_comb \app|Add0~0 (
// Equation(s):
// \app|Add0~0_combout  = \app|count [0] $ (VCC)
// \app|Add0~1  = CARRY(\app|count [0])

	.dataa(gnd),
	.datab(\app|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\app|Add0~0_combout ),
	.cout(\app|Add0~1 ));
// synopsys translate_off
defparam \app|Add0~0 .lut_mask = 16'h33CC;
defparam \app|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneiii_lcell_comb \app|count~0 (
// Equation(s):
// \app|count~0_combout  = (\reset|Equal0~0_combout  & (\app|state.S_CNT~q  & ((\app|Add0~0_combout ) # (!\app|Equal1~4_combout ))))

	.dataa(\reset|Equal0~0_combout ),
	.datab(\app|state.S_CNT~q ),
	.datac(\app|Equal1~4_combout ),
	.datad(\app|Add0~0_combout ),
	.cin(gnd),
	.combout(\app|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|count~0 .lut_mask = 16'h8808;
defparam \app|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneiii_lcell_comb \app|count~1 (
// Equation(s):
// \app|count~1_combout  = (\app|state.S_CNT~q ) # ((\app|state.S_WAIT~q ) # (!\reset|Equal0~0_combout ))

	.dataa(\app|state.S_CNT~q ),
	.datab(gnd),
	.datac(\reset|Equal0~0_combout ),
	.datad(\app|state.S_WAIT~q ),
	.cin(gnd),
	.combout(\app|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|count~1 .lut_mask = 16'hFFAF;
defparam \app|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N1
dffeas \app|count[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|count[0] .is_wysiwyg = "true";
defparam \app|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneiii_lcell_comb \app|Add0~2 (
// Equation(s):
// \app|Add0~2_combout  = (\app|count [1] & (!\app|Add0~1 )) # (!\app|count [1] & ((\app|Add0~1 ) # (GND)))
// \app|Add0~3  = CARRY((!\app|Add0~1 ) # (!\app|count [1]))

	.dataa(\app|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\app|Add0~1 ),
	.combout(\app|Add0~2_combout ),
	.cout(\app|Add0~3 ));
// synopsys translate_off
defparam \app|Add0~2 .lut_mask = 16'h5A5F;
defparam \app|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneiii_lcell_comb \app|Add0~4 (
// Equation(s):
// \app|Add0~4_combout  = (\app|count [2] & (\app|Add0~3  $ (GND))) # (!\app|count [2] & (!\app|Add0~3  & VCC))
// \app|Add0~5  = CARRY((\app|count [2] & !\app|Add0~3 ))

	.dataa(\app|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\app|Add0~3 ),
	.combout(\app|Add0~4_combout ),
	.cout(\app|Add0~5 ));
// synopsys translate_off
defparam \app|Add0~4 .lut_mask = 16'hA50A;
defparam \app|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneiii_lcell_comb \app|Add0~8 (
// Equation(s):
// \app|Add0~8_combout  = (\app|count [4] & (\app|Add0~7  $ (GND))) # (!\app|count [4] & (!\app|Add0~7  & VCC))
// \app|Add0~9  = CARRY((\app|count [4] & !\app|Add0~7 ))

	.dataa(gnd),
	.datab(\app|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\app|Add0~7 ),
	.combout(\app|Add0~8_combout ),
	.cout(\app|Add0~9 ));
// synopsys translate_off
defparam \app|Add0~8 .lut_mask = 16'hC30C;
defparam \app|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneiii_lcell_comb \app|count~5 (
// Equation(s):
// \app|count~5_combout  = (\reset|Equal0~0_combout  & (\app|state.S_CNT~q  & ((\app|Add0~8_combout ) # (!\app|Equal1~4_combout ))))

	.dataa(\reset|Equal0~0_combout ),
	.datab(\app|state.S_CNT~q ),
	.datac(\app|Equal1~4_combout ),
	.datad(\app|Add0~8_combout ),
	.cin(gnd),
	.combout(\app|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \app|count~5 .lut_mask = 16'h8808;
defparam \app|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N27
dffeas \app|count[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \app|count[4] .is_wysiwyg = "true";
defparam \app|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneiii_lcell_comb \app|Add0~10 (
// Equation(s):
// \app|Add0~10_combout  = (\app|count [5] & (!\app|Add0~9 )) # (!\app|count [5] & ((\app|Add0~9 ) # (GND)))
// \app|Add0~11  = CARRY((!\app|Add0~9 ) # (!\app|count [5]))

	.dataa(gnd),
	.datab(\app|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\app|Add0~9 ),
	.combout(\app|Add0~10_combout ),
	.cout(\app|Add0~11 ));
// synopsys translate_off
defparam \app|Add0~10 .lut_mask = 16'h3C3F;
defparam \app|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneiii_lcell_comb \app|count~6 (
// Equation(s):
// \app|count~6_combout  = (\reset|Equal0~0_combout  & (\app|state.S_CNT~q  & ((\app|Add0~10_combout ) # (!\app|Equal1~4_combout ))))

	.dataa(\reset|Equal0~0_combout ),
	.datab(\app|state.S_CNT~q ),
	.datac(\app|Equal1~4_combout ),
	.datad(\app|Add0~10_combout ),
	.cin(gnd),
	.combout(\app|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \app|count~6 .lut_mask = 16'h8808;
defparam \app|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N13
dffeas \app|count[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \app|count[5] .is_wysiwyg = "true";
defparam \app|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneiii_lcell_comb \app|Add0~12 (
// Equation(s):
// \app|Add0~12_combout  = (\app|count [6] & (\app|Add0~11  $ (GND))) # (!\app|count [6] & (!\app|Add0~11  & VCC))
// \app|Add0~13  = CARRY((\app|count [6] & !\app|Add0~11 ))

	.dataa(gnd),
	.datab(\app|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\app|Add0~11 ),
	.combout(\app|Add0~12_combout ),
	.cout(\app|Add0~13 ));
// synopsys translate_off
defparam \app|Add0~12 .lut_mask = 16'hC30C;
defparam \app|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneiii_lcell_comb \app|count~7 (
// Equation(s):
// \app|count~7_combout  = (\reset|Equal0~0_combout  & (\app|state.S_CNT~q  & ((\app|Add0~12_combout ) # (!\app|Equal1~4_combout ))))

	.dataa(\reset|Equal0~0_combout ),
	.datab(\app|state.S_CNT~q ),
	.datac(\app|Equal1~4_combout ),
	.datad(\app|Add0~12_combout ),
	.cin(gnd),
	.combout(\app|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \app|count~7 .lut_mask = 16'h8808;
defparam \app|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N15
dffeas \app|count[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \app|count[6] .is_wysiwyg = "true";
defparam \app|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneiii_lcell_comb \app|Add0~16 (
// Equation(s):
// \app|Add0~16_combout  = (\app|count [8] & (\app|Add0~15  $ (GND))) # (!\app|count [8] & (!\app|Add0~15  & VCC))
// \app|Add0~17  = CARRY((\app|count [8] & !\app|Add0~15 ))

	.dataa(\app|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\app|Add0~15 ),
	.combout(\app|Add0~16_combout ),
	.cout(\app|Add0~17 ));
// synopsys translate_off
defparam \app|Add0~16 .lut_mask = 16'hA50A;
defparam \app|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneiii_lcell_comb \app|Add0~18 (
// Equation(s):
// \app|Add0~18_combout  = (\app|count [9] & (!\app|Add0~17 )) # (!\app|count [9] & ((\app|Add0~17 ) # (GND)))
// \app|Add0~19  = CARRY((!\app|Add0~17 ) # (!\app|count [9]))

	.dataa(\app|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\app|Add0~17 ),
	.combout(\app|Add0~18_combout ),
	.cout(\app|Add0~19 ));
// synopsys translate_off
defparam \app|Add0~18 .lut_mask = 16'h5A5F;
defparam \app|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneiii_lcell_comb \app|Add0~20 (
// Equation(s):
// \app|Add0~20_combout  = (\app|count [10] & (\app|Add0~19  $ (GND))) # (!\app|count [10] & (!\app|Add0~19  & VCC))
// \app|Add0~21  = CARRY((\app|count [10] & !\app|Add0~19 ))

	.dataa(gnd),
	.datab(\app|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\app|Add0~19 ),
	.combout(\app|Add0~20_combout ),
	.cout(\app|Add0~21 ));
// synopsys translate_off
defparam \app|Add0~20 .lut_mask = 16'hC30C;
defparam \app|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneiii_lcell_comb \app|count~11 (
// Equation(s):
// \app|count~11_combout  = (\app|state.S_CNT~q  & (\reset|Equal0~0_combout  & ((\app|Add0~20_combout ) # (!\app|Equal1~4_combout ))))

	.dataa(\app|Equal1~4_combout ),
	.datab(\app|state.S_CNT~q ),
	.datac(\reset|Equal0~0_combout ),
	.datad(\app|Add0~20_combout ),
	.cin(gnd),
	.combout(\app|count~11_combout ),
	.cout());
// synopsys translate_off
defparam \app|count~11 .lut_mask = 16'hC040;
defparam \app|count~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N17
dffeas \app|count[10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|count~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \app|count[10] .is_wysiwyg = "true";
defparam \app|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneiii_lcell_comb \app|count~10 (
// Equation(s):
// \app|count~10_combout  = (\app|state.S_CNT~q  & (\reset|Equal0~0_combout  & ((\app|Add0~18_combout ) # (!\app|Equal1~4_combout ))))

	.dataa(\app|Equal1~4_combout ),
	.datab(\app|state.S_CNT~q ),
	.datac(\reset|Equal0~0_combout ),
	.datad(\app|Add0~18_combout ),
	.cin(gnd),
	.combout(\app|count~10_combout ),
	.cout());
// synopsys translate_off
defparam \app|count~10 .lut_mask = 16'hC040;
defparam \app|count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N31
dffeas \app|count[9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|count~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \app|count[9] .is_wysiwyg = "true";
defparam \app|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneiii_lcell_comb \app|count~9 (
// Equation(s):
// \app|count~9_combout  = (\reset|Equal0~0_combout  & (\app|state.S_CNT~q  & ((\app|Add0~16_combout ) # (!\app|Equal1~4_combout ))))

	.dataa(\reset|Equal0~0_combout ),
	.datab(\app|state.S_CNT~q ),
	.datac(\app|Equal1~4_combout ),
	.datad(\app|Add0~16_combout ),
	.cin(gnd),
	.combout(\app|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \app|count~9 .lut_mask = 16'h8808;
defparam \app|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N21
dffeas \app|count[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \app|count[8] .is_wysiwyg = "true";
defparam \app|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneiii_lcell_comb \app|Equal1~2 (
// Equation(s):
// \app|Equal1~2_combout  = (((!\app|count [8]) # (!\app|count [9])) # (!\app|count [10])) # (!\app|count [11])

	.dataa(\app|count [11]),
	.datab(\app|count [10]),
	.datac(\app|count [9]),
	.datad(\app|count [8]),
	.cin(gnd),
	.combout(\app|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \app|Equal1~2 .lut_mask = 16'h7FFF;
defparam \app|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneiii_lcell_comb \app|count~2 (
// Equation(s):
// \app|count~2_combout  = (\reset|Equal0~0_combout  & (\app|state.S_CNT~q  & ((\app|Add0~2_combout ) # (!\app|Equal1~4_combout ))))

	.dataa(\reset|Equal0~0_combout ),
	.datab(\app|state.S_CNT~q ),
	.datac(\app|Equal1~4_combout ),
	.datad(\app|Add0~2_combout ),
	.cin(gnd),
	.combout(\app|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \app|count~2 .lut_mask = 16'h8808;
defparam \app|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N3
dffeas \app|count[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \app|count[1] .is_wysiwyg = "true";
defparam \app|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneiii_lcell_comb \app|count~3 (
// Equation(s):
// \app|count~3_combout  = (\app|state.S_CNT~q  & (\reset|Equal0~0_combout  & ((\app|Add0~4_combout ) # (!\app|Equal1~4_combout ))))

	.dataa(\app|Equal1~4_combout ),
	.datab(\app|state.S_CNT~q ),
	.datac(\reset|Equal0~0_combout ),
	.datad(\app|Add0~4_combout ),
	.cin(gnd),
	.combout(\app|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \app|count~3 .lut_mask = 16'hC040;
defparam \app|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N5
dffeas \app|count[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \app|count[2] .is_wysiwyg = "true";
defparam \app|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneiii_lcell_comb \app|Equal1~0 (
// Equation(s):
// \app|Equal1~0_combout  = (((!\app|count [0]) # (!\app|count [2])) # (!\app|count [1])) # (!\app|count [3])

	.dataa(\app|count [3]),
	.datab(\app|count [1]),
	.datac(\app|count [2]),
	.datad(\app|count [0]),
	.cin(gnd),
	.combout(\app|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|Equal1~0 .lut_mask = 16'h7FFF;
defparam \app|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneiii_lcell_comb \app|Add0~22 (
// Equation(s):
// \app|Add0~22_combout  = (\app|count [11] & (!\app|Add0~21 )) # (!\app|count [11] & ((\app|Add0~21 ) # (GND)))
// \app|Add0~23  = CARRY((!\app|Add0~21 ) # (!\app|count [11]))

	.dataa(gnd),
	.datab(\app|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\app|Add0~21 ),
	.combout(\app|Add0~22_combout ),
	.cout(\app|Add0~23 ));
// synopsys translate_off
defparam \app|Add0~22 .lut_mask = 16'h3C3F;
defparam \app|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneiii_lcell_comb \app|count~12 (
// Equation(s):
// \app|count~12_combout  = (\app|state.S_CNT~q  & (\reset|Equal0~0_combout  & ((\app|Add0~22_combout ) # (!\app|Equal1~4_combout ))))

	.dataa(\app|Equal1~4_combout ),
	.datab(\app|state.S_CNT~q ),
	.datac(\reset|Equal0~0_combout ),
	.datad(\app|Add0~22_combout ),
	.cin(gnd),
	.combout(\app|count~12_combout ),
	.cout());
// synopsys translate_off
defparam \app|count~12 .lut_mask = 16'hC040;
defparam \app|count~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N19
dffeas \app|count[11] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|count~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \app|count[11] .is_wysiwyg = "true";
defparam \app|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneiii_lcell_comb \app|Add0~24 (
// Equation(s):
// \app|Add0~24_combout  = (\app|count [12] & (\app|Add0~23  $ (GND))) # (!\app|count [12] & (!\app|Add0~23  & VCC))
// \app|Add0~25  = CARRY((\app|count [12] & !\app|Add0~23 ))

	.dataa(gnd),
	.datab(\app|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\app|Add0~23 ),
	.combout(\app|Add0~24_combout ),
	.cout(\app|Add0~25 ));
// synopsys translate_off
defparam \app|Add0~24 .lut_mask = 16'hC30C;
defparam \app|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneiii_lcell_comb \app|count~13 (
// Equation(s):
// \app|count~13_combout  = (\app|state.S_CNT~q  & (\app|Add0~24_combout  & (\reset|Equal0~0_combout  & \app|Equal1~4_combout )))

	.dataa(\app|state.S_CNT~q ),
	.datab(\app|Add0~24_combout ),
	.datac(\reset|Equal0~0_combout ),
	.datad(\app|Equal1~4_combout ),
	.cin(gnd),
	.combout(\app|count~13_combout ),
	.cout());
// synopsys translate_off
defparam \app|count~13 .lut_mask = 16'h8000;
defparam \app|count~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N3
dffeas \app|count[12] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|count~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \app|count[12] .is_wysiwyg = "true";
defparam \app|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneiii_lcell_comb \app|count~14 (
// Equation(s):
// \app|count~14_combout  = (\app|Add0~26_combout  & (\reset|Equal0~0_combout  & \app|state.S_CNT~q ))

	.dataa(\app|Add0~26_combout ),
	.datab(gnd),
	.datac(\reset|Equal0~0_combout ),
	.datad(\app|state.S_CNT~q ),
	.cin(gnd),
	.combout(\app|count~14_combout ),
	.cout());
// synopsys translate_off
defparam \app|count~14 .lut_mask = 16'hA000;
defparam \app|count~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N13
dffeas \app|count[13] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|count~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \app|count[13] .is_wysiwyg = "true";
defparam \app|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneiii_lcell_comb \app|Add0~28 (
// Equation(s):
// \app|Add0~28_combout  = (\app|count [14] & (\app|Add0~27  $ (GND))) # (!\app|count [14] & (!\app|Add0~27  & VCC))
// \app|Add0~29  = CARRY((\app|count [14] & !\app|Add0~27 ))

	.dataa(gnd),
	.datab(\app|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\app|Add0~27 ),
	.combout(\app|Add0~28_combout ),
	.cout(\app|Add0~29 ));
// synopsys translate_off
defparam \app|Add0~28 .lut_mask = 16'hC30C;
defparam \app|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneiii_lcell_comb \app|count~15 (
// Equation(s):
// \app|count~15_combout  = (\reset|Equal0~0_combout  & (\app|Add0~28_combout  & \app|state.S_CNT~q ))

	.dataa(gnd),
	.datab(\reset|Equal0~0_combout ),
	.datac(\app|Add0~28_combout ),
	.datad(\app|state.S_CNT~q ),
	.cin(gnd),
	.combout(\app|count~15_combout ),
	.cout());
// synopsys translate_off
defparam \app|count~15 .lut_mask = 16'hC000;
defparam \app|count~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N7
dffeas \app|count[14] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|count~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \app|count[14] .is_wysiwyg = "true";
defparam \app|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneiii_lcell_comb \app|Add0~30 (
// Equation(s):
// \app|Add0~30_combout  = \app|count [15] $ (\app|Add0~29 )

	.dataa(gnd),
	.datab(\app|count [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(\app|Add0~29 ),
	.combout(\app|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \app|Add0~30 .lut_mask = 16'h3C3C;
defparam \app|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneiii_lcell_comb \app|count~16 (
// Equation(s):
// \app|count~16_combout  = (\app|Add0~30_combout  & (\reset|Equal0~0_combout  & \app|state.S_CNT~q ))

	.dataa(gnd),
	.datab(\app|Add0~30_combout ),
	.datac(\reset|Equal0~0_combout ),
	.datad(\app|state.S_CNT~q ),
	.cin(gnd),
	.combout(\app|count~16_combout ),
	.cout());
// synopsys translate_off
defparam \app|count~16 .lut_mask = 16'hC000;
defparam \app|count~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \app|count[15] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|count~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|count~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \app|count[15] .is_wysiwyg = "true";
defparam \app|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneiii_lcell_comb \app|Equal1~3 (
// Equation(s):
// \app|Equal1~3_combout  = (\app|count [14]) # ((\app|count [12]) # ((\app|count [15]) # (\app|count [13])))

	.dataa(\app|count [14]),
	.datab(\app|count [12]),
	.datac(\app|count [15]),
	.datad(\app|count [13]),
	.cin(gnd),
	.combout(\app|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \app|Equal1~3 .lut_mask = 16'hFFFE;
defparam \app|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneiii_lcell_comb \app|Equal1~4 (
// Equation(s):
// \app|Equal1~4_combout  = (\app|Equal1~1_combout ) # ((\app|Equal1~2_combout ) # ((\app|Equal1~0_combout ) # (\app|Equal1~3_combout )))

	.dataa(\app|Equal1~1_combout ),
	.datab(\app|Equal1~2_combout ),
	.datac(\app|Equal1~0_combout ),
	.datad(\app|Equal1~3_combout ),
	.cin(gnd),
	.combout(\app|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \app|Equal1~4 .lut_mask = 16'hFFFE;
defparam \app|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneiii_lcell_comb \app|wr~4 (
// Equation(s):
// \app|wr~4_combout  = (\app|state.S_INIT~q  & (!\app|state.S_WAIT~q  & ((!\app|state.S_READ~q ) # (!\app|wr~q ))))

	.dataa(\app|state.S_INIT~q ),
	.datab(\app|wr~q ),
	.datac(\app|state.S_READ~q ),
	.datad(\app|state.S_WAIT~q ),
	.cin(gnd),
	.combout(\app|wr~4_combout ),
	.cout());
// synopsys translate_off
defparam \app|wr~4 .lut_mask = 16'h002A;
defparam \app|wr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneiii_lcell_comb \app|wr~5 (
// Equation(s):
// \app|wr~5_combout  = (((\app|Equal1~4_combout  & \app|state.S_CNT~q )) # (!\app|wr~4_combout )) # (!\reset|Equal0~0_combout )

	.dataa(\reset|Equal0~0_combout ),
	.datab(\app|Equal1~4_combout ),
	.datac(\app|wr~4_combout ),
	.datad(\app|state.S_CNT~q ),
	.cin(gnd),
	.combout(\app|wr~5_combout ),
	.cout());
// synopsys translate_off
defparam \app|wr~5 .lut_mask = 16'hDF5F;
defparam \app|wr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \app|wr (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|wr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|wr .is_wysiwyg = "true";
defparam \app|wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N20
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout  = (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q  & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [12] & 
// (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~q  $ (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [14])))) # (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [12] & (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~q  $ (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [14]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a14~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [12]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [14]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 .lut_mask = 16'h2184;
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~0_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~q  $ (((\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  & 
// (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q  & !\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q ))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~0 .lut_mask = 16'hF078;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N19
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a13 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a13 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a13 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N19
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g[13] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [13]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[13] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N9
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g[10] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[10] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N18
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout  = (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q  & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [10] & 
// (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~q  $ (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [13])))) # (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [10] & (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~q  $ (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [13]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [13]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [10]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6 .lut_mask = 16'h2814;
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout  = (\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout  & 
// (\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout  & (\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout  & 
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8 .lut_mask = 16'h8000;
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N11
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N23
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g[11] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[11] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout  = (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [8] & (\app|uart|out|dcfifo_component|auto_generated|wrptr_g [8] & 
// (\app|uart|out|dcfifo_component|auto_generated|wrptr_g [11] $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [11])))) # (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [8] & (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g [8] & 
// (\app|uart|out|dcfifo_component|auto_generated|wrptr_g [11] $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [11]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [11]),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [8]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [11]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'h8421;
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N1
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g[13] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a13~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [13]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[13] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout  = (\app|uart|out|dcfifo_component|auto_generated|wrptr_g [10] & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [10] & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [13] $ (\app|uart|out|dcfifo_component|auto_generated|wrptr_g [13])))) # (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g [10] & (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [10] & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [13] $ (\app|uart|out|dcfifo_component|auto_generated|wrptr_g [13]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [10]),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [13]),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [13]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [10]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h2814;
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout  = (\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout  & 
// (\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout  & (!\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout  & 
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 .lut_mask = 16'h0800;
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout  = (\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout  & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g [9])))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(gnd),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [9]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 .lut_mask = 16'hA500;
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9_combout  = (\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout ) # 
// ((\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout  & (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q  $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [9]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [9]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9 .lut_mask = 16'hFF84;
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~9_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|valid_wrreq (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout  = (!\app|wr~q  & (\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0] & ((!\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ) # 
// (!\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.datab(\app|wr~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|valid_wrreq .lut_mask = 16'h1030;
defparam \app|uart|out|dcfifo_component|auto_generated|valid_wrreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a0 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a0 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  & (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|parity5~q  & 
// (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  & \app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h2000;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q  $ (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0 .lut_mask = 16'h0FF0;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N23
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  & (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q  & \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0100;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~0_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q  $ (((\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q  & \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~0 .lut_mask = 16'hD2F0;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N9
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~12 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~12_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q  $ (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q  $ 
// (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q  $ (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~12 .lut_mask = 16'h6996;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N21
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~12_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~11 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q  $ (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q  $ 
// (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q  $ (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~11 .lut_mask = 16'h6996;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N27
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~11_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[2] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~13 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~13_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q  $ (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  $ 
// (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  $ (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~13 .lut_mask = 16'h9669;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~13_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[0] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~9 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [3] $ (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [1] $ 
// (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [2] $ (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [0])))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [3]),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [1]),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [2]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|sub_parity6a [0]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~9 .lut_mask = 16'h9669;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N21
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|parity5 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~9_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|parity5 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|parity5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q  & (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|parity5~q  & 
// (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q  & \app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a1~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|parity5~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a0~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h1000;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  $ (((\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q  & 
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datab(gnd),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0 .lut_mask = 16'h5AF0;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N17
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q  $ (((!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q  & 
// (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  & \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0 .lut_mask = 16'hB4F0;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N15
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q  & (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q  & \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a3~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a4~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a2~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h0400;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~0_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q  $ (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~0 .lut_mask = 16'h0FF0;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N5
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q  & (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q  & \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a7~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a5~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a6~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h0200;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~0_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q  $ (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~0 .lut_mask = 16'h0FF0;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N31
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~8 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  = (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q  & (!\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q  & 
// (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q  & \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a9~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a8~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a10~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~8 .lut_mask = 16'h1000;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~0_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q  $ (\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~0 .lut_mask = 16'h0FF0;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N9
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~0_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q  $ (((\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  & 
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.datab(gnd),
	.datac(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a11~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~0 .lut_mask = 16'h5AF0;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N21
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~0_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12 .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrptr_g[12]~feeder (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrptr_g[12]~feeder_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g1p|counter4a12~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrptr_g[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[12]~feeder .lut_mask = 16'hFF00;
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N27
dffeas \app|uart|out|dcfifo_component|auto_generated|wrptr_g[12] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrptr_g[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[12] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|wrptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N23
dffeas \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[12] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [12]),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [12]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[12] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N14
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [14] & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [14] & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [12] $ (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [12])))) # (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [14] & 
// (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [14] & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [12] $ (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [12]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [14]),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [12]),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [14]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [12]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h8421;
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N29
dffeas \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[13] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [13]),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [13]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[13] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N8
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [10] & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [10] & 
// (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [13] $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [13])))) # (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [10] & 
// (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [10] & (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [13] $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [13]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.datab(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [13]),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [10]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [13]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h8421;
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N15
dffeas \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[11] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [11]),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[11] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N29
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N19
dffeas \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N28
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout  = (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [11] & (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [11] & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [8] $ (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [8])))) # (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [11] & 
// (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [11] & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [8] $ (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [8]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [11]),
	.datab(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [8]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'h9009;
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N24
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout  = (\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  & 
// (\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  & \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ))

	.dataa(gnd),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 .lut_mask = 16'hC000;
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout  = (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q  & (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [8] & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q  $ (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [11])))) # (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [8] & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q  $ (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [11]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [11]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6 .lut_mask = 16'h8241;
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout  = (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [14] & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q  & 
// (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [12] $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q )))) # (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [14] & 
// (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q  & (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [12] $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [14]),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a14~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [12]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 .lut_mask = 16'h9009;
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [10]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .lut_mask = 16'hFF00;
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N3
dffeas \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[10] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout  = (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q  & (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [10] & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q  $ (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [13])))) # (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [10] & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q  $ (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [13]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a13~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [13]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [10]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 .lut_mask = 16'h8241;
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7_combout  = (\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout  & 
// (\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout  & \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout ))

	.dataa(gnd),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7 .lut_mask = 16'hC000;
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N11
dffeas \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [9]),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8_combout  = (\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout  & 
// (\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7_combout  & (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [9] $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q )))) # 
// (!\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout  & (((\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [9]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~7_combout ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8 .lut_mask = 16'hD058;
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N26
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9_combout  = (\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout  & 
// (((!\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8_combout )))) # (!\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout  & 
// ((\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8_combout  $ (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [9])) # (!\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout 
// )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~8_combout ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9 .lut_mask = 16'h1F5B;
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N27
dffeas \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~9_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N11
dffeas \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [7]),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N31
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N9
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout  = (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [6] & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [6] & 
// (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [7] $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [7])))) # (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [6] & 
// (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [6] & (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [7] $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [7]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.datab(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [7]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 .lut_mask = 16'h8241;
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [5]),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N29
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N11
dffeas \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [4]),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout  = (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [4] & (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [4] & 
// (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [5] $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [5])))) # (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [4] & 
// (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [4] & (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [5] $ (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [5]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 .lut_mask = 16'h8241;
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N16
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout  = (!\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout  & 
// (\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout  & \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout ))

	.dataa(gnd),
	.datab(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7 .lut_mask = 16'h3000;
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N13
dffeas \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [3]),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N7
dffeas \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [2] & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [3])))) # (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [2] & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q  $ (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [3]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h8241;
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdempty_eq_comp1_lsb|data_wire[2]~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdempty_eq_comp1_lsb|data_wire[2]~0_combout  = \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [4] $ (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdempty_eq_comp1_lsb|data_wire[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdempty_eq_comp1_lsb|data_wire[2]~0 .lut_mask = 16'h0FF0;
defparam \app|uart|out|dcfifo_component|auto_generated|rdempty_eq_comp1_lsb|data_wire[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// (!\app|uart|out|dcfifo_component|auto_generated|rdempty_eq_comp1_lsb|data_wire[2]~0_combout  & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q  $ (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [5]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdempty_eq_comp1_lsb|data_wire[2]~0_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h0082;
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N25
dffeas \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [1]),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \app|uart|out|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N19
dffeas \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout  = (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [1] & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [0])))) # (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q  & 
// (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [1] & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q  $ (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [0]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~q ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'h2184;
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N30
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout  = (\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout  & 
// (\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  & (\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  & 
// \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 .lut_mask = 16'h8000;
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N17
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N15
dffeas \app|uart|out|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout  = (\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [3] & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [3] & 
// (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [2] $ (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [2])))) # (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [3] & 
// (!\app|uart|out|dcfifo_component|auto_generated|rdptr_g [3] & (\app|uart|out|dcfifo_component|auto_generated|rdptr_g [2] $ (!\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [2]))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdptr_g [3]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8 .lut_mask = 16'h8421;
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N0
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10_combout  = (!\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout  & 
// (((!\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout ) # (!\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout )) # 
// (!\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9_combout )))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~9_combout ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~7_combout ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~8_combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10 .lut_mask = 16'h070F;
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N1
dffeas \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~10_combout ),
	.asdata(vcc),
	.clrn(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N16
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|int_rdempty (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|int_rdempty~combout  = (!\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q  & !\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )

	.dataa(gnd),
	.datab(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datac(gnd),
	.datad(\app|uart|out|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|int_rdempty .lut_mask = 16'h0033;
defparam \app|uart|out|dcfifo_component|auto_generated|int_rdempty .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N10
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout  = (\app|uart|ir [1] & (\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0] & 
// !\app|uart|out|dcfifo_component|auto_generated|int_rdempty~combout )))

	.dataa(\app|uart|ir [1]),
	.datab(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.datad(\app|uart|out|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1 .lut_mask = 16'h0080;
defparam \app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y22_N0
cycloneiii_ram_block \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 (
	.portawe(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [1]),
	.ena1(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\~GND~combout }),
	.portaaddr({\app|uart|out|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .clk0_core_clock_enable = "ena0";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .clk1_output_clock_enable = "ena1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .data_interleave_offset_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .data_interleave_width_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:out|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .operation_mode = "dual_port";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_address_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_byte_enable_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_data_out_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_data_out_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_first_bit_number = 2;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_address_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_address_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_data_out_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_data_out_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_first_bit_number = 2;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .port_b_read_enable_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y23_N0
cycloneiii_ram_block \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 (
	.portawe(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [0]),
	.ena1(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\~GND~combout }),
	.portaaddr({\app|uart|out|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .clk0_core_clock_enable = "ena0";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .clk1_output_clock_enable = "ena1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .data_interleave_offset_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .data_interleave_width_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:out|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .operation_mode = "dual_port";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_address_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_byte_enable_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_data_out_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_data_out_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_first_bit_number = 2;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_address_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_address_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_data_out_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_data_out_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_first_bit_number = 2;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .port_b_read_enable_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneiii_lcell_comb \app|uart|Mux5~0 (
// Equation(s):
// \app|uart|Mux5~0_combout  = (\app|uart|shift_buffer[0]~0_combout  & ((\app|uart|shift_buffer[0]~1_combout  & (\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10~portbdataout )) # (!\app|uart|shift_buffer[0]~1_combout  & 
// ((\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2~portbdataout ))))) # (!\app|uart|shift_buffer[0]~0_combout  & (((\app|uart|shift_buffer[0]~1_combout ))))

	.dataa(\app|uart|shift_buffer[0]~0_combout ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a10~portbdataout ),
	.datac(\app|uart|shift_buffer[0]~1_combout ),
	.datad(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a2~portbdataout ),
	.cin(gnd),
	.combout(\app|uart|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|Mux5~0 .lut_mask = 16'hDAD0;
defparam \app|uart|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
cycloneiii_lcell_comb \app|uart|Mux5~1 (
// Equation(s):
// \app|uart|Mux5~1_combout  = (\app|uart|Mux5~0_combout  & ((\app|uart|shift_buffer [3]) # ((\app|uart|shift_buffer[0]~0_combout )))) # (!\app|uart|Mux5~0_combout  & (((\app|uart|RXmt~q  & !\app|uart|shift_buffer[0]~0_combout ))))

	.dataa(\app|uart|shift_buffer [3]),
	.datab(\app|uart|Mux5~0_combout ),
	.datac(\app|uart|RXmt~q ),
	.datad(\app|uart|shift_buffer[0]~0_combout ),
	.cin(gnd),
	.combout(\app|uart|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|Mux5~1 .lut_mask = 16'hCCB8;
defparam \app|uart|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N21
dffeas \app|uart|shift_buffer[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|shift_buffer[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|shift_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|shift_buffer[2] .is_wysiwyg = "true";
defparam \app|uart|shift_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y19_N0
cycloneiii_ram_block \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 (
	.portawe(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [1]),
	.ena1(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({vcc}),
	.portaaddr({\app|uart|out|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .clk0_core_clock_enable = "ena0";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .clk1_output_clock_enable = "ena1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .data_interleave_offset_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .data_interleave_width_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:out|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .operation_mode = "dual_port";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_address_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_byte_enable_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_data_out_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_data_out_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_first_bit_number = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_address_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_address_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_data_out_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_data_out_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_first_bit_number = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .port_b_read_enable_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y25_N0
cycloneiii_ram_block \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 (
	.portawe(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [0]),
	.ena1(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({vcc}),
	.portaaddr({\app|uart|out|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .clk0_core_clock_enable = "ena0";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .clk1_output_clock_enable = "ena1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .data_interleave_offset_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .data_interleave_width_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:out|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .operation_mode = "dual_port";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_address_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_byte_enable_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_data_out_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_data_out_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_first_bit_number = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_address_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_address_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_data_out_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_data_out_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_first_bit_number = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .port_b_read_enable_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneiii_lcell_comb \app|uart|out|dcfifo_component|auto_generated|wrfull~0 (
// Equation(s):
// \app|uart|out|dcfifo_component|auto_generated|wrfull~0_combout  = ((\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q  & \app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q )) # 
// (!\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0])

	.dataa(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.datac(gnd),
	.datad(\app|uart|out|dcfifo_component|auto_generated|wraclr|dffe13a [0]),
	.cin(gnd),
	.combout(\app|uart|out|dcfifo_component|auto_generated|wrfull~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull~0 .lut_mask = 16'h88FF;
defparam \app|uart|out|dcfifo_component|auto_generated|wrfull~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N9
dffeas \app|uart|TXfl (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|wrfull~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|TXfl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|TXfl .is_wysiwyg = "true";
defparam \app|uart|TXfl .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneiii_lcell_comb \app|uart|Mux6~0 (
// Equation(s):
// \app|uart|Mux6~0_combout  = (\app|uart|shift_buffer[0]~1_combout  & (((!\app|uart|shift_buffer[0]~0_combout )))) # (!\app|uart|shift_buffer[0]~1_combout  & ((\app|uart|shift_buffer[0]~0_combout  & 
// (\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1~portbdataout )) # (!\app|uart|shift_buffer[0]~0_combout  & ((\app|uart|TXfl~q )))))

	.dataa(\app|uart|shift_buffer[0]~1_combout ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a1~portbdataout ),
	.datac(\app|uart|TXfl~q ),
	.datad(\app|uart|shift_buffer[0]~0_combout ),
	.cin(gnd),
	.combout(\app|uart|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|Mux6~0 .lut_mask = 16'h44FA;
defparam \app|uart|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneiii_lcell_comb \app|uart|Mux6~1 (
// Equation(s):
// \app|uart|Mux6~1_combout  = (\app|uart|shift_buffer[0]~1_combout  & ((\app|uart|Mux6~0_combout  & (\app|uart|shift_buffer [2])) # (!\app|uart|Mux6~0_combout  & ((\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9~portbdataout ))))) # 
// (!\app|uart|shift_buffer[0]~1_combout  & (((\app|uart|Mux6~0_combout ))))

	.dataa(\app|uart|shift_buffer[0]~1_combout ),
	.datab(\app|uart|shift_buffer [2]),
	.datac(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a9~portbdataout ),
	.datad(\app|uart|Mux6~0_combout ),
	.cin(gnd),
	.combout(\app|uart|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|Mux6~1 .lut_mask = 16'hDDA0;
defparam \app|uart|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N29
dffeas \app|uart|shift_buffer[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|shift_buffer[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|shift_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|shift_buffer[1] .is_wysiwyg = "true";
defparam \app|uart|shift_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N17
dffeas \app|uart|TXmt (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|out|dcfifo_component|auto_generated|int_rdempty~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|TXmt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|TXmt .is_wysiwyg = "true";
defparam \app|uart|TXmt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneiii_lcell_comb \app|Selector5~0 (
// Equation(s):
// \app|Selector5~0_combout  = (\app|state.S_CNT~q  & (((!\app|Equal1~4_combout )))) # (!\app|state.S_CNT~q  & ((\app|state.S_START~q ) # ((\app|data_out [0]))))

	.dataa(\app|state.S_CNT~q ),
	.datab(\app|state.S_START~q ),
	.datac(\app|data_out [0]),
	.datad(\app|Equal1~4_combout ),
	.cin(gnd),
	.combout(\app|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|Selector5~0 .lut_mask = 16'h54FE;
defparam \app|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \app|data_out[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\app|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|data_out[0] .is_wysiwyg = "true";
defparam \app|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X25_Y19_N0
cycloneiii_ram_block \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 (
	.portawe(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|decode8|eq_node [0]),
	.ena1(\app|uart|out|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\app|uart|out|dcfifo_component|auto_generated|rdaclr|dffe13a [0]),
	.portadatain({\app|data_out [0]}),
	.portaaddr({\app|uart|out|dcfifo_component|auto_generated|wrptr_g [12],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [11],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [10],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [9],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [8],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [7],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [6],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [5],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [4],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [3],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [2],\app|uart|out|dcfifo_component|auto_generated|wrptr_g [1],
\app|uart|out|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a12~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a11~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a10~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a9~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a8~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a7~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a6~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a5~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a4~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a3~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a2~q ,\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a1~q ,
\app|uart|out|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .clk0_core_clock_enable = "ena0";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .clk1_output_clock_enable = "ena1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .data_interleave_offset_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .data_interleave_width_in_bits = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .logical_ram_name = "fsm_app:app|jtag_uart:uart|buffer2:out|dcfifo:dcfifo_component|dcfifo_g2k1:auto_generated|altsyncram_fi31:fifo_ram|ALTSYNCRAM";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .mixed_port_feed_through_mode = "dont_care";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .operation_mode = "dual_port";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_address_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_byte_enable_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_out_clear = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_out_clock = "none";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_first_bit_number = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_address_width = 13;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_out_clear = "clear1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_out_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_data_width = 1;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_first_address = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_first_bit_number = 0;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_last_address = 8191;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_logical_ram_depth = 16384;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_logical_ram_width = 8;
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .port_b_read_enable_clock = "clock1";
defparam \app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneiii_lcell_comb \app|uart|Mux7~0 (
// Equation(s):
// \app|uart|Mux7~0_combout  = (\app|uart|shift_buffer[0]~1_combout  & ((\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8~portbdataout ) # ((!\app|uart|shift_buffer[0]~0_combout )))) # (!\app|uart|shift_buffer[0]~1_combout  & 
// (((\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0~portbdataout  & \app|uart|shift_buffer[0]~0_combout ))))

	.dataa(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a8~portbdataout ),
	.datab(\app|uart|out|dcfifo_component|auto_generated|fifo_ram|ram_block7a0~portbdataout ),
	.datac(\app|uart|shift_buffer[0]~1_combout ),
	.datad(\app|uart|shift_buffer[0]~0_combout ),
	.cin(gnd),
	.combout(\app|uart|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|Mux7~0 .lut_mask = 16'hACF0;
defparam \app|uart|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cycloneiii_lcell_comb \app|uart|Mux7~1 (
// Equation(s):
// \app|uart|Mux7~1_combout  = (\app|uart|shift_buffer[0]~0_combout  & (((\app|uart|Mux7~0_combout )))) # (!\app|uart|shift_buffer[0]~0_combout  & ((\app|uart|Mux7~0_combout  & (\app|uart|shift_buffer [1])) # (!\app|uart|Mux7~0_combout  & ((\app|uart|TXmt~q 
// )))))

	.dataa(\app|uart|shift_buffer[0]~0_combout ),
	.datab(\app|uart|shift_buffer [1]),
	.datac(\app|uart|TXmt~q ),
	.datad(\app|uart|Mux7~0_combout ),
	.cin(gnd),
	.combout(\app|uart|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|Mux7~1 .lut_mask = 16'hEE50;
defparam \app|uart|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N25
dffeas \app|uart|shift_buffer[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|shift_buffer[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|shift_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|shift_buffer[0] .is_wysiwyg = "true";
defparam \app|uart|shift_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneiii_lcell_comb \app|uart|bypass[1]~feeder (
// Equation(s):
// \app|uart|bypass[1]~feeder_combout  = \altera_internal_jtag~TDIUTAP 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\app|uart|bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \app|uart|bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N28
cycloneiii_lcell_comb \app|uart|bypass[0]~0 (
// Equation(s):
// \app|uart|bypass[0]~0_combout  = (\app|uart|sdr_delayed~q  & (!\app|uart|ir [0] & !\app|uart|ir [1]))

	.dataa(\app|uart|sdr_delayed~q ),
	.datab(\app|uart|ir [0]),
	.datac(\app|uart|ir [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\app|uart|bypass[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|bypass[0]~0 .lut_mask = 16'h0202;
defparam \app|uart|bypass[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N5
dffeas \app|uart|bypass[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\app|uart|bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\app|uart|bypass[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|bypass[1] .is_wysiwyg = "true";
defparam \app|uart|bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N25
dffeas \app|uart|bypass[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\app|uart|bypass [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\app|uart|bypass[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\app|uart|bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \app|uart|bypass[0] .is_wysiwyg = "true";
defparam \app|uart|bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneiii_lcell_comb \app|uart|tdo~0 (
// Equation(s):
// \app|uart|tdo~0_combout  = (\app|uart|ir [1] & (\app|uart|shift_buffer [0])) # (!\app|uart|ir [1] & ((\app|uart|ir [0] & (\app|uart|shift_buffer [0])) # (!\app|uart|ir [0] & ((\app|uart|bypass [0])))))

	.dataa(\app|uart|ir [1]),
	.datab(\app|uart|shift_buffer [0]),
	.datac(\app|uart|bypass [0]),
	.datad(\app|uart|ir [0]),
	.cin(gnd),
	.combout(\app|uart|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \app|uart|tdo~0 .lut_mask = 16'hCCD8;
defparam \app|uart|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(gnd),
	.datad(\app|uart|tdo~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hB8B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N28
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'hF1C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'hFCCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N20
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N22
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .lut_mask = 16'h5AAF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N24
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N18
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N6
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10 .lut_mask = 16'hEAC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N28
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .lut_mask = 16'h0003;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N26
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .lut_mask = 16'h5A5A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y23_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N30
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9 .lut_mask = 16'hAAAE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .lut_mask = 16'h0046;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N12
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N4
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .lut_mask = 16'h8B28;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N8
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .lut_mask = 16'hA144;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N2
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N22
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N6
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .lut_mask = 16'h0A1A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N26
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h3F3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N28
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N10
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h1D3D;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N14
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N4
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y22_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N0
cycloneiii_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N4
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N0
cycloneiii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
