/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [25:0] _01_;
  wire [2:0] _02_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_12z;
  wire [19:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [13:0] celloutsig_0_17z;
  wire [13:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [18:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [21:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = celloutsig_0_7z[3] ? celloutsig_0_0z : celloutsig_0_1z;
  assign celloutsig_0_14z = _00_ ? celloutsig_0_0z : celloutsig_0_8z;
  assign celloutsig_0_0z = in_data[45] | in_data[22];
  assign celloutsig_0_21z = celloutsig_0_14z ^ celloutsig_0_18z[8];
  assign celloutsig_1_0z = ~(in_data[122] ^ in_data[167]);
  assign celloutsig_0_7z = { celloutsig_0_2z[2:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } + { celloutsig_0_3z, celloutsig_0_5z };
  reg [13:0] _09_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _09_ <= 14'h0000;
    else _09_ <= { celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_16z };
  assign out_data[141:128] = _09_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _01_ <= 26'h0000000;
    else _01_ <= { in_data[82:60], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z };
  reg [2:0] _11_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _11_ <= 3'h0;
    else _11_ <= celloutsig_0_5z[6:4];
  assign { _00_, _02_[1:0] } = _11_;
  assign celloutsig_1_14z = { celloutsig_1_9z[8:3], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_9z } & { in_data[136:120], celloutsig_1_6z, celloutsig_1_11z };
  assign celloutsig_1_19z = { celloutsig_1_3z[11:6], celloutsig_1_2z, celloutsig_1_3z } & { in_data[177:164], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_15z };
  assign celloutsig_0_2z = in_data[49:37] / { 1'h1, in_data[42:31] };
  assign celloutsig_0_26z = celloutsig_0_18z[8:6] > { celloutsig_0_18z[1:0], celloutsig_0_21z };
  assign celloutsig_0_4z = { in_data[38:31], celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[17:9] };
  assign celloutsig_0_27z = celloutsig_0_4z[9:7] % { 1'h1, celloutsig_0_17z[11:10] };
  assign celloutsig_1_1z = { in_data[177:173], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[171:166] };
  assign celloutsig_0_9z = celloutsig_0_5z[5:1] % { 1'h1, celloutsig_0_5z[5:2] };
  assign celloutsig_1_3z = in_data[131:119] % { 1'h1, in_data[106:99], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_9z = celloutsig_1_0z ? { celloutsig_1_3z[3:0], 1'h1, celloutsig_1_7z, 1'h1, celloutsig_1_5z } : in_data[118:108];
  assign celloutsig_1_4z = celloutsig_1_2z[2] ? { 1'h1, celloutsig_1_2z[1:0], celloutsig_1_0z } : celloutsig_1_3z[9:6];
  assign celloutsig_0_5z = - { in_data[42:39], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_2z = - celloutsig_1_1z[2:0];
  assign celloutsig_1_8z = celloutsig_1_5z !== { celloutsig_1_4z[2:0], celloutsig_1_7z };
  assign celloutsig_1_5z = { celloutsig_1_2z[1], celloutsig_1_2z } | in_data[134:131];
  assign celloutsig_1_11z = & { celloutsig_1_5z, celloutsig_1_2z, in_data[178:169] };
  assign celloutsig_1_15z = | celloutsig_1_14z[11:6];
  assign celloutsig_0_3z = celloutsig_0_0z & in_data[33];
  assign celloutsig_1_6z = ~^ in_data[127:123];
  assign celloutsig_1_7z = ~^ { celloutsig_1_5z[1], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_16z = ~^ { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_0z };
  assign celloutsig_0_1z = ~^ { in_data[25:17], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_13z = { _02_[1], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_3z } >> in_data[76:57];
  assign celloutsig_0_12z = { _01_[13:8], celloutsig_0_0z } << { _01_[24:23], celloutsig_0_9z };
  assign celloutsig_1_10z = in_data[99:97] >> celloutsig_1_5z[3:1];
  assign celloutsig_0_17z = { in_data[78:69], celloutsig_0_3z, _00_, _02_[1:0] } ^ { celloutsig_0_7z[6:2], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_18z = { celloutsig_0_5z[6:1], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_14z } ^ { celloutsig_0_13z[7:2], celloutsig_0_8z, celloutsig_0_5z };
  assign _02_[2] = _00_;
  assign { out_data[117:96], out_data[32], out_data[2:0] } = { celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
