|HighRiscSystem
CLOCK_50 => HighRiscProcessor:iProcesor.Clock
CLOCK_50 => ProgramMemory:iProgramMemory.Clock
CLOCK_50 => DataMemory:iDataMemory.Clock
CLOCK_50 => BusInPort:iI.Clock
CLOCK_50 => BusOutPort:iO.Clock
CLOCK_50 => VgaSystem:iVga.CLOCK_50
CLOCK_50 => VGA_CLK.DATAIN
KEY[0] => HighRiscProcessor:iProcesor.Reset
KEY[0] => VgaSystem:iVga.Reset
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => BusInPort:iI.BusPort[0]
SW[1] => BusInPort:iI.BusPort[1]
SW[2] => BusInPort:iI.BusPort[2]
SW[3] => BusInPort:iI.BusPort[3]
SW[4] => BusInPort:iI.BusPort[4]
SW[5] => BusInPort:iI.BusPort[5]
SW[6] => BusInPort:iI.BusPort[6]
SW[7] => BusInPort:iI.BusPort[7]
SW[8] => BusInPort:iI.BusPort[8]
SW[9] => BusInPort:iI.BusPort[9]
LEDR[0] <= BusOutPort:iO.BusPort[0]
LEDR[1] <= BusOutPort:iO.BusPort[1]
LEDR[2] <= BusOutPort:iO.BusPort[2]
LEDR[3] <= BusOutPort:iO.BusPort[3]
LEDR[4] <= BusOutPort:iO.BusPort[4]
LEDR[5] <= BusOutPort:iO.BusPort[5]
LEDR[6] <= BusOutPort:iO.BusPort[6]
LEDR[7] <= BusOutPort:iO.BusPort[7]
LEDR[8] <= BusOutPort:iO.BusPort[8]
LEDR[9] <= BusOutPort:iO.BusPort[9]
VGA_CLK <= CLOCK_50.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK_N <= VgaSystem:iVga.VGA_BLANK_N
VGA_SYNC_N <= VgaSystem:iVga.VGA_SYNC_N
VGA_HS <= VgaSystem:iVga.VGA_HS
VGA_VS <= VgaSystem:iVga.VGA_VS
VGA_R[0] <= VgaSystem:iVga.VGA_R[0]
VGA_R[1] <= VgaSystem:iVga.VGA_R[1]
VGA_R[2] <= VgaSystem:iVga.VGA_R[2]
VGA_R[3] <= VgaSystem:iVga.VGA_R[3]
VGA_R[4] <= VgaSystem:iVga.VGA_R[4]
VGA_R[5] <= VgaSystem:iVga.VGA_R[5]
VGA_R[6] <= VgaSystem:iVga.VGA_R[6]
VGA_R[7] <= VgaSystem:iVga.VGA_R[7]
VGA_G[0] <= VgaSystem:iVga.VGA_G[0]
VGA_G[1] <= VgaSystem:iVga.VGA_G[1]
VGA_G[2] <= VgaSystem:iVga.VGA_G[2]
VGA_G[3] <= VgaSystem:iVga.VGA_G[3]
VGA_G[4] <= VgaSystem:iVga.VGA_G[4]
VGA_G[5] <= VgaSystem:iVga.VGA_G[5]
VGA_G[6] <= VgaSystem:iVga.VGA_G[6]
VGA_G[7] <= VgaSystem:iVga.VGA_G[7]
VGA_B[0] <= VgaSystem:iVga.VGA_B[0]
VGA_B[1] <= VgaSystem:iVga.VGA_B[1]
VGA_B[2] <= VgaSystem:iVga.VGA_B[2]
VGA_B[3] <= VgaSystem:iVga.VGA_B[3]
VGA_B[4] <= VgaSystem:iVga.VGA_B[4]
VGA_B[5] <= VgaSystem:iVga.VGA_B[5]
VGA_B[6] <= VgaSystem:iVga.VGA_B[6]
VGA_B[7] <= VgaSystem:iVga.VGA_B[7]


|HighRiscSystem|Bus:Ibus
Bus.PortInUse[0] <> PortInUse[0]
Bus.PortInUse[1] <> PortInUse[1]
Bus.PortInUse[2] <> PortInUse[2]
Bus.PortInUse[3] <> PortInUse[3]
Bus.PortInUse[4] <> PortInUse[4]
Bus.PortWriteEnable[0] <> Bus.PortWriteEnable[0]
Bus.PortWriteEnable[-1] <> <GND>
Bus.PortReadData[31][0] <> <GND>
Bus.PortReadData[31][1] <> <GND>
Bus.PortReadData[31][2] <> <GND>
Bus.PortReadData[31][3] <> <GND>
Bus.PortReadData[31][4] <> <GND>
Bus.PortReadData[31][5] <> <GND>
Bus.PortReadData[31][6] <> <GND>
Bus.PortReadData[31][7] <> <GND>
Bus.PortReadData[31][8] <> <GND>
Bus.PortReadData[31][9] <> <GND>
Bus.PortReadData[31][10] <> <GND>
Bus.PortReadData[31][11] <> <GND>
Bus.PortReadData[31][12] <> <GND>
Bus.PortReadData[31][13] <> <GND>
Bus.PortReadData[31][14] <> <GND>
Bus.PortReadData[31][15] <> <GND>
Bus.PortReadData[30][0] <> <GND>
Bus.PortReadData[30][1] <> <GND>
Bus.PortReadData[30][2] <> <GND>
Bus.PortReadData[30][3] <> <GND>
Bus.PortReadData[30][4] <> <GND>
Bus.PortReadData[30][5] <> <GND>
Bus.PortReadData[30][6] <> <GND>
Bus.PortReadData[30][7] <> <GND>
Bus.PortReadData[30][8] <> <GND>
Bus.PortReadData[30][9] <> <GND>
Bus.PortReadData[30][10] <> <GND>
Bus.PortReadData[30][11] <> <GND>
Bus.PortReadData[30][12] <> <GND>
Bus.PortReadData[30][13] <> <GND>
Bus.PortReadData[30][14] <> <GND>
Bus.PortReadData[30][15] <> <GND>
Bus.PortReadData[29][0] <> <GND>
Bus.PortReadData[29][1] <> <GND>
Bus.PortReadData[29][2] <> <GND>
Bus.PortReadData[29][3] <> <GND>
Bus.PortReadData[29][4] <> <GND>
Bus.PortReadData[29][5] <> <GND>
Bus.PortReadData[29][6] <> <GND>
Bus.PortReadData[29][7] <> <GND>
Bus.PortReadData[29][8] <> <GND>
Bus.PortReadData[29][9] <> <GND>
Bus.PortReadData[29][10] <> <GND>
Bus.PortReadData[29][11] <> <GND>
Bus.PortReadData[29][12] <> <GND>
Bus.PortReadData[29][13] <> <GND>
Bus.PortReadData[29][14] <> <GND>
Bus.PortReadData[29][15] <> <GND>
Bus.PortReadData[28][0] <> <GND>
Bus.PortReadData[28][1] <> <GND>
Bus.PortReadData[28][2] <> <GND>
Bus.PortReadData[28][3] <> <GND>
Bus.PortReadData[28][4] <> <GND>
Bus.PortReadData[28][5] <> <GND>
Bus.PortReadData[28][6] <> <GND>
Bus.PortReadData[28][7] <> <GND>
Bus.PortReadData[28][8] <> <GND>
Bus.PortReadData[28][9] <> <GND>
Bus.PortReadData[28][10] <> <GND>
Bus.PortReadData[28][11] <> <GND>
Bus.PortReadData[28][12] <> <GND>
Bus.PortReadData[28][13] <> <GND>
Bus.PortReadData[28][14] <> <GND>
Bus.PortReadData[28][15] <> <GND>
Bus.PortReadData[27][0] <> <GND>
Bus.PortReadData[27][1] <> <GND>
Bus.PortReadData[27][2] <> <GND>
Bus.PortReadData[27][3] <> <GND>
Bus.PortReadData[27][4] <> <GND>
Bus.PortReadData[27][5] <> <GND>
Bus.PortReadData[27][6] <> <GND>
Bus.PortReadData[27][7] <> <GND>
Bus.PortReadData[27][8] <> <GND>
Bus.PortReadData[27][9] <> <GND>
Bus.PortReadData[27][10] <> <GND>
Bus.PortReadData[27][11] <> <GND>
Bus.PortReadData[27][12] <> <GND>
Bus.PortReadData[27][13] <> <GND>
Bus.PortReadData[27][14] <> <GND>
Bus.PortReadData[27][15] <> <GND>
Bus.PortReadData[26][0] <> <GND>
Bus.PortReadData[26][1] <> <GND>
Bus.PortReadData[26][2] <> <GND>
Bus.PortReadData[26][3] <> <GND>
Bus.PortReadData[26][4] <> <GND>
Bus.PortReadData[26][5] <> <GND>
Bus.PortReadData[26][6] <> <GND>
Bus.PortReadData[26][7] <> <GND>
Bus.PortReadData[26][8] <> <GND>
Bus.PortReadData[26][9] <> <GND>
Bus.PortReadData[26][10] <> <GND>
Bus.PortReadData[26][11] <> <GND>
Bus.PortReadData[26][12] <> <GND>
Bus.PortReadData[26][13] <> <GND>
Bus.PortReadData[26][14] <> <GND>
Bus.PortReadData[26][15] <> <GND>
Bus.PortReadData[25][0] <> <GND>
Bus.PortReadData[25][1] <> <GND>
Bus.PortReadData[25][2] <> <GND>
Bus.PortReadData[25][3] <> <GND>
Bus.PortReadData[25][4] <> <GND>
Bus.PortReadData[25][5] <> <GND>
Bus.PortReadData[25][6] <> <GND>
Bus.PortReadData[25][7] <> <GND>
Bus.PortReadData[25][8] <> <GND>
Bus.PortReadData[25][9] <> <GND>
Bus.PortReadData[25][10] <> <GND>
Bus.PortReadData[25][11] <> <GND>
Bus.PortReadData[25][12] <> <GND>
Bus.PortReadData[25][13] <> <GND>
Bus.PortReadData[25][14] <> <GND>
Bus.PortReadData[25][15] <> <GND>
Bus.PortReadData[24][0] <> <GND>
Bus.PortReadData[24][1] <> <GND>
Bus.PortReadData[24][2] <> <GND>
Bus.PortReadData[24][3] <> <GND>
Bus.PortReadData[24][4] <> <GND>
Bus.PortReadData[24][5] <> <GND>
Bus.PortReadData[24][6] <> <GND>
Bus.PortReadData[24][7] <> <GND>
Bus.PortReadData[24][8] <> <GND>
Bus.PortReadData[24][9] <> <GND>
Bus.PortReadData[24][10] <> <GND>
Bus.PortReadData[24][11] <> <GND>
Bus.PortReadData[24][12] <> <GND>
Bus.PortReadData[24][13] <> <GND>
Bus.PortReadData[24][14] <> <GND>
Bus.PortReadData[24][15] <> <GND>
Bus.PortReadData[23][0] <> <GND>
Bus.PortReadData[23][1] <> <GND>
Bus.PortReadData[23][2] <> <GND>
Bus.PortReadData[23][3] <> <GND>
Bus.PortReadData[23][4] <> <GND>
Bus.PortReadData[23][5] <> <GND>
Bus.PortReadData[23][6] <> <GND>
Bus.PortReadData[23][7] <> <GND>
Bus.PortReadData[23][8] <> <GND>
Bus.PortReadData[23][9] <> <GND>
Bus.PortReadData[23][10] <> <GND>
Bus.PortReadData[23][11] <> <GND>
Bus.PortReadData[23][12] <> <GND>
Bus.PortReadData[23][13] <> <GND>
Bus.PortReadData[23][14] <> <GND>
Bus.PortReadData[23][15] <> <GND>
Bus.PortReadData[22][0] <> <GND>
Bus.PortReadData[22][1] <> <GND>
Bus.PortReadData[22][2] <> <GND>
Bus.PortReadData[22][3] <> <GND>
Bus.PortReadData[22][4] <> <GND>
Bus.PortReadData[22][5] <> <GND>
Bus.PortReadData[22][6] <> <GND>
Bus.PortReadData[22][7] <> <GND>
Bus.PortReadData[22][8] <> <GND>
Bus.PortReadData[22][9] <> <GND>
Bus.PortReadData[22][10] <> <GND>
Bus.PortReadData[22][11] <> <GND>
Bus.PortReadData[22][12] <> <GND>
Bus.PortReadData[22][13] <> <GND>
Bus.PortReadData[22][14] <> <GND>
Bus.PortReadData[22][15] <> <GND>
Bus.PortReadData[21][0] <> <GND>
Bus.PortReadData[21][1] <> <GND>
Bus.PortReadData[21][2] <> <GND>
Bus.PortReadData[21][3] <> <GND>
Bus.PortReadData[21][4] <> <GND>
Bus.PortReadData[21][5] <> <GND>
Bus.PortReadData[21][6] <> <GND>
Bus.PortReadData[21][7] <> <GND>
Bus.PortReadData[21][8] <> <GND>
Bus.PortReadData[21][9] <> <GND>
Bus.PortReadData[21][10] <> <GND>
Bus.PortReadData[21][11] <> <GND>
Bus.PortReadData[21][12] <> <GND>
Bus.PortReadData[21][13] <> <GND>
Bus.PortReadData[21][14] <> <GND>
Bus.PortReadData[21][15] <> <GND>
Bus.PortReadData[20][0] <> <GND>
Bus.PortReadData[20][1] <> <GND>
Bus.PortReadData[20][2] <> <GND>
Bus.PortReadData[20][3] <> <GND>
Bus.PortReadData[20][4] <> <GND>
Bus.PortReadData[20][5] <> <GND>
Bus.PortReadData[20][6] <> <GND>
Bus.PortReadData[20][7] <> <GND>
Bus.PortReadData[20][8] <> <GND>
Bus.PortReadData[20][9] <> <GND>
Bus.PortReadData[20][10] <> <GND>
Bus.PortReadData[20][11] <> <GND>
Bus.PortReadData[20][12] <> <GND>
Bus.PortReadData[20][13] <> <GND>
Bus.PortReadData[20][14] <> <GND>
Bus.PortReadData[20][15] <> <GND>
Bus.PortReadData[19][0] <> <GND>
Bus.PortReadData[19][1] <> <GND>
Bus.PortReadData[19][2] <> <GND>
Bus.PortReadData[19][3] <> <GND>
Bus.PortReadData[19][4] <> <GND>
Bus.PortReadData[19][5] <> <GND>
Bus.PortReadData[19][6] <> <GND>
Bus.PortReadData[19][7] <> <GND>
Bus.PortReadData[19][8] <> <GND>
Bus.PortReadData[19][9] <> <GND>
Bus.PortReadData[19][10] <> <GND>
Bus.PortReadData[19][11] <> <GND>
Bus.PortReadData[19][12] <> <GND>
Bus.PortReadData[19][13] <> <GND>
Bus.PortReadData[19][14] <> <GND>
Bus.PortReadData[19][15] <> <GND>
Bus.PortReadData[18][0] <> <GND>
Bus.PortReadData[18][1] <> <GND>
Bus.PortReadData[18][2] <> <GND>
Bus.PortReadData[18][3] <> <GND>
Bus.PortReadData[18][4] <> <GND>
Bus.PortReadData[18][5] <> <GND>
Bus.PortReadData[18][6] <> <GND>
Bus.PortReadData[18][7] <> <GND>
Bus.PortReadData[18][8] <> <GND>
Bus.PortReadData[18][9] <> <GND>
Bus.PortReadData[18][10] <> <GND>
Bus.PortReadData[18][11] <> <GND>
Bus.PortReadData[18][12] <> <GND>
Bus.PortReadData[18][13] <> <GND>
Bus.PortReadData[18][14] <> <GND>
Bus.PortReadData[18][15] <> <GND>
Bus.PortReadData[17][0] <> <GND>
Bus.PortReadData[17][1] <> <GND>
Bus.PortReadData[17][2] <> <GND>
Bus.PortReadData[17][3] <> <GND>
Bus.PortReadData[17][4] <> <GND>
Bus.PortReadData[17][5] <> <GND>
Bus.PortReadData[17][6] <> <GND>
Bus.PortReadData[17][7] <> <GND>
Bus.PortReadData[17][8] <> <GND>
Bus.PortReadData[17][9] <> <GND>
Bus.PortReadData[17][10] <> <GND>
Bus.PortReadData[17][11] <> <GND>
Bus.PortReadData[17][12] <> <GND>
Bus.PortReadData[17][13] <> <GND>
Bus.PortReadData[17][14] <> <GND>
Bus.PortReadData[17][15] <> <GND>
Bus.PortReadData[16][0] <> <GND>
Bus.PortReadData[16][1] <> <GND>
Bus.PortReadData[16][2] <> <GND>
Bus.PortReadData[16][3] <> <GND>
Bus.PortReadData[16][4] <> <GND>
Bus.PortReadData[16][5] <> <GND>
Bus.PortReadData[16][6] <> <GND>
Bus.PortReadData[16][7] <> <GND>
Bus.PortReadData[16][8] <> <GND>
Bus.PortReadData[16][9] <> <GND>
Bus.PortReadData[16][10] <> <GND>
Bus.PortReadData[16][11] <> <GND>
Bus.PortReadData[16][12] <> <GND>
Bus.PortReadData[16][13] <> <GND>
Bus.PortReadData[16][14] <> <GND>
Bus.PortReadData[16][15] <> <GND>
Bus.PortReadData[15][0] <> <GND>
Bus.PortReadData[15][1] <> <GND>
Bus.PortReadData[15][2] <> <GND>
Bus.PortReadData[15][3] <> <GND>
Bus.PortReadData[15][4] <> <GND>
Bus.PortReadData[15][5] <> <GND>
Bus.PortReadData[15][6] <> <GND>
Bus.PortReadData[15][7] <> <GND>
Bus.PortReadData[15][8] <> <GND>
Bus.PortReadData[15][9] <> <GND>
Bus.PortReadData[15][10] <> <GND>
Bus.PortReadData[15][11] <> <GND>
Bus.PortReadData[15][12] <> <GND>
Bus.PortReadData[15][13] <> <GND>
Bus.PortReadData[15][14] <> <GND>
Bus.PortReadData[15][15] <> <GND>
Bus.PortReadData[14][0] <> <GND>
Bus.PortReadData[14][1] <> <GND>
Bus.PortReadData[14][2] <> <GND>
Bus.PortReadData[14][3] <> <GND>
Bus.PortReadData[14][4] <> <GND>
Bus.PortReadData[14][5] <> <GND>
Bus.PortReadData[14][6] <> <GND>
Bus.PortReadData[14][7] <> <GND>
Bus.PortReadData[14][8] <> <GND>
Bus.PortReadData[14][9] <> <GND>
Bus.PortReadData[14][10] <> <GND>
Bus.PortReadData[14][11] <> <GND>
Bus.PortReadData[14][12] <> <GND>
Bus.PortReadData[14][13] <> <GND>
Bus.PortReadData[14][14] <> <GND>
Bus.PortReadData[14][15] <> <GND>
Bus.PortReadData[13][0] <> <GND>
Bus.PortReadData[13][1] <> <GND>
Bus.PortReadData[13][2] <> <GND>
Bus.PortReadData[13][3] <> <GND>
Bus.PortReadData[13][4] <> <GND>
Bus.PortReadData[13][5] <> <GND>
Bus.PortReadData[13][6] <> <GND>
Bus.PortReadData[13][7] <> <GND>
Bus.PortReadData[13][8] <> <GND>
Bus.PortReadData[13][9] <> <GND>
Bus.PortReadData[13][10] <> <GND>
Bus.PortReadData[13][11] <> <GND>
Bus.PortReadData[13][12] <> <GND>
Bus.PortReadData[13][13] <> <GND>
Bus.PortReadData[13][14] <> <GND>
Bus.PortReadData[13][15] <> <GND>
Bus.PortReadData[12][0] <> <GND>
Bus.PortReadData[12][1] <> <GND>
Bus.PortReadData[12][2] <> <GND>
Bus.PortReadData[12][3] <> <GND>
Bus.PortReadData[12][4] <> <GND>
Bus.PortReadData[12][5] <> <GND>
Bus.PortReadData[12][6] <> <GND>
Bus.PortReadData[12][7] <> <GND>
Bus.PortReadData[12][8] <> <GND>
Bus.PortReadData[12][9] <> <GND>
Bus.PortReadData[12][10] <> <GND>
Bus.PortReadData[12][11] <> <GND>
Bus.PortReadData[12][12] <> <GND>
Bus.PortReadData[12][13] <> <GND>
Bus.PortReadData[12][14] <> <GND>
Bus.PortReadData[12][15] <> <GND>
Bus.PortReadData[11][0] <> <GND>
Bus.PortReadData[11][1] <> <GND>
Bus.PortReadData[11][2] <> <GND>
Bus.PortReadData[11][3] <> <GND>
Bus.PortReadData[11][4] <> <GND>
Bus.PortReadData[11][5] <> <GND>
Bus.PortReadData[11][6] <> <GND>
Bus.PortReadData[11][7] <> <GND>
Bus.PortReadData[11][8] <> <GND>
Bus.PortReadData[11][9] <> <GND>
Bus.PortReadData[11][10] <> <GND>
Bus.PortReadData[11][11] <> <GND>
Bus.PortReadData[11][12] <> <GND>
Bus.PortReadData[11][13] <> <GND>
Bus.PortReadData[11][14] <> <GND>
Bus.PortReadData[11][15] <> <GND>
Bus.PortReadData[10][0] <> <GND>
Bus.PortReadData[10][1] <> <GND>
Bus.PortReadData[10][2] <> <GND>
Bus.PortReadData[10][3] <> <GND>
Bus.PortReadData[10][4] <> <GND>
Bus.PortReadData[10][5] <> <GND>
Bus.PortReadData[10][6] <> <GND>
Bus.PortReadData[10][7] <> <GND>
Bus.PortReadData[10][8] <> <GND>
Bus.PortReadData[10][9] <> <GND>
Bus.PortReadData[10][10] <> <GND>
Bus.PortReadData[10][11] <> <GND>
Bus.PortReadData[10][12] <> <GND>
Bus.PortReadData[10][13] <> <GND>
Bus.PortReadData[10][14] <> <GND>
Bus.PortReadData[10][15] <> <GND>
Bus.PortReadData[9][0] <> <GND>
Bus.PortReadData[9][1] <> <GND>
Bus.PortReadData[9][2] <> <GND>
Bus.PortReadData[9][3] <> <GND>
Bus.PortReadData[9][4] <> <GND>
Bus.PortReadData[9][5] <> <GND>
Bus.PortReadData[9][6] <> <GND>
Bus.PortReadData[9][7] <> <GND>
Bus.PortReadData[9][8] <> <GND>
Bus.PortReadData[9][9] <> <GND>
Bus.PortReadData[9][10] <> <GND>
Bus.PortReadData[9][11] <> <GND>
Bus.PortReadData[9][12] <> <GND>
Bus.PortReadData[9][13] <> <GND>
Bus.PortReadData[9][14] <> <GND>
Bus.PortReadData[9][15] <> <GND>
Bus.PortReadData[8][0] <> <GND>
Bus.PortReadData[8][1] <> <GND>
Bus.PortReadData[8][2] <> <GND>
Bus.PortReadData[8][3] <> <GND>
Bus.PortReadData[8][4] <> <GND>
Bus.PortReadData[8][5] <> <GND>
Bus.PortReadData[8][6] <> <GND>
Bus.PortReadData[8][7] <> <GND>
Bus.PortReadData[8][8] <> <GND>
Bus.PortReadData[8][9] <> <GND>
Bus.PortReadData[8][10] <> <GND>
Bus.PortReadData[8][11] <> <GND>
Bus.PortReadData[8][12] <> <GND>
Bus.PortReadData[8][13] <> <GND>
Bus.PortReadData[8][14] <> <GND>
Bus.PortReadData[8][15] <> <GND>
Bus.PortReadData[7][0] <> <GND>
Bus.PortReadData[7][1] <> <GND>
Bus.PortReadData[7][2] <> <GND>
Bus.PortReadData[7][3] <> <GND>
Bus.PortReadData[7][4] <> <GND>
Bus.PortReadData[7][5] <> <GND>
Bus.PortReadData[7][6] <> <GND>
Bus.PortReadData[7][7] <> <GND>
Bus.PortReadData[7][8] <> <GND>
Bus.PortReadData[7][9] <> <GND>
Bus.PortReadData[7][10] <> <GND>
Bus.PortReadData[7][11] <> <GND>
Bus.PortReadData[7][12] <> <GND>
Bus.PortReadData[7][13] <> <GND>
Bus.PortReadData[7][14] <> <GND>
Bus.PortReadData[7][15] <> <GND>
Bus.PortReadData[6][0] <> <GND>
Bus.PortReadData[6][1] <> <GND>
Bus.PortReadData[6][2] <> <GND>
Bus.PortReadData[6][3] <> <GND>
Bus.PortReadData[6][4] <> <GND>
Bus.PortReadData[6][5] <> <GND>
Bus.PortReadData[6][6] <> <GND>
Bus.PortReadData[6][7] <> <GND>
Bus.PortReadData[6][8] <> <GND>
Bus.PortReadData[6][9] <> <GND>
Bus.PortReadData[6][10] <> <GND>
Bus.PortReadData[6][11] <> <GND>
Bus.PortReadData[6][12] <> <GND>
Bus.PortReadData[6][13] <> <GND>
Bus.PortReadData[6][14] <> <GND>
Bus.PortReadData[6][15] <> <GND>
Bus.PortReadData[5][0] <> <GND>
Bus.PortReadData[5][1] <> <GND>
Bus.PortReadData[5][2] <> <GND>
Bus.PortReadData[5][3] <> <GND>
Bus.PortReadData[5][4] <> <GND>
Bus.PortReadData[5][5] <> <GND>
Bus.PortReadData[5][6] <> <GND>
Bus.PortReadData[5][7] <> <GND>
Bus.PortReadData[5][8] <> <GND>
Bus.PortReadData[5][9] <> <GND>
Bus.PortReadData[5][10] <> <GND>
Bus.PortReadData[5][11] <> <GND>
Bus.PortReadData[5][12] <> <GND>
Bus.PortReadData[5][13] <> <GND>
Bus.PortReadData[5][14] <> <GND>
Bus.PortReadData[5][15] <> <GND>
Bus.PortReadData[4][0] <> <GND>
Bus.PortReadData[4][1] <> <GND>
Bus.PortReadData[4][2] <> <GND>
Bus.PortReadData[4][3] <> <GND>
Bus.PortReadData[4][4] <> <GND>
Bus.PortReadData[4][5] <> <GND>
Bus.PortReadData[4][6] <> <GND>
Bus.PortReadData[4][7] <> <GND>
Bus.PortReadData[4][8] <> <GND>
Bus.PortReadData[4][9] <> <GND>
Bus.PortReadData[4][10] <> <GND>
Bus.PortReadData[4][11] <> <GND>
Bus.PortReadData[4][12] <> <GND>
Bus.PortReadData[4][13] <> <GND>
Bus.PortReadData[4][14] <> <GND>
Bus.PortReadData[4][15] <> <GND>
Bus.PortReadData[3][0] <> <GND>
Bus.PortReadData[3][1] <> <GND>
Bus.PortReadData[3][2] <> <GND>
Bus.PortReadData[3][3] <> <GND>
Bus.PortReadData[3][4] <> <GND>
Bus.PortReadData[3][5] <> <GND>
Bus.PortReadData[3][6] <> <GND>
Bus.PortReadData[3][7] <> <GND>
Bus.PortReadData[3][8] <> <GND>
Bus.PortReadData[3][9] <> <GND>
Bus.PortReadData[3][10] <> <GND>
Bus.PortReadData[3][11] <> <GND>
Bus.PortReadData[3][12] <> <GND>
Bus.PortReadData[3][13] <> <GND>
Bus.PortReadData[3][14] <> <GND>
Bus.PortReadData[3][15] <> <GND>
Bus.PortReadData[2][0] <> <GND>
Bus.PortReadData[2][1] <> <GND>
Bus.PortReadData[2][2] <> <GND>
Bus.PortReadData[2][3] <> <GND>
Bus.PortReadData[2][4] <> <GND>
Bus.PortReadData[2][5] <> <GND>
Bus.PortReadData[2][6] <> <GND>
Bus.PortReadData[2][7] <> <GND>
Bus.PortReadData[2][8] <> <GND>
Bus.PortReadData[2][9] <> <GND>
Bus.PortReadData[2][10] <> <GND>
Bus.PortReadData[2][11] <> <GND>
Bus.PortReadData[2][12] <> <GND>
Bus.PortReadData[2][13] <> <GND>
Bus.PortReadData[2][14] <> <GND>
Bus.PortReadData[2][15] <> <GND>
Bus.PortReadData[1][0] <> <GND>
Bus.PortReadData[1][1] <> <GND>
Bus.PortReadData[1][2] <> <GND>
Bus.PortReadData[1][3] <> <GND>
Bus.PortReadData[1][4] <> <GND>
Bus.PortReadData[1][5] <> <GND>
Bus.PortReadData[1][6] <> <GND>
Bus.PortReadData[1][7] <> <GND>
Bus.PortReadData[1][8] <> <GND>
Bus.PortReadData[1][9] <> <GND>
Bus.PortReadData[1][10] <> <GND>
Bus.PortReadData[1][11] <> <GND>
Bus.PortReadData[1][12] <> <GND>
Bus.PortReadData[1][13] <> <GND>
Bus.PortReadData[1][14] <> <GND>
Bus.PortReadData[1][15] <> <GND>
Bus.PortReadData[0][0] <> <GND>
Bus.PortReadData[0][1] <> <GND>
Bus.PortReadData[0][2] <> <GND>
Bus.PortReadData[0][3] <> <GND>
Bus.PortReadData[0][4] <> <GND>
Bus.PortReadData[0][5] <> <GND>
Bus.PortReadData[0][6] <> <GND>
Bus.PortReadData[0][7] <> <GND>
Bus.PortReadData[0][8] <> <GND>
Bus.PortReadData[0][9] <> <GND>
Bus.PortReadData[0][10] <> <GND>
Bus.PortReadData[0][11] <> <GND>
Bus.PortReadData[0][12] <> <GND>
Bus.PortReadData[0][13] <> <GND>
Bus.PortReadData[0][14] <> <GND>
Bus.PortReadData[0][15] <> <GND>
Bus.PortAddress[0] <> PortAddress[0]
Bus.PortAddress[1] <> PortAddress[1]
Bus.PortAddress[2] <> PortAddress[2]
Bus.PortAddress[3] <> PortAddress[3]
Bus.PortAddress[4] <> PortAddress[4]
Bus.PortAddress[5] <> PortAddress[5]
Bus.PortAddress[6] <> PortAddress[6]
Bus.PortAddress[7] <> PortAddress[7]
Bus.PortAddress[8] <> PortAddress[8]
Bus.BlockInUse[0] <> BlockInUse[0]
Bus.BlockInUse[1] <> BlockInUse[1]
Bus.SlaveWriteEnable[0] <> Bus.SlaveWriteEnable[0]
Bus.SlaveReadData[3][0] <> Bus.SlaveReadData[3][0]
Bus.SlaveReadData[3][1] <> Bus.SlaveReadData[3][1]
Bus.SlaveReadData[3][2] <> Bus.SlaveReadData[3][2]
Bus.SlaveReadData[3][3] <> Bus.SlaveReadData[3][3]
Bus.SlaveReadData[3][4] <> Bus.SlaveReadData[3][4]
Bus.SlaveReadData[3][5] <> Bus.SlaveReadData[3][5]
Bus.SlaveReadData[3][6] <> Bus.SlaveReadData[3][6]
Bus.SlaveReadData[3][7] <> Bus.SlaveReadData[3][7]
Bus.SlaveReadData[3][8] <> Bus.SlaveReadData[3][8]
Bus.SlaveReadData[3][9] <> Bus.SlaveReadData[3][9]
Bus.SlaveReadData[3][10] <> Bus.SlaveReadData[3][10]
Bus.SlaveReadData[3][11] <> Bus.SlaveReadData[3][11]
Bus.SlaveReadData[3][12] <> Bus.SlaveReadData[3][12]
Bus.SlaveReadData[3][13] <> Bus.SlaveReadData[3][13]
Bus.SlaveReadData[3][14] <> Bus.SlaveReadData[3][14]
Bus.SlaveReadData[3][15] <> Bus.SlaveReadData[3][15]
Bus.SlaveReadData[2][0] <> <GND>
Bus.SlaveReadData[2][1] <> <GND>
Bus.SlaveReadData[2][2] <> <GND>
Bus.SlaveReadData[2][3] <> <GND>
Bus.SlaveReadData[2][4] <> <GND>
Bus.SlaveReadData[2][5] <> <GND>
Bus.SlaveReadData[2][6] <> <GND>
Bus.SlaveReadData[2][7] <> <GND>
Bus.SlaveReadData[2][8] <> <GND>
Bus.SlaveReadData[2][9] <> <GND>
Bus.SlaveReadData[2][10] <> <GND>
Bus.SlaveReadData[2][11] <> <GND>
Bus.SlaveReadData[2][12] <> <GND>
Bus.SlaveReadData[2][13] <> <GND>
Bus.SlaveReadData[2][14] <> <GND>
Bus.SlaveReadData[2][15] <> <GND>
Bus.SlaveReadData[1][0] <> <GND>
Bus.SlaveReadData[1][1] <> <GND>
Bus.SlaveReadData[1][2] <> <GND>
Bus.SlaveReadData[1][3] <> <GND>
Bus.SlaveReadData[1][4] <> <GND>
Bus.SlaveReadData[1][5] <> <GND>
Bus.SlaveReadData[1][6] <> <GND>
Bus.SlaveReadData[1][7] <> <GND>
Bus.SlaveReadData[1][8] <> <GND>
Bus.SlaveReadData[1][9] <> <GND>
Bus.SlaveReadData[1][10] <> <GND>
Bus.SlaveReadData[1][11] <> <GND>
Bus.SlaveReadData[1][12] <> <GND>
Bus.SlaveReadData[1][13] <> <GND>
Bus.SlaveReadData[1][14] <> <GND>
Bus.SlaveReadData[1][15] <> <GND>
Bus.SlaveAddress[0] <> SlaveAddress[0]
Bus.SlaveAddress[1] <> SlaveAddress[1]
Bus.SlaveAddress[2] <> SlaveAddress[2]
Bus.SlaveAddress[3] <> SlaveAddress[3]
Bus.SlaveAddress[4] <> SlaveAddress[4]
Bus.SlaveAddress[5] <> SlaveAddress[5]
Bus.SlaveAddress[6] <> SlaveAddress[6]
Bus.SlaveAddress[7] <> SlaveAddress[7]
Bus.SlaveAddress[8] <> SlaveAddress[8]
Bus.SlaveAddress[9] <> SlaveAddress[9]
Bus.SlaveAddress[10] <> SlaveAddress[10]
Bus.SlaveAddress[11] <> SlaveAddress[11]
Bus.SlaveAddress[12] <> SlaveAddress[12]
Bus.SlaveAddress[13] <> SlaveAddress[13]
Bus.WriteData[0] <> <UNC>
Bus.WriteData[1] <> <UNC>
Bus.WriteData[2] <> <UNC>
Bus.WriteData[3] <> <UNC>
Bus.WriteData[4] <> <UNC>
Bus.WriteData[5] <> <UNC>
Bus.WriteData[6] <> <UNC>
Bus.WriteData[7] <> <UNC>
Bus.WriteData[8] <> <UNC>
Bus.WriteData[9] <> <UNC>
Bus.WriteData[10] <> <UNC>
Bus.WriteData[11] <> <UNC>
Bus.WriteData[12] <> <UNC>
Bus.WriteData[13] <> <UNC>
Bus.WriteData[14] <> <UNC>
Bus.WriteData[15] <> <UNC>
Bus.ReadData[0] <> Bus.ReadData[0]
Bus.ReadData[1] <> Bus.ReadData[1]
Bus.ReadData[2] <> Bus.ReadData[2]
Bus.ReadData[3] <> Bus.ReadData[3]
Bus.ReadData[4] <> Bus.ReadData[4]
Bus.ReadData[5] <> Bus.ReadData[5]
Bus.ReadData[6] <> Bus.ReadData[6]
Bus.ReadData[7] <> Bus.ReadData[7]
Bus.ReadData[8] <> Bus.ReadData[8]
Bus.ReadData[9] <> Bus.ReadData[9]
Bus.ReadData[10] <> Bus.ReadData[10]
Bus.ReadData[11] <> Bus.ReadData[11]
Bus.ReadData[12] <> Bus.ReadData[12]
Bus.ReadData[13] <> Bus.ReadData[13]
Bus.ReadData[14] <> Bus.ReadData[14]
Bus.ReadData[15] <> Bus.ReadData[15]


|HighRiscSystem|Bus:Dbus
Bus.PortInUse[0] <> PortInUse[0]
Bus.PortInUse[1] <> PortInUse[1]
Bus.PortInUse[2] <> PortInUse[2]
Bus.PortInUse[3] <> PortInUse[3]
Bus.PortInUse[4] <> PortInUse[4]
Bus.PortWriteEnable[0] <> Bus.PortWriteEnable[0]
Bus.PortWriteEnable[1] <> Bus.PortWriteEnable[1]
Bus.PortReadData[31][0] <> <GND>
Bus.PortReadData[31][1] <> <GND>
Bus.PortReadData[31][2] <> <GND>
Bus.PortReadData[31][3] <> <GND>
Bus.PortReadData[31][4] <> <GND>
Bus.PortReadData[31][5] <> <GND>
Bus.PortReadData[31][6] <> <GND>
Bus.PortReadData[31][7] <> <GND>
Bus.PortReadData[31][8] <> <GND>
Bus.PortReadData[31][9] <> <GND>
Bus.PortReadData[31][10] <> <GND>
Bus.PortReadData[31][11] <> <GND>
Bus.PortReadData[31][12] <> <GND>
Bus.PortReadData[31][13] <> <GND>
Bus.PortReadData[31][14] <> <GND>
Bus.PortReadData[31][15] <> <GND>
Bus.PortReadData[30][0] <> <GND>
Bus.PortReadData[30][1] <> <GND>
Bus.PortReadData[30][2] <> <GND>
Bus.PortReadData[30][3] <> <GND>
Bus.PortReadData[30][4] <> <GND>
Bus.PortReadData[30][5] <> <GND>
Bus.PortReadData[30][6] <> <GND>
Bus.PortReadData[30][7] <> <GND>
Bus.PortReadData[30][8] <> <GND>
Bus.PortReadData[30][9] <> <GND>
Bus.PortReadData[30][10] <> <GND>
Bus.PortReadData[30][11] <> <GND>
Bus.PortReadData[30][12] <> <GND>
Bus.PortReadData[30][13] <> <GND>
Bus.PortReadData[30][14] <> <GND>
Bus.PortReadData[30][15] <> <GND>
Bus.PortReadData[29][0] <> <GND>
Bus.PortReadData[29][1] <> <GND>
Bus.PortReadData[29][2] <> <GND>
Bus.PortReadData[29][3] <> <GND>
Bus.PortReadData[29][4] <> <GND>
Bus.PortReadData[29][5] <> <GND>
Bus.PortReadData[29][6] <> <GND>
Bus.PortReadData[29][7] <> <GND>
Bus.PortReadData[29][8] <> <GND>
Bus.PortReadData[29][9] <> <GND>
Bus.PortReadData[29][10] <> <GND>
Bus.PortReadData[29][11] <> <GND>
Bus.PortReadData[29][12] <> <GND>
Bus.PortReadData[29][13] <> <GND>
Bus.PortReadData[29][14] <> <GND>
Bus.PortReadData[29][15] <> <GND>
Bus.PortReadData[28][0] <> <GND>
Bus.PortReadData[28][1] <> <GND>
Bus.PortReadData[28][2] <> <GND>
Bus.PortReadData[28][3] <> <GND>
Bus.PortReadData[28][4] <> <GND>
Bus.PortReadData[28][5] <> <GND>
Bus.PortReadData[28][6] <> <GND>
Bus.PortReadData[28][7] <> <GND>
Bus.PortReadData[28][8] <> <GND>
Bus.PortReadData[28][9] <> <GND>
Bus.PortReadData[28][10] <> <GND>
Bus.PortReadData[28][11] <> <GND>
Bus.PortReadData[28][12] <> <GND>
Bus.PortReadData[28][13] <> <GND>
Bus.PortReadData[28][14] <> <GND>
Bus.PortReadData[28][15] <> <GND>
Bus.PortReadData[27][0] <> <GND>
Bus.PortReadData[27][1] <> <GND>
Bus.PortReadData[27][2] <> <GND>
Bus.PortReadData[27][3] <> <GND>
Bus.PortReadData[27][4] <> <GND>
Bus.PortReadData[27][5] <> <GND>
Bus.PortReadData[27][6] <> <GND>
Bus.PortReadData[27][7] <> <GND>
Bus.PortReadData[27][8] <> <GND>
Bus.PortReadData[27][9] <> <GND>
Bus.PortReadData[27][10] <> <GND>
Bus.PortReadData[27][11] <> <GND>
Bus.PortReadData[27][12] <> <GND>
Bus.PortReadData[27][13] <> <GND>
Bus.PortReadData[27][14] <> <GND>
Bus.PortReadData[27][15] <> <GND>
Bus.PortReadData[26][0] <> <GND>
Bus.PortReadData[26][1] <> <GND>
Bus.PortReadData[26][2] <> <GND>
Bus.PortReadData[26][3] <> <GND>
Bus.PortReadData[26][4] <> <GND>
Bus.PortReadData[26][5] <> <GND>
Bus.PortReadData[26][6] <> <GND>
Bus.PortReadData[26][7] <> <GND>
Bus.PortReadData[26][8] <> <GND>
Bus.PortReadData[26][9] <> <GND>
Bus.PortReadData[26][10] <> <GND>
Bus.PortReadData[26][11] <> <GND>
Bus.PortReadData[26][12] <> <GND>
Bus.PortReadData[26][13] <> <GND>
Bus.PortReadData[26][14] <> <GND>
Bus.PortReadData[26][15] <> <GND>
Bus.PortReadData[25][0] <> <GND>
Bus.PortReadData[25][1] <> <GND>
Bus.PortReadData[25][2] <> <GND>
Bus.PortReadData[25][3] <> <GND>
Bus.PortReadData[25][4] <> <GND>
Bus.PortReadData[25][5] <> <GND>
Bus.PortReadData[25][6] <> <GND>
Bus.PortReadData[25][7] <> <GND>
Bus.PortReadData[25][8] <> <GND>
Bus.PortReadData[25][9] <> <GND>
Bus.PortReadData[25][10] <> <GND>
Bus.PortReadData[25][11] <> <GND>
Bus.PortReadData[25][12] <> <GND>
Bus.PortReadData[25][13] <> <GND>
Bus.PortReadData[25][14] <> <GND>
Bus.PortReadData[25][15] <> <GND>
Bus.PortReadData[24][0] <> <GND>
Bus.PortReadData[24][1] <> <GND>
Bus.PortReadData[24][2] <> <GND>
Bus.PortReadData[24][3] <> <GND>
Bus.PortReadData[24][4] <> <GND>
Bus.PortReadData[24][5] <> <GND>
Bus.PortReadData[24][6] <> <GND>
Bus.PortReadData[24][7] <> <GND>
Bus.PortReadData[24][8] <> <GND>
Bus.PortReadData[24][9] <> <GND>
Bus.PortReadData[24][10] <> <GND>
Bus.PortReadData[24][11] <> <GND>
Bus.PortReadData[24][12] <> <GND>
Bus.PortReadData[24][13] <> <GND>
Bus.PortReadData[24][14] <> <GND>
Bus.PortReadData[24][15] <> <GND>
Bus.PortReadData[23][0] <> <GND>
Bus.PortReadData[23][1] <> <GND>
Bus.PortReadData[23][2] <> <GND>
Bus.PortReadData[23][3] <> <GND>
Bus.PortReadData[23][4] <> <GND>
Bus.PortReadData[23][5] <> <GND>
Bus.PortReadData[23][6] <> <GND>
Bus.PortReadData[23][7] <> <GND>
Bus.PortReadData[23][8] <> <GND>
Bus.PortReadData[23][9] <> <GND>
Bus.PortReadData[23][10] <> <GND>
Bus.PortReadData[23][11] <> <GND>
Bus.PortReadData[23][12] <> <GND>
Bus.PortReadData[23][13] <> <GND>
Bus.PortReadData[23][14] <> <GND>
Bus.PortReadData[23][15] <> <GND>
Bus.PortReadData[22][0] <> <GND>
Bus.PortReadData[22][1] <> <GND>
Bus.PortReadData[22][2] <> <GND>
Bus.PortReadData[22][3] <> <GND>
Bus.PortReadData[22][4] <> <GND>
Bus.PortReadData[22][5] <> <GND>
Bus.PortReadData[22][6] <> <GND>
Bus.PortReadData[22][7] <> <GND>
Bus.PortReadData[22][8] <> <GND>
Bus.PortReadData[22][9] <> <GND>
Bus.PortReadData[22][10] <> <GND>
Bus.PortReadData[22][11] <> <GND>
Bus.PortReadData[22][12] <> <GND>
Bus.PortReadData[22][13] <> <GND>
Bus.PortReadData[22][14] <> <GND>
Bus.PortReadData[22][15] <> <GND>
Bus.PortReadData[21][0] <> <GND>
Bus.PortReadData[21][1] <> <GND>
Bus.PortReadData[21][2] <> <GND>
Bus.PortReadData[21][3] <> <GND>
Bus.PortReadData[21][4] <> <GND>
Bus.PortReadData[21][5] <> <GND>
Bus.PortReadData[21][6] <> <GND>
Bus.PortReadData[21][7] <> <GND>
Bus.PortReadData[21][8] <> <GND>
Bus.PortReadData[21][9] <> <GND>
Bus.PortReadData[21][10] <> <GND>
Bus.PortReadData[21][11] <> <GND>
Bus.PortReadData[21][12] <> <GND>
Bus.PortReadData[21][13] <> <GND>
Bus.PortReadData[21][14] <> <GND>
Bus.PortReadData[21][15] <> <GND>
Bus.PortReadData[20][0] <> <GND>
Bus.PortReadData[20][1] <> <GND>
Bus.PortReadData[20][2] <> <GND>
Bus.PortReadData[20][3] <> <GND>
Bus.PortReadData[20][4] <> <GND>
Bus.PortReadData[20][5] <> <GND>
Bus.PortReadData[20][6] <> <GND>
Bus.PortReadData[20][7] <> <GND>
Bus.PortReadData[20][8] <> <GND>
Bus.PortReadData[20][9] <> <GND>
Bus.PortReadData[20][10] <> <GND>
Bus.PortReadData[20][11] <> <GND>
Bus.PortReadData[20][12] <> <GND>
Bus.PortReadData[20][13] <> <GND>
Bus.PortReadData[20][14] <> <GND>
Bus.PortReadData[20][15] <> <GND>
Bus.PortReadData[19][0] <> <GND>
Bus.PortReadData[19][1] <> <GND>
Bus.PortReadData[19][2] <> <GND>
Bus.PortReadData[19][3] <> <GND>
Bus.PortReadData[19][4] <> <GND>
Bus.PortReadData[19][5] <> <GND>
Bus.PortReadData[19][6] <> <GND>
Bus.PortReadData[19][7] <> <GND>
Bus.PortReadData[19][8] <> <GND>
Bus.PortReadData[19][9] <> <GND>
Bus.PortReadData[19][10] <> <GND>
Bus.PortReadData[19][11] <> <GND>
Bus.PortReadData[19][12] <> <GND>
Bus.PortReadData[19][13] <> <GND>
Bus.PortReadData[19][14] <> <GND>
Bus.PortReadData[19][15] <> <GND>
Bus.PortReadData[18][0] <> <GND>
Bus.PortReadData[18][1] <> <GND>
Bus.PortReadData[18][2] <> <GND>
Bus.PortReadData[18][3] <> <GND>
Bus.PortReadData[18][4] <> <GND>
Bus.PortReadData[18][5] <> <GND>
Bus.PortReadData[18][6] <> <GND>
Bus.PortReadData[18][7] <> <GND>
Bus.PortReadData[18][8] <> <GND>
Bus.PortReadData[18][9] <> <GND>
Bus.PortReadData[18][10] <> <GND>
Bus.PortReadData[18][11] <> <GND>
Bus.PortReadData[18][12] <> <GND>
Bus.PortReadData[18][13] <> <GND>
Bus.PortReadData[18][14] <> <GND>
Bus.PortReadData[18][15] <> <GND>
Bus.PortReadData[17][0] <> <GND>
Bus.PortReadData[17][1] <> <GND>
Bus.PortReadData[17][2] <> <GND>
Bus.PortReadData[17][3] <> <GND>
Bus.PortReadData[17][4] <> <GND>
Bus.PortReadData[17][5] <> <GND>
Bus.PortReadData[17][6] <> <GND>
Bus.PortReadData[17][7] <> <GND>
Bus.PortReadData[17][8] <> <GND>
Bus.PortReadData[17][9] <> <GND>
Bus.PortReadData[17][10] <> <GND>
Bus.PortReadData[17][11] <> <GND>
Bus.PortReadData[17][12] <> <GND>
Bus.PortReadData[17][13] <> <GND>
Bus.PortReadData[17][14] <> <GND>
Bus.PortReadData[17][15] <> <GND>
Bus.PortReadData[16][0] <> <GND>
Bus.PortReadData[16][1] <> <GND>
Bus.PortReadData[16][2] <> <GND>
Bus.PortReadData[16][3] <> <GND>
Bus.PortReadData[16][4] <> <GND>
Bus.PortReadData[16][5] <> <GND>
Bus.PortReadData[16][6] <> <GND>
Bus.PortReadData[16][7] <> <GND>
Bus.PortReadData[16][8] <> <GND>
Bus.PortReadData[16][9] <> <GND>
Bus.PortReadData[16][10] <> <GND>
Bus.PortReadData[16][11] <> <GND>
Bus.PortReadData[16][12] <> <GND>
Bus.PortReadData[16][13] <> <GND>
Bus.PortReadData[16][14] <> <GND>
Bus.PortReadData[16][15] <> <GND>
Bus.PortReadData[15][0] <> <GND>
Bus.PortReadData[15][1] <> <GND>
Bus.PortReadData[15][2] <> <GND>
Bus.PortReadData[15][3] <> <GND>
Bus.PortReadData[15][4] <> <GND>
Bus.PortReadData[15][5] <> <GND>
Bus.PortReadData[15][6] <> <GND>
Bus.PortReadData[15][7] <> <GND>
Bus.PortReadData[15][8] <> <GND>
Bus.PortReadData[15][9] <> <GND>
Bus.PortReadData[15][10] <> <GND>
Bus.PortReadData[15][11] <> <GND>
Bus.PortReadData[15][12] <> <GND>
Bus.PortReadData[15][13] <> <GND>
Bus.PortReadData[15][14] <> <GND>
Bus.PortReadData[15][15] <> <GND>
Bus.PortReadData[14][0] <> <GND>
Bus.PortReadData[14][1] <> <GND>
Bus.PortReadData[14][2] <> <GND>
Bus.PortReadData[14][3] <> <GND>
Bus.PortReadData[14][4] <> <GND>
Bus.PortReadData[14][5] <> <GND>
Bus.PortReadData[14][6] <> <GND>
Bus.PortReadData[14][7] <> <GND>
Bus.PortReadData[14][8] <> <GND>
Bus.PortReadData[14][9] <> <GND>
Bus.PortReadData[14][10] <> <GND>
Bus.PortReadData[14][11] <> <GND>
Bus.PortReadData[14][12] <> <GND>
Bus.PortReadData[14][13] <> <GND>
Bus.PortReadData[14][14] <> <GND>
Bus.PortReadData[14][15] <> <GND>
Bus.PortReadData[13][0] <> <GND>
Bus.PortReadData[13][1] <> <GND>
Bus.PortReadData[13][2] <> <GND>
Bus.PortReadData[13][3] <> <GND>
Bus.PortReadData[13][4] <> <GND>
Bus.PortReadData[13][5] <> <GND>
Bus.PortReadData[13][6] <> <GND>
Bus.PortReadData[13][7] <> <GND>
Bus.PortReadData[13][8] <> <GND>
Bus.PortReadData[13][9] <> <GND>
Bus.PortReadData[13][10] <> <GND>
Bus.PortReadData[13][11] <> <GND>
Bus.PortReadData[13][12] <> <GND>
Bus.PortReadData[13][13] <> <GND>
Bus.PortReadData[13][14] <> <GND>
Bus.PortReadData[13][15] <> <GND>
Bus.PortReadData[12][0] <> <GND>
Bus.PortReadData[12][1] <> <GND>
Bus.PortReadData[12][2] <> <GND>
Bus.PortReadData[12][3] <> <GND>
Bus.PortReadData[12][4] <> <GND>
Bus.PortReadData[12][5] <> <GND>
Bus.PortReadData[12][6] <> <GND>
Bus.PortReadData[12][7] <> <GND>
Bus.PortReadData[12][8] <> <GND>
Bus.PortReadData[12][9] <> <GND>
Bus.PortReadData[12][10] <> <GND>
Bus.PortReadData[12][11] <> <GND>
Bus.PortReadData[12][12] <> <GND>
Bus.PortReadData[12][13] <> <GND>
Bus.PortReadData[12][14] <> <GND>
Bus.PortReadData[12][15] <> <GND>
Bus.PortReadData[11][0] <> <GND>
Bus.PortReadData[11][1] <> <GND>
Bus.PortReadData[11][2] <> <GND>
Bus.PortReadData[11][3] <> <GND>
Bus.PortReadData[11][4] <> <GND>
Bus.PortReadData[11][5] <> <GND>
Bus.PortReadData[11][6] <> <GND>
Bus.PortReadData[11][7] <> <GND>
Bus.PortReadData[11][8] <> <GND>
Bus.PortReadData[11][9] <> <GND>
Bus.PortReadData[11][10] <> <GND>
Bus.PortReadData[11][11] <> <GND>
Bus.PortReadData[11][12] <> <GND>
Bus.PortReadData[11][13] <> <GND>
Bus.PortReadData[11][14] <> <GND>
Bus.PortReadData[11][15] <> <GND>
Bus.PortReadData[10][0] <> <GND>
Bus.PortReadData[10][1] <> <GND>
Bus.PortReadData[10][2] <> <GND>
Bus.PortReadData[10][3] <> <GND>
Bus.PortReadData[10][4] <> <GND>
Bus.PortReadData[10][5] <> <GND>
Bus.PortReadData[10][6] <> <GND>
Bus.PortReadData[10][7] <> <GND>
Bus.PortReadData[10][8] <> <GND>
Bus.PortReadData[10][9] <> <GND>
Bus.PortReadData[10][10] <> <GND>
Bus.PortReadData[10][11] <> <GND>
Bus.PortReadData[10][12] <> <GND>
Bus.PortReadData[10][13] <> <GND>
Bus.PortReadData[10][14] <> <GND>
Bus.PortReadData[10][15] <> <GND>
Bus.PortReadData[9][0] <> <GND>
Bus.PortReadData[9][1] <> <GND>
Bus.PortReadData[9][2] <> <GND>
Bus.PortReadData[9][3] <> <GND>
Bus.PortReadData[9][4] <> <GND>
Bus.PortReadData[9][5] <> <GND>
Bus.PortReadData[9][6] <> <GND>
Bus.PortReadData[9][7] <> <GND>
Bus.PortReadData[9][8] <> <GND>
Bus.PortReadData[9][9] <> <GND>
Bus.PortReadData[9][10] <> <GND>
Bus.PortReadData[9][11] <> <GND>
Bus.PortReadData[9][12] <> <GND>
Bus.PortReadData[9][13] <> <GND>
Bus.PortReadData[9][14] <> <GND>
Bus.PortReadData[9][15] <> <GND>
Bus.PortReadData[8][0] <> <GND>
Bus.PortReadData[8][1] <> <GND>
Bus.PortReadData[8][2] <> <GND>
Bus.PortReadData[8][3] <> <GND>
Bus.PortReadData[8][4] <> <GND>
Bus.PortReadData[8][5] <> <GND>
Bus.PortReadData[8][6] <> <GND>
Bus.PortReadData[8][7] <> <GND>
Bus.PortReadData[8][8] <> <GND>
Bus.PortReadData[8][9] <> <GND>
Bus.PortReadData[8][10] <> <GND>
Bus.PortReadData[8][11] <> <GND>
Bus.PortReadData[8][12] <> <GND>
Bus.PortReadData[8][13] <> <GND>
Bus.PortReadData[8][14] <> <GND>
Bus.PortReadData[8][15] <> <GND>
Bus.PortReadData[7][0] <> <GND>
Bus.PortReadData[7][1] <> <GND>
Bus.PortReadData[7][2] <> <GND>
Bus.PortReadData[7][3] <> <GND>
Bus.PortReadData[7][4] <> <GND>
Bus.PortReadData[7][5] <> <GND>
Bus.PortReadData[7][6] <> <GND>
Bus.PortReadData[7][7] <> <GND>
Bus.PortReadData[7][8] <> <GND>
Bus.PortReadData[7][9] <> <GND>
Bus.PortReadData[7][10] <> <GND>
Bus.PortReadData[7][11] <> <GND>
Bus.PortReadData[7][12] <> <GND>
Bus.PortReadData[7][13] <> <GND>
Bus.PortReadData[7][14] <> <GND>
Bus.PortReadData[7][15] <> <GND>
Bus.PortReadData[6][0] <> <GND>
Bus.PortReadData[6][1] <> <GND>
Bus.PortReadData[6][2] <> <GND>
Bus.PortReadData[6][3] <> <GND>
Bus.PortReadData[6][4] <> <GND>
Bus.PortReadData[6][5] <> <GND>
Bus.PortReadData[6][6] <> <GND>
Bus.PortReadData[6][7] <> <GND>
Bus.PortReadData[6][8] <> <GND>
Bus.PortReadData[6][9] <> <GND>
Bus.PortReadData[6][10] <> <GND>
Bus.PortReadData[6][11] <> <GND>
Bus.PortReadData[6][12] <> <GND>
Bus.PortReadData[6][13] <> <GND>
Bus.PortReadData[6][14] <> <GND>
Bus.PortReadData[6][15] <> <GND>
Bus.PortReadData[5][0] <> <GND>
Bus.PortReadData[5][1] <> <GND>
Bus.PortReadData[5][2] <> <GND>
Bus.PortReadData[5][3] <> <GND>
Bus.PortReadData[5][4] <> <GND>
Bus.PortReadData[5][5] <> <GND>
Bus.PortReadData[5][6] <> <GND>
Bus.PortReadData[5][7] <> <GND>
Bus.PortReadData[5][8] <> <GND>
Bus.PortReadData[5][9] <> <GND>
Bus.PortReadData[5][10] <> <GND>
Bus.PortReadData[5][11] <> <GND>
Bus.PortReadData[5][12] <> <GND>
Bus.PortReadData[5][13] <> <GND>
Bus.PortReadData[5][14] <> <GND>
Bus.PortReadData[5][15] <> <GND>
Bus.PortReadData[4][0] <> <GND>
Bus.PortReadData[4][1] <> <GND>
Bus.PortReadData[4][2] <> <GND>
Bus.PortReadData[4][3] <> <GND>
Bus.PortReadData[4][4] <> <GND>
Bus.PortReadData[4][5] <> <GND>
Bus.PortReadData[4][6] <> <GND>
Bus.PortReadData[4][7] <> <GND>
Bus.PortReadData[4][8] <> <GND>
Bus.PortReadData[4][9] <> <GND>
Bus.PortReadData[4][10] <> <GND>
Bus.PortReadData[4][11] <> <GND>
Bus.PortReadData[4][12] <> <GND>
Bus.PortReadData[4][13] <> <GND>
Bus.PortReadData[4][14] <> <GND>
Bus.PortReadData[4][15] <> <GND>
Bus.PortReadData[3][0] <> <GND>
Bus.PortReadData[3][1] <> <GND>
Bus.PortReadData[3][2] <> <GND>
Bus.PortReadData[3][3] <> <GND>
Bus.PortReadData[3][4] <> <GND>
Bus.PortReadData[3][5] <> <GND>
Bus.PortReadData[3][6] <> <GND>
Bus.PortReadData[3][7] <> <GND>
Bus.PortReadData[3][8] <> <GND>
Bus.PortReadData[3][9] <> <GND>
Bus.PortReadData[3][10] <> <GND>
Bus.PortReadData[3][11] <> <GND>
Bus.PortReadData[3][12] <> <GND>
Bus.PortReadData[3][13] <> <GND>
Bus.PortReadData[3][14] <> <GND>
Bus.PortReadData[3][15] <> <GND>
Bus.PortReadData[2][0] <> <GND>
Bus.PortReadData[2][1] <> <GND>
Bus.PortReadData[2][2] <> <GND>
Bus.PortReadData[2][3] <> <GND>
Bus.PortReadData[2][4] <> <GND>
Bus.PortReadData[2][5] <> <GND>
Bus.PortReadData[2][6] <> <GND>
Bus.PortReadData[2][7] <> <GND>
Bus.PortReadData[2][8] <> <GND>
Bus.PortReadData[2][9] <> <GND>
Bus.PortReadData[2][10] <> <GND>
Bus.PortReadData[2][11] <> <GND>
Bus.PortReadData[2][12] <> <GND>
Bus.PortReadData[2][13] <> <GND>
Bus.PortReadData[2][14] <> <GND>
Bus.PortReadData[2][15] <> <GND>
Bus.PortAddress[0] <> PortAddress[0]
Bus.PortAddress[1] <> PortAddress[1]
Bus.PortAddress[2] <> PortAddress[2]
Bus.PortAddress[3] <> PortAddress[3]
Bus.PortAddress[4] <> PortAddress[4]
Bus.PortAddress[5] <> PortAddress[5]
Bus.PortAddress[6] <> PortAddress[6]
Bus.PortAddress[7] <> PortAddress[7]
Bus.PortAddress[8] <> PortAddress[8]
Bus.BlockInUse[0] <> BlockInUse[0]
Bus.BlockInUse[1] <> BlockInUse[1]
Bus.SlaveWriteEnable[0] <> Bus.SlaveWriteEnable[0]
Bus.SlaveWriteEnable[1] <> Bus.SlaveWriteEnable[1]
Bus.SlaveReadData[3][0] <> Bus.SlaveReadData[3][0]
Bus.SlaveReadData[3][1] <> Bus.SlaveReadData[3][1]
Bus.SlaveReadData[3][2] <> Bus.SlaveReadData[3][2]
Bus.SlaveReadData[3][3] <> Bus.SlaveReadData[3][3]
Bus.SlaveReadData[3][4] <> Bus.SlaveReadData[3][4]
Bus.SlaveReadData[3][5] <> Bus.SlaveReadData[3][5]
Bus.SlaveReadData[3][6] <> Bus.SlaveReadData[3][6]
Bus.SlaveReadData[3][7] <> Bus.SlaveReadData[3][7]
Bus.SlaveReadData[3][8] <> Bus.SlaveReadData[3][8]
Bus.SlaveReadData[3][9] <> Bus.SlaveReadData[3][9]
Bus.SlaveReadData[3][10] <> Bus.SlaveReadData[3][10]
Bus.SlaveReadData[3][11] <> Bus.SlaveReadData[3][11]
Bus.SlaveReadData[3][12] <> Bus.SlaveReadData[3][12]
Bus.SlaveReadData[3][13] <> Bus.SlaveReadData[3][13]
Bus.SlaveReadData[3][14] <> Bus.SlaveReadData[3][14]
Bus.SlaveReadData[3][15] <> Bus.SlaveReadData[3][15]
Bus.SlaveReadData[2][0] <> <GND>
Bus.SlaveReadData[2][1] <> <GND>
Bus.SlaveReadData[2][2] <> <GND>
Bus.SlaveReadData[2][3] <> <GND>
Bus.SlaveReadData[2][4] <> <GND>
Bus.SlaveReadData[2][5] <> <GND>
Bus.SlaveReadData[2][6] <> <GND>
Bus.SlaveReadData[2][7] <> <GND>
Bus.SlaveReadData[2][8] <> <GND>
Bus.SlaveReadData[2][9] <> <GND>
Bus.SlaveReadData[2][10] <> <GND>
Bus.SlaveReadData[2][11] <> <GND>
Bus.SlaveReadData[2][12] <> <GND>
Bus.SlaveReadData[2][13] <> <GND>
Bus.SlaveReadData[2][14] <> <GND>
Bus.SlaveReadData[2][15] <> <GND>
Bus.SlaveAddress[0] <> SlaveAddress[0]
Bus.SlaveAddress[1] <> SlaveAddress[1]
Bus.SlaveAddress[2] <> SlaveAddress[2]
Bus.SlaveAddress[3] <> SlaveAddress[3]
Bus.SlaveAddress[4] <> SlaveAddress[4]
Bus.SlaveAddress[5] <> SlaveAddress[5]
Bus.SlaveAddress[6] <> SlaveAddress[6]
Bus.SlaveAddress[7] <> SlaveAddress[7]
Bus.SlaveAddress[8] <> SlaveAddress[8]
Bus.SlaveAddress[9] <> SlaveAddress[9]
Bus.SlaveAddress[10] <> SlaveAddress[10]
Bus.SlaveAddress[11] <> SlaveAddress[11]
Bus.SlaveAddress[12] <> SlaveAddress[12]
Bus.SlaveAddress[13] <> SlaveAddress[13]
Bus.WriteData[0] <> <UNC>
Bus.WriteData[1] <> <UNC>
Bus.WriteData[2] <> <UNC>
Bus.WriteData[3] <> <UNC>
Bus.WriteData[4] <> <UNC>
Bus.WriteData[5] <> <UNC>
Bus.WriteData[6] <> <UNC>
Bus.WriteData[7] <> <UNC>
Bus.WriteData[8] <> <UNC>
Bus.WriteData[9] <> <UNC>
Bus.WriteData[10] <> <UNC>
Bus.WriteData[11] <> <UNC>
Bus.WriteData[12] <> <UNC>
Bus.WriteData[13] <> <UNC>
Bus.WriteData[14] <> <UNC>
Bus.WriteData[15] <> <UNC>
Bus.ReadData[0] <> Bus.ReadData[0]
Bus.ReadData[1] <> Bus.ReadData[1]
Bus.ReadData[2] <> Bus.ReadData[2]
Bus.ReadData[3] <> Bus.ReadData[3]
Bus.ReadData[4] <> Bus.ReadData[4]
Bus.ReadData[5] <> Bus.ReadData[5]
Bus.ReadData[6] <> Bus.ReadData[6]
Bus.ReadData[7] <> Bus.ReadData[7]
Bus.ReadData[8] <> Bus.ReadData[8]
Bus.ReadData[9] <> Bus.ReadData[9]
Bus.ReadData[10] <> Bus.ReadData[10]
Bus.ReadData[11] <> Bus.ReadData[11]
Bus.ReadData[12] <> Bus.ReadData[12]
Bus.ReadData[13] <> Bus.ReadData[13]
Bus.ReadData[14] <> Bus.ReadData[14]
Bus.ReadData[15] <> Bus.ReadData[15]


|HighRiscSystem|HighRiscProcessor:iProcesor
Clock => RegisterFile:iRF.Clock
Clock => ProgramCounter:iPC.Clock
Clock => FlagsRegister:iFlags.Clock
Reset => ProgramCounter:iPC.Reset
Reset => FlagsRegister:iFlags.Reset
Ibus.WriteEnable <= <GND>
Ibus.WriteData[0] <= <GND>
Ibus.WriteData[1] <= <GND>
Ibus.WriteData[2] <= <GND>
Ibus.WriteData[3] <= <GND>
Ibus.WriteData[4] <= <GND>
Ibus.WriteData[5] <= <GND>
Ibus.WriteData[6] <= <GND>
Ibus.WriteData[7] <= <GND>
Ibus.WriteData[8] <= <GND>
Ibus.WriteData[9] <= <GND>
Ibus.WriteData[10] <= <GND>
Ibus.WriteData[11] <= <GND>
Ibus.WriteData[12] <= <GND>
Ibus.WriteData[13] <= <GND>
Ibus.WriteData[14] <= <GND>
Ibus.WriteData[15] <= <GND>
Ibus.ReadData[0] => InstructionDecoder:iDecoder.Instruction[0]
Ibus.ReadData[1] => InstructionDecoder:iDecoder.Instruction[1]
Ibus.ReadData[2] => InstructionDecoder:iDecoder.Instruction[2]
Ibus.ReadData[3] => InstructionDecoder:iDecoder.Instruction[3]
Ibus.ReadData[4] => InstructionDecoder:iDecoder.Instruction[4]
Ibus.ReadData[5] => InstructionDecoder:iDecoder.Instruction[5]
Ibus.ReadData[6] => InstructionDecoder:iDecoder.Instruction[6]
Ibus.ReadData[7] => InstructionDecoder:iDecoder.Instruction[7]
Ibus.ReadData[8] => InstructionDecoder:iDecoder.Instruction[8]
Ibus.ReadData[9] => InstructionDecoder:iDecoder.Instruction[9]
Ibus.ReadData[10] => InstructionDecoder:iDecoder.Instruction[10]
Ibus.ReadData[11] => InstructionDecoder:iDecoder.Instruction[11]
Ibus.ReadData[12] => InstructionDecoder:iDecoder.Instruction[12]
Ibus.ReadData[13] => InstructionDecoder:iDecoder.Instruction[13]
Ibus.ReadData[14] => InstructionDecoder:iDecoder.Instruction[14]
Ibus.ReadData[15] => InstructionDecoder:iDecoder.Instruction[15]
Ibus.Address[0] <= ProgramCounter:iPC.CounterValue[0]
Ibus.Address[1] <= ProgramCounter:iPC.CounterValue[1]
Ibus.Address[2] <= ProgramCounter:iPC.CounterValue[2]
Ibus.Address[3] <= ProgramCounter:iPC.CounterValue[3]
Ibus.Address[4] <= ProgramCounter:iPC.CounterValue[4]
Ibus.Address[5] <= ProgramCounter:iPC.CounterValue[5]
Ibus.Address[6] <= ProgramCounter:iPC.CounterValue[6]
Ibus.Address[7] <= ProgramCounter:iPC.CounterValue[7]
Ibus.Address[8] <= ProgramCounter:iPC.CounterValue[8]
Ibus.Address[9] <= ProgramCounter:iPC.CounterValue[9]
Ibus.Address[10] <= ProgramCounter:iPC.CounterValue[10]
Ibus.Address[11] <= ProgramCounter:iPC.CounterValue[11]
Ibus.Address[12] <= ProgramCounter:iPC.CounterValue[12]
Ibus.Address[13] <= ProgramCounter:iPC.CounterValue[13]
Ibus.Address[14] <= ProgramCounter:iPC.CounterValue[14]
Ibus.Address[15] <= ProgramCounter:iPC.CounterValue[15]
Dbus.WriteEnable <= InstructionDecoder:iDecoder.MemWriteEnable
Dbus.WriteData[0] <= SourceSelector:iAluMuxB.SelectedValue[0]
Dbus.WriteData[1] <= SourceSelector:iAluMuxB.SelectedValue[1]
Dbus.WriteData[2] <= SourceSelector:iAluMuxB.SelectedValue[2]
Dbus.WriteData[3] <= SourceSelector:iAluMuxB.SelectedValue[3]
Dbus.WriteData[4] <= SourceSelector:iAluMuxB.SelectedValue[4]
Dbus.WriteData[5] <= SourceSelector:iAluMuxB.SelectedValue[5]
Dbus.WriteData[6] <= SourceSelector:iAluMuxB.SelectedValue[6]
Dbus.WriteData[7] <= SourceSelector:iAluMuxB.SelectedValue[7]
Dbus.WriteData[8] <= SourceSelector:iAluMuxB.SelectedValue[8]
Dbus.WriteData[9] <= SourceSelector:iAluMuxB.SelectedValue[9]
Dbus.WriteData[10] <= SourceSelector:iAluMuxB.SelectedValue[10]
Dbus.WriteData[11] <= SourceSelector:iAluMuxB.SelectedValue[11]
Dbus.WriteData[12] <= SourceSelector:iAluMuxB.SelectedValue[12]
Dbus.WriteData[13] <= SourceSelector:iAluMuxB.SelectedValue[13]
Dbus.WriteData[14] <= SourceSelector:iAluMuxB.SelectedValue[14]
Dbus.WriteData[15] <= SourceSelector:iAluMuxB.SelectedValue[15]
Dbus.ReadData[0] => WriteData[0].DATAB
Dbus.ReadData[1] => WriteData[1].DATAB
Dbus.ReadData[2] => WriteData[2].DATAB
Dbus.ReadData[3] => WriteData[3].DATAB
Dbus.ReadData[4] => WriteData[4].DATAB
Dbus.ReadData[5] => WriteData[5].DATAB
Dbus.ReadData[6] => WriteData[6].DATAB
Dbus.ReadData[7] => WriteData[7].DATAB
Dbus.ReadData[8] => WriteData[8].DATAB
Dbus.ReadData[9] => WriteData[9].DATAB
Dbus.ReadData[10] => WriteData[10].DATAB
Dbus.ReadData[11] => WriteData[11].DATAB
Dbus.ReadData[12] => WriteData[12].DATAB
Dbus.ReadData[13] => WriteData[13].DATAB
Dbus.ReadData[14] => WriteData[14].DATAB
Dbus.ReadData[15] => WriteData[15].DATAB
Dbus.Address[0] <= Address.DB_MAX_OUTPUT_PORT_TYPE
Dbus.Address[1] <= Address.DB_MAX_OUTPUT_PORT_TYPE
Dbus.Address[2] <= Address.DB_MAX_OUTPUT_PORT_TYPE
Dbus.Address[3] <= Address.DB_MAX_OUTPUT_PORT_TYPE
Dbus.Address[4] <= Address.DB_MAX_OUTPUT_PORT_TYPE
Dbus.Address[5] <= Address.DB_MAX_OUTPUT_PORT_TYPE
Dbus.Address[6] <= Address.DB_MAX_OUTPUT_PORT_TYPE
Dbus.Address[7] <= Address.DB_MAX_OUTPUT_PORT_TYPE
Dbus.Address[8] <= Address.DB_MAX_OUTPUT_PORT_TYPE
Dbus.Address[9] <= Address.DB_MAX_OUTPUT_PORT_TYPE
Dbus.Address[10] <= Address.DB_MAX_OUTPUT_PORT_TYPE
Dbus.Address[11] <= Address.DB_MAX_OUTPUT_PORT_TYPE
Dbus.Address[12] <= Address.DB_MAX_OUTPUT_PORT_TYPE
Dbus.Address[13] <= Address.DB_MAX_OUTPUT_PORT_TYPE
Dbus.Address[14] <= Address.DB_MAX_OUTPUT_PORT_TYPE
Dbus.Address[15] <= Address.DB_MAX_OUTPUT_PORT_TYPE


|HighRiscSystem|HighRiscProcessor:iProcesor|ArithmeticLogicUnit:iALU
Operation[0] => Equal6.IN7
Operation[0] => Equal7.IN7
Operation[0] => Equal8.IN7
Operation[0] => Equal9.IN7
Operation[0] => Equal10.IN7
Operation[0] => Equal11.IN7
Operation[0] => Equal12.IN7
Operation[0] => Equal13.IN7
Operation[0] => Equal14.IN7
Operation[0] => Equal15.IN7
Operation[0] => Equal16.IN7
Operation[0] => Equal17.IN7
Operation[0] => Equal18.IN7
Operation[1] => Equal6.IN6
Operation[1] => Equal7.IN6
Operation[1] => Equal8.IN6
Operation[1] => Equal9.IN6
Operation[1] => Equal10.IN6
Operation[1] => Equal11.IN6
Operation[1] => Equal12.IN6
Operation[1] => Equal13.IN6
Operation[1] => Equal14.IN6
Operation[1] => Equal15.IN6
Operation[1] => Equal16.IN6
Operation[1] => Equal17.IN6
Operation[1] => Equal18.IN6
Operation[2] => Equal6.IN5
Operation[2] => Equal7.IN5
Operation[2] => Equal8.IN5
Operation[2] => Equal9.IN5
Operation[2] => Equal10.IN5
Operation[2] => Equal11.IN5
Operation[2] => Equal12.IN5
Operation[2] => Equal13.IN5
Operation[2] => Equal14.IN5
Operation[2] => Equal15.IN5
Operation[2] => Equal16.IN5
Operation[2] => Equal17.IN5
Operation[2] => Equal18.IN5
Operation[3] => Equal6.IN4
Operation[3] => Equal7.IN4
Operation[3] => Equal8.IN4
Operation[3] => Equal9.IN4
Operation[3] => Equal10.IN4
Operation[3] => Equal11.IN4
Operation[3] => Equal12.IN4
Operation[3] => Equal13.IN4
Operation[3] => Equal14.IN4
Operation[3] => Equal15.IN4
Operation[3] => Equal16.IN4
Operation[3] => Equal17.IN4
Operation[3] => Equal18.IN4
InFlags.Carry => Add1.IN32
InFlags.Carry => Add2.IN16
InFlags.Carry => Selector4.IN7
InFlags.Carry => Selector5.IN22
InFlags.Carry => Selector20.IN21
InFlags.Zero => Selector3.IN13
InFlags.Negative => Selector2.IN11
InFlags.Parity => Selector1.IN13
InFlags.Overflow => Selector0.IN5
OutFlags.Carry <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
OutFlags.Zero <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
OutFlags.Negative <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
OutFlags.Parity <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
OutFlags.Overflow <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
InImm[0] => Selector20.IN22
InImm[0] => OutDest.DATAB
InImm[0] => OutDest.DATAA
InImm[1] => Selector19.IN21
InImm[1] => OutDest.DATAB
InImm[1] => OutDest.DATAA
InImm[2] => Selector18.IN21
InImm[2] => OutDest.DATAB
InImm[2] => OutDest.DATAA
InImm[3] => Selector17.IN21
InImm[3] => OutDest.DATAB
InImm[3] => OutDest.DATAA
InImm[4] => Selector16.IN21
InImm[4] => OutDest.DATAB
InImm[4] => OutDest.DATAA
InImm[5] => Selector5.IN23
InImm[5] => Selector6.IN22
InImm[5] => Selector7.IN22
InImm[5] => Selector8.IN22
InImm[5] => Selector9.IN22
InImm[5] => Selector10.IN22
InImm[5] => Selector11.IN22
InImm[5] => Selector12.IN22
InImm[5] => Selector13.IN22
InImm[5] => Selector14.IN22
InImm[5] => Selector15.IN21
InImm[5] => OutDest.OUTPUTSELECT
InImm[5] => OutDest.OUTPUTSELECT
InImm[5] => OutDest.OUTPUTSELECT
InImm[5] => OutDest.OUTPUTSELECT
InImm[5] => OutDest.OUTPUTSELECT
InImm[5] => OutDest.OUTPUTSELECT
InImm[5] => OutDest.OUTPUTSELECT
InImm[5] => OutDest.OUTPUTSELECT
InImm[5] => OutDest.OUTPUTSELECT
InImm[5] => OutDest.OUTPUTSELECT
InSrc[0] => OutDest.IN0
InSrc[0] => OutDest.IN0
InSrc[0] => Add0.IN16
InSrc[0] => LessThan1.IN32
InSrc[0] => Add2.IN32
InSrc[0] => Div0.IN15
InSrc[0] => Mod0.IN15
InSrc[0] => Mult0.IN15
InSrc[0] => Selector4.IN9
InSrc[0] => Selector19.IN24
InSrc[0] => Selector20.IN24
InSrc[0] => Equal2.IN31
InSrc[1] => OutDest.IN0
InSrc[1] => OutDest.IN0
InSrc[1] => Add0.IN15
InSrc[1] => LessThan1.IN31
InSrc[1] => Add2.IN31
InSrc[1] => Div0.IN14
InSrc[1] => Mod0.IN14
InSrc[1] => Mult0.IN14
InSrc[1] => Selector18.IN24
InSrc[1] => Selector19.IN23
InSrc[1] => Selector20.IN23
InSrc[1] => Equal2.IN30
InSrc[2] => OutDest.IN0
InSrc[2] => OutDest.IN0
InSrc[2] => Add0.IN14
InSrc[2] => LessThan1.IN30
InSrc[2] => Add2.IN30
InSrc[2] => Div0.IN13
InSrc[2] => Mod0.IN13
InSrc[2] => Mult0.IN13
InSrc[2] => Selector17.IN24
InSrc[2] => Selector18.IN23
InSrc[2] => Selector19.IN22
InSrc[2] => Equal2.IN29
InSrc[3] => OutDest.IN0
InSrc[3] => OutDest.IN0
InSrc[3] => Add0.IN13
InSrc[3] => LessThan1.IN29
InSrc[3] => Add2.IN29
InSrc[3] => Div0.IN12
InSrc[3] => Mod0.IN12
InSrc[3] => Mult0.IN12
InSrc[3] => Selector16.IN24
InSrc[3] => Selector17.IN23
InSrc[3] => Selector18.IN22
InSrc[3] => Equal2.IN28
InSrc[4] => OutDest.IN0
InSrc[4] => OutDest.IN0
InSrc[4] => Add0.IN12
InSrc[4] => LessThan1.IN28
InSrc[4] => Add2.IN28
InSrc[4] => Div0.IN11
InSrc[4] => Mod0.IN11
InSrc[4] => Mult0.IN11
InSrc[4] => Selector15.IN24
InSrc[4] => Selector16.IN23
InSrc[4] => Selector17.IN22
InSrc[4] => Equal2.IN27
InSrc[5] => OutDest.IN0
InSrc[5] => OutDest.IN0
InSrc[5] => Add0.IN11
InSrc[5] => LessThan1.IN27
InSrc[5] => Add2.IN27
InSrc[5] => Div0.IN10
InSrc[5] => Mod0.IN10
InSrc[5] => Mult0.IN10
InSrc[5] => Selector14.IN25
InSrc[5] => Selector15.IN23
InSrc[5] => Selector16.IN22
InSrc[5] => Equal2.IN26
InSrc[6] => OutDest.IN0
InSrc[6] => OutDest.IN0
InSrc[6] => Add0.IN10
InSrc[6] => LessThan1.IN26
InSrc[6] => Add2.IN26
InSrc[6] => Div0.IN9
InSrc[6] => Mod0.IN9
InSrc[6] => Mult0.IN9
InSrc[6] => Selector13.IN25
InSrc[6] => Selector14.IN24
InSrc[6] => Selector15.IN22
InSrc[6] => Equal2.IN25
InSrc[7] => OutDest.IN0
InSrc[7] => OutDest.IN0
InSrc[7] => Add0.IN9
InSrc[7] => LessThan1.IN25
InSrc[7] => Add2.IN25
InSrc[7] => Div0.IN8
InSrc[7] => Mod0.IN8
InSrc[7] => Mult0.IN8
InSrc[7] => Selector12.IN25
InSrc[7] => Selector13.IN24
InSrc[7] => Selector14.IN23
InSrc[7] => Equal2.IN24
InSrc[8] => OutDest.IN0
InSrc[8] => OutDest.IN0
InSrc[8] => Add0.IN8
InSrc[8] => LessThan1.IN24
InSrc[8] => Add2.IN24
InSrc[8] => Div0.IN7
InSrc[8] => Mod0.IN7
InSrc[8] => Mult0.IN7
InSrc[8] => Selector11.IN25
InSrc[8] => Selector12.IN24
InSrc[8] => Selector13.IN23
InSrc[8] => Equal2.IN23
InSrc[9] => OutDest.IN0
InSrc[9] => OutDest.IN0
InSrc[9] => Add0.IN7
InSrc[9] => LessThan1.IN23
InSrc[9] => Add2.IN23
InSrc[9] => Div0.IN6
InSrc[9] => Mod0.IN6
InSrc[9] => Mult0.IN6
InSrc[9] => Selector10.IN25
InSrc[9] => Selector11.IN24
InSrc[9] => Selector12.IN23
InSrc[9] => Equal2.IN22
InSrc[10] => OutDest.IN0
InSrc[10] => OutDest.IN0
InSrc[10] => Add0.IN6
InSrc[10] => LessThan1.IN22
InSrc[10] => Add2.IN22
InSrc[10] => Div0.IN5
InSrc[10] => Mod0.IN5
InSrc[10] => Mult0.IN5
InSrc[10] => Selector9.IN25
InSrc[10] => Selector10.IN24
InSrc[10] => Selector11.IN23
InSrc[10] => Equal2.IN21
InSrc[11] => OutDest.IN0
InSrc[11] => OutDest.IN0
InSrc[11] => Add0.IN5
InSrc[11] => LessThan1.IN21
InSrc[11] => Add2.IN21
InSrc[11] => Div0.IN4
InSrc[11] => Mod0.IN4
InSrc[11] => Mult0.IN4
InSrc[11] => Selector8.IN25
InSrc[11] => Selector9.IN24
InSrc[11] => Selector10.IN23
InSrc[11] => Equal2.IN20
InSrc[12] => OutDest.IN0
InSrc[12] => OutDest.IN0
InSrc[12] => Add0.IN4
InSrc[12] => LessThan1.IN20
InSrc[12] => Add2.IN20
InSrc[12] => Div0.IN3
InSrc[12] => Mod0.IN3
InSrc[12] => Mult0.IN3
InSrc[12] => Selector7.IN25
InSrc[12] => Selector8.IN24
InSrc[12] => Selector9.IN23
InSrc[12] => Equal2.IN19
InSrc[13] => OutDest.IN0
InSrc[13] => OutDest.IN0
InSrc[13] => Add0.IN3
InSrc[13] => LessThan1.IN19
InSrc[13] => Add2.IN19
InSrc[13] => Div0.IN2
InSrc[13] => Mod0.IN2
InSrc[13] => Mult0.IN2
InSrc[13] => Selector6.IN25
InSrc[13] => Selector7.IN24
InSrc[13] => Selector8.IN23
InSrc[13] => Equal2.IN18
InSrc[14] => OutDest.IN0
InSrc[14] => OutDest.IN0
InSrc[14] => Add0.IN2
InSrc[14] => LessThan1.IN18
InSrc[14] => Add2.IN18
InSrc[14] => Div0.IN1
InSrc[14] => Mod0.IN1
InSrc[14] => Mult0.IN1
InSrc[14] => Selector5.IN25
InSrc[14] => Selector6.IN24
InSrc[14] => Selector7.IN23
InSrc[14] => Equal2.IN17
InSrc[15] => OutDest.IN0
InSrc[15] => OutDest.IN0
InSrc[15] => Add0.IN1
InSrc[15] => LessThan1.IN17
InSrc[15] => Overflow.IN1
InSrc[15] => Add2.IN17
InSrc[15] => Overflow.IN1
InSrc[15] => Div0.IN0
InSrc[15] => Mod0.IN0
InSrc[15] => Mult0.IN0
InSrc[15] => Selector4.IN8
InSrc[15] => Selector5.IN24
InSrc[15] => Selector6.IN23
InSrc[15] => Overflow.IN1
InSrc[15] => Overflow.IN1
InSrc[15] => Equal2.IN0
InDest[0] => OutDest.IN1
InDest[0] => OutDest.IN1
InDest[0] => Add0.IN32
InDest[0] => LessThan2.IN32
InDest[0] => Add3.IN32
InDest[0] => LessThan4.IN32
InDest[0] => Div0.IN31
InDest[0] => Mod0.IN31
InDest[0] => Mult0.IN31
InDest[0] => Selector20.IN25
InDest[1] => OutDest.IN1
InDest[1] => OutDest.IN1
InDest[1] => Add0.IN31
InDest[1] => LessThan2.IN31
InDest[1] => Add3.IN31
InDest[1] => LessThan4.IN31
InDest[1] => Div0.IN30
InDest[1] => Mod0.IN30
InDest[1] => Mult0.IN30
InDest[1] => Selector19.IN25
InDest[2] => OutDest.IN1
InDest[2] => OutDest.IN1
InDest[2] => Add0.IN30
InDest[2] => LessThan2.IN30
InDest[2] => Add3.IN30
InDest[2] => LessThan4.IN30
InDest[2] => Div0.IN29
InDest[2] => Mod0.IN29
InDest[2] => Mult0.IN29
InDest[2] => Selector18.IN25
InDest[3] => OutDest.IN1
InDest[3] => OutDest.IN1
InDest[3] => Add0.IN29
InDest[3] => LessThan2.IN29
InDest[3] => Add3.IN29
InDest[3] => LessThan4.IN29
InDest[3] => Div0.IN28
InDest[3] => Mod0.IN28
InDest[3] => Mult0.IN28
InDest[3] => Selector17.IN25
InDest[4] => OutDest.IN1
InDest[4] => OutDest.IN1
InDest[4] => Add0.IN28
InDest[4] => LessThan2.IN28
InDest[4] => Add3.IN28
InDest[4] => LessThan4.IN28
InDest[4] => Div0.IN27
InDest[4] => Mod0.IN27
InDest[4] => Mult0.IN27
InDest[4] => Selector16.IN25
InDest[5] => OutDest.IN1
InDest[5] => OutDest.IN1
InDest[5] => Add0.IN27
InDest[5] => LessThan2.IN27
InDest[5] => Add3.IN27
InDest[5] => LessThan4.IN27
InDest[5] => Div0.IN26
InDest[5] => Mod0.IN26
InDest[5] => Mult0.IN26
InDest[5] => Selector15.IN25
InDest[6] => OutDest.IN1
InDest[6] => OutDest.IN1
InDest[6] => Add0.IN26
InDest[6] => LessThan2.IN26
InDest[6] => Add3.IN26
InDest[6] => LessThan4.IN26
InDest[6] => Div0.IN25
InDest[6] => Mod0.IN25
InDest[6] => Mult0.IN25
InDest[6] => OutDest.DATAB
InDest[7] => OutDest.IN1
InDest[7] => OutDest.IN1
InDest[7] => Add0.IN25
InDest[7] => LessThan2.IN25
InDest[7] => Add3.IN25
InDest[7] => LessThan4.IN25
InDest[7] => Div0.IN24
InDest[7] => Mod0.IN24
InDest[7] => Mult0.IN24
InDest[7] => OutDest.DATAB
InDest[8] => OutDest.IN1
InDest[8] => OutDest.IN1
InDest[8] => Add0.IN24
InDest[8] => LessThan2.IN24
InDest[8] => Add3.IN24
InDest[8] => LessThan4.IN24
InDest[8] => Div0.IN23
InDest[8] => Mod0.IN23
InDest[8] => Mult0.IN23
InDest[8] => OutDest.DATAB
InDest[9] => OutDest.IN1
InDest[9] => OutDest.IN1
InDest[9] => Add0.IN23
InDest[9] => LessThan2.IN23
InDest[9] => Add3.IN23
InDest[9] => LessThan4.IN23
InDest[9] => Div0.IN22
InDest[9] => Mod0.IN22
InDest[9] => Mult0.IN22
InDest[9] => OutDest.DATAB
InDest[10] => OutDest.IN1
InDest[10] => OutDest.IN1
InDest[10] => Add0.IN22
InDest[10] => LessThan2.IN22
InDest[10] => Add3.IN22
InDest[10] => LessThan4.IN22
InDest[10] => Div0.IN21
InDest[10] => Mod0.IN21
InDest[10] => Mult0.IN21
InDest[10] => OutDest.DATAB
InDest[11] => OutDest.IN1
InDest[11] => OutDest.IN1
InDest[11] => Add0.IN21
InDest[11] => LessThan2.IN21
InDest[11] => Add3.IN21
InDest[11] => LessThan4.IN21
InDest[11] => Div0.IN20
InDest[11] => Mod0.IN20
InDest[11] => Mult0.IN20
InDest[12] => OutDest.IN1
InDest[12] => OutDest.IN1
InDest[12] => Add0.IN20
InDest[12] => LessThan2.IN20
InDest[12] => Add3.IN20
InDest[12] => LessThan4.IN20
InDest[12] => Div0.IN19
InDest[12] => Mod0.IN19
InDest[12] => Mult0.IN19
InDest[13] => OutDest.IN1
InDest[13] => OutDest.IN1
InDest[13] => Add0.IN19
InDest[13] => LessThan2.IN19
InDest[13] => Add3.IN19
InDest[13] => LessThan4.IN19
InDest[13] => Div0.IN18
InDest[13] => Mod0.IN18
InDest[13] => Mult0.IN18
InDest[14] => OutDest.IN1
InDest[14] => OutDest.IN1
InDest[14] => Add0.IN18
InDest[14] => LessThan2.IN18
InDest[14] => Add3.IN18
InDest[14] => LessThan4.IN18
InDest[14] => Div0.IN17
InDest[14] => Mod0.IN17
InDest[14] => Mult0.IN17
InDest[15] => OutDest.IN1
InDest[15] => OutDest.IN1
InDest[15] => Add0.IN17
InDest[15] => LessThan2.IN17
InDest[15] => Overflow.IN1
InDest[15] => Add3.IN17
InDest[15] => LessThan4.IN17
InDest[15] => Overflow.IN1
InDest[15] => Div0.IN16
InDest[15] => Mod0.IN16
InDest[15] => Mult0.IN16
InDest[15] => Overflow.IN1
InDest[15] => Overflow.IN1
OutDest[0] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
OutDest[1] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
OutDest[2] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
OutDest[3] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
OutDest[4] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
OutDest[5] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
OutDest[6] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
OutDest[7] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
OutDest[8] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
OutDest[9] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
OutDest[10] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
OutDest[11] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
OutDest[12] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
OutDest[13] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
OutDest[14] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
OutDest[15] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE


|HighRiscSystem|HighRiscProcessor:iProcesor|RegisterFile:iRF
Clock => Registers.we_a.CLK
Clock => Registers.waddr_a[5].CLK
Clock => Registers.waddr_a[4].CLK
Clock => Registers.waddr_a[3].CLK
Clock => Registers.waddr_a[2].CLK
Clock => Registers.waddr_a[1].CLK
Clock => Registers.waddr_a[0].CLK
Clock => Registers.data_a[15].CLK
Clock => Registers.data_a[14].CLK
Clock => Registers.data_a[13].CLK
Clock => Registers.data_a[12].CLK
Clock => Registers.data_a[11].CLK
Clock => Registers.data_a[10].CLK
Clock => Registers.data_a[9].CLK
Clock => Registers.data_a[8].CLK
Clock => Registers.data_a[7].CLK
Clock => Registers.data_a[6].CLK
Clock => Registers.data_a[5].CLK
Clock => Registers.data_a[4].CLK
Clock => Registers.data_a[3].CLK
Clock => Registers.data_a[2].CLK
Clock => Registers.data_a[1].CLK
Clock => Registers.data_a[0].CLK
Clock => Registers.CLK0
WriteEnable => Registers.we_a.DATAIN
WriteEnable => Registers.WE
WriteData[0] => Registers.data_a[0].DATAIN
WriteData[0] => Registers.DATAIN
WriteData[1] => Registers.data_a[1].DATAIN
WriteData[1] => Registers.DATAIN1
WriteData[2] => Registers.data_a[2].DATAIN
WriteData[2] => Registers.DATAIN2
WriteData[3] => Registers.data_a[3].DATAIN
WriteData[3] => Registers.DATAIN3
WriteData[4] => Registers.data_a[4].DATAIN
WriteData[4] => Registers.DATAIN4
WriteData[5] => Registers.data_a[5].DATAIN
WriteData[5] => Registers.DATAIN5
WriteData[6] => Registers.data_a[6].DATAIN
WriteData[6] => Registers.DATAIN6
WriteData[7] => Registers.data_a[7].DATAIN
WriteData[7] => Registers.DATAIN7
WriteData[8] => Registers.data_a[8].DATAIN
WriteData[8] => Registers.DATAIN8
WriteData[9] => Registers.data_a[9].DATAIN
WriteData[9] => Registers.DATAIN9
WriteData[10] => Registers.data_a[10].DATAIN
WriteData[10] => Registers.DATAIN10
WriteData[11] => Registers.data_a[11].DATAIN
WriteData[11] => Registers.DATAIN11
WriteData[12] => Registers.data_a[12].DATAIN
WriteData[12] => Registers.DATAIN12
WriteData[13] => Registers.data_a[13].DATAIN
WriteData[13] => Registers.DATAIN13
WriteData[14] => Registers.data_a[14].DATAIN
WriteData[14] => Registers.DATAIN14
WriteData[15] => Registers.data_a[15].DATAIN
WriteData[15] => Registers.DATAIN15
AddressA[0] => Registers.waddr_a[0].DATAIN
AddressA[0] => Registers.WADDR
AddressA[0] => Registers.RADDR
AddressA[1] => Registers.waddr_a[1].DATAIN
AddressA[1] => Registers.WADDR1
AddressA[1] => Registers.RADDR1
AddressA[2] => Registers.waddr_a[2].DATAIN
AddressA[2] => Registers.WADDR2
AddressA[2] => Registers.RADDR2
AddressA[3] => Registers.waddr_a[3].DATAIN
AddressA[3] => Registers.WADDR3
AddressA[3] => Registers.RADDR3
AddressA[4] => Registers.waddr_a[4].DATAIN
AddressA[4] => Registers.WADDR4
AddressA[4] => Registers.RADDR4
AddressA[5] => Registers.waddr_a[5].DATAIN
AddressA[5] => Registers.WADDR5
AddressA[5] => Registers.RADDR5
AddressB[0] => Registers.PORTBRADDR
AddressB[1] => Registers.PORTBRADDR1
AddressB[2] => Registers.PORTBRADDR2
AddressB[3] => Registers.PORTBRADDR3
AddressB[4] => Registers.PORTBRADDR4
AddressB[5] => Registers.PORTBRADDR5
ReadDataA[0] <= Registers.DATAOUT
ReadDataA[1] <= Registers.DATAOUT1
ReadDataA[2] <= Registers.DATAOUT2
ReadDataA[3] <= Registers.DATAOUT3
ReadDataA[4] <= Registers.DATAOUT4
ReadDataA[5] <= Registers.DATAOUT5
ReadDataA[6] <= Registers.DATAOUT6
ReadDataA[7] <= Registers.DATAOUT7
ReadDataA[8] <= Registers.DATAOUT8
ReadDataA[9] <= Registers.DATAOUT9
ReadDataA[10] <= Registers.DATAOUT10
ReadDataA[11] <= Registers.DATAOUT11
ReadDataA[12] <= Registers.DATAOUT12
ReadDataA[13] <= Registers.DATAOUT13
ReadDataA[14] <= Registers.DATAOUT14
ReadDataA[15] <= Registers.DATAOUT15
ReadDataB[0] <= Registers.PORTBDATAOUT
ReadDataB[1] <= Registers.PORTBDATAOUT1
ReadDataB[2] <= Registers.PORTBDATAOUT2
ReadDataB[3] <= Registers.PORTBDATAOUT3
ReadDataB[4] <= Registers.PORTBDATAOUT4
ReadDataB[5] <= Registers.PORTBDATAOUT5
ReadDataB[6] <= Registers.PORTBDATAOUT6
ReadDataB[7] <= Registers.PORTBDATAOUT7
ReadDataB[8] <= Registers.PORTBDATAOUT8
ReadDataB[9] <= Registers.PORTBDATAOUT9
ReadDataB[10] <= Registers.PORTBDATAOUT10
ReadDataB[11] <= Registers.PORTBDATAOUT11
ReadDataB[12] <= Registers.PORTBDATAOUT12
ReadDataB[13] <= Registers.PORTBDATAOUT13
ReadDataB[14] <= Registers.PORTBDATAOUT14
ReadDataB[15] <= Registers.PORTBDATAOUT15


|HighRiscSystem|HighRiscProcessor:iProcesor|ProgramCounter:iPC
Clock => CounterValue[0]~reg0.CLK
Clock => CounterValue[1]~reg0.CLK
Clock => CounterValue[2]~reg0.CLK
Clock => CounterValue[3]~reg0.CLK
Clock => CounterValue[4]~reg0.CLK
Clock => CounterValue[5]~reg0.CLK
Clock => CounterValue[6]~reg0.CLK
Clock => CounterValue[7]~reg0.CLK
Clock => CounterValue[8]~reg0.CLK
Clock => CounterValue[9]~reg0.CLK
Clock => CounterValue[10]~reg0.CLK
Clock => CounterValue[11]~reg0.CLK
Clock => CounterValue[12]~reg0.CLK
Clock => CounterValue[13]~reg0.CLK
Clock => CounterValue[14]~reg0.CLK
Clock => CounterValue[15]~reg0.CLK
Reset => CounterValue[0]~reg0.ACLR
Reset => CounterValue[1]~reg0.ACLR
Reset => CounterValue[2]~reg0.ACLR
Reset => CounterValue[3]~reg0.ACLR
Reset => CounterValue[4]~reg0.ACLR
Reset => CounterValue[5]~reg0.ACLR
Reset => CounterValue[6]~reg0.ACLR
Reset => CounterValue[7]~reg0.ACLR
Reset => CounterValue[8]~reg0.ACLR
Reset => CounterValue[9]~reg0.ACLR
Reset => CounterValue[10]~reg0.ACLR
Reset => CounterValue[11]~reg0.ACLR
Reset => CounterValue[12]~reg0.ACLR
Reset => CounterValue[13]~reg0.ACLR
Reset => CounterValue[14]~reg0.ACLR
Reset => CounterValue[15]~reg0.ACLR
LoadEnable => CounterValue.OUTPUTSELECT
LoadEnable => CounterValue.OUTPUTSELECT
LoadEnable => CounterValue.OUTPUTSELECT
LoadEnable => CounterValue.OUTPUTSELECT
LoadEnable => CounterValue.OUTPUTSELECT
LoadEnable => CounterValue.OUTPUTSELECT
LoadEnable => CounterValue.OUTPUTSELECT
LoadEnable => CounterValue.OUTPUTSELECT
LoadEnable => CounterValue.OUTPUTSELECT
LoadEnable => CounterValue.OUTPUTSELECT
LoadEnable => CounterValue.OUTPUTSELECT
LoadEnable => CounterValue.OUTPUTSELECT
LoadEnable => CounterValue.OUTPUTSELECT
LoadEnable => CounterValue.OUTPUTSELECT
LoadEnable => CounterValue.OUTPUTSELECT
LoadEnable => CounterValue.OUTPUTSELECT
OffsetEnable => CounterValue.OUTPUTSELECT
OffsetEnable => CounterValue.OUTPUTSELECT
OffsetEnable => CounterValue.OUTPUTSELECT
OffsetEnable => CounterValue.OUTPUTSELECT
OffsetEnable => CounterValue.OUTPUTSELECT
OffsetEnable => CounterValue.OUTPUTSELECT
OffsetEnable => CounterValue.OUTPUTSELECT
OffsetEnable => CounterValue.OUTPUTSELECT
OffsetEnable => CounterValue.OUTPUTSELECT
OffsetEnable => CounterValue.OUTPUTSELECT
OffsetEnable => CounterValue.OUTPUTSELECT
OffsetEnable => CounterValue.OUTPUTSELECT
OffsetEnable => CounterValue.OUTPUTSELECT
OffsetEnable => CounterValue.OUTPUTSELECT
OffsetEnable => CounterValue.OUTPUTSELECT
OffsetEnable => CounterValue.OUTPUTSELECT
LoadValue[0] => CounterValue.DATAB
LoadValue[1] => CounterValue.DATAB
LoadValue[2] => CounterValue.DATAB
LoadValue[3] => CounterValue.DATAB
LoadValue[4] => CounterValue.DATAB
LoadValue[5] => CounterValue.DATAB
LoadValue[6] => CounterValue.DATAB
LoadValue[7] => CounterValue.DATAB
LoadValue[8] => CounterValue.DATAB
LoadValue[9] => CounterValue.DATAB
LoadValue[10] => CounterValue.DATAB
LoadValue[11] => CounterValue.DATAB
LoadValue[12] => CounterValue.DATAB
LoadValue[13] => CounterValue.DATAB
LoadValue[14] => CounterValue.DATAB
LoadValue[15] => CounterValue.DATAB
Offset[0] => Add0.IN16
Offset[1] => Add0.IN15
Offset[2] => Add0.IN14
Offset[3] => Add0.IN13
Offset[4] => Add0.IN12
Offset[5] => Add0.IN11
Offset[6] => Add0.IN10
Offset[7] => Add0.IN9
Offset[8] => Add0.IN1
Offset[8] => Add0.IN2
Offset[8] => Add0.IN3
Offset[8] => Add0.IN4
Offset[8] => Add0.IN5
Offset[8] => Add0.IN6
Offset[8] => Add0.IN7
Offset[8] => Add0.IN8
CounterValue[0] <= CounterValue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterValue[1] <= CounterValue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterValue[2] <= CounterValue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterValue[3] <= CounterValue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterValue[4] <= CounterValue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterValue[5] <= CounterValue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterValue[6] <= CounterValue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterValue[7] <= CounterValue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterValue[8] <= CounterValue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterValue[9] <= CounterValue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterValue[10] <= CounterValue[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterValue[11] <= CounterValue[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterValue[12] <= CounterValue[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterValue[13] <= CounterValue[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterValue[14] <= CounterValue[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterValue[15] <= CounterValue[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HighRiscSystem|HighRiscProcessor:iProcesor|FlagsRegister:iFlags
Clock => Flags.Carry~reg0.CLK
Clock => Flags.Zero~reg0.CLK
Clock => Flags.Negative~reg0.CLK
Clock => Flags.Parity~reg0.CLK
Clock => Flags.Overflow~reg0.CLK
Reset => ~NO_FANOUT~
LoadValue[0] => Flags.DATAB
LoadValue[1] => Flags.DATAB
LoadValue[2] => Flags.DATAB
LoadValue[3] => Flags.DATAB
LoadValue[4] => Flags.DATAB
LoadValue[5] => ~NO_FANOUT~
LoadValue[6] => ~NO_FANOUT~
LoadValue[7] => ~NO_FANOUT~
LoadValue[8] => ~NO_FANOUT~
LoadValue[9] => ~NO_FANOUT~
LoadValue[10] => ~NO_FANOUT~
LoadValue[11] => ~NO_FANOUT~
LoadValue[12] => ~NO_FANOUT~
LoadValue[13] => ~NO_FANOUT~
LoadValue[14] => ~NO_FANOUT~
LoadValue[15] => ~NO_FANOUT~
LoadEnable => Flags.OUTPUTSELECT
LoadEnable => Flags.OUTPUTSELECT
LoadEnable => Flags.OUTPUTSELECT
LoadEnable => Flags.OUTPUTSELECT
LoadEnable => Flags.OUTPUTSELECT
NextFlags.Carry => Flags.DATAA
NextFlags.Zero => Flags.DATAA
NextFlags.Negative => Flags.DATAA
NextFlags.Parity => Flags.DATAA
NextFlags.Overflow => Flags.DATAA
Flags.Carry <= Flags.Carry~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flags.Zero <= Flags.Zero~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flags.Negative <= Flags.Negative~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flags.Parity <= Flags.Parity~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flags.Overflow <= Flags.Overflow~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HighRiscSystem|HighRiscProcessor:iProcesor|InstructionDecoder:iDecoder
Instruction[0] => ImmediateData[0].DATAIN
Instruction[0] => RegB[0].DATAIN
Instruction[0] => PcOffsetValue[0].DATAIN
Instruction[1] => ImmediateData[1].DATAIN
Instruction[1] => RegB[1].DATAIN
Instruction[1] => PcOffsetValue[1].DATAIN
Instruction[2] => ImmediateData[2].DATAIN
Instruction[2] => RegB[2].DATAIN
Instruction[2] => PcOffsetValue[2].DATAIN
Instruction[3] => ImmediateData[3].DATAIN
Instruction[3] => RegB[3].DATAIN
Instruction[3] => PcOffsetValue[3].DATAIN
Instruction[4] => ImmediateData[4].DATAIN
Instruction[4] => RegB[4].DATAIN
Instruction[4] => PcOffsetValue[4].DATAIN
Instruction[5] => ImmediateData[5].DATAIN
Instruction[5] => RegB[5].DATAIN
Instruction[5] => PcOffsetValue[5].DATAIN
Instruction[6] => RegA[0].DATAIN
Instruction[6] => PcOffsetValue[6].DATAIN
Instruction[6] => Equal2.IN57
Instruction[6] => Equal3.IN26
Instruction[7] => RegA[1].DATAIN
Instruction[7] => PcOffsetValue[7].DATAIN
Instruction[7] => Equal2.IN56
Instruction[7] => Equal3.IN57
Instruction[8] => RegA[2].DATAIN
Instruction[8] => PcOffsetValue[8].DATAIN
Instruction[8] => Equal2.IN55
Instruction[8] => Equal3.IN56
Instruction[9] => Mux0.IN3
Instruction[9] => RegA[3].DATAIN
Instruction[9] => Equal2.IN54
Instruction[9] => Equal3.IN55
Instruction[10] => Mux0.IN2
Instruction[10] => RegA[4].DATAIN
Instruction[10] => Equal2.IN53
Instruction[10] => Equal3.IN54
Instruction[11] => PcWriteEnable.DATAB
Instruction[11] => FlagsWriteEnable.DATAB
Instruction[11] => Mux0.IN1
Instruction[11] => RegA[5].DATAIN
Instruction[12] => OpCode[0].DATAIN
Instruction[12] => Equal0.IN2
Instruction[12] => Equal1.IN3
Instruction[13] => OpCode[1].DATAIN
Instruction[13] => Equal0.IN3
Instruction[13] => Equal1.IN2
Instruction[14] => OpCode[2].DATAIN
Instruction[14] => Equal0.IN1
Instruction[14] => Equal1.IN1
Instruction[15] => OpCode[3].DATAIN
Instruction[15] => Equal0.IN0
Instruction[15] => Equal1.IN0
Flags.Carry => Mux0.IN10
Flags.Carry => Mux0.IN5
Flags.Zero => Mux0.IN9
Flags.Zero => Mux0.IN4
Flags.Negative => Mux0.IN8
Flags.Parity => Mux0.IN7
Flags.Overflow => Mux0.IN6
OpCode[0] <= Instruction[12].DB_MAX_OUTPUT_PORT_TYPE
OpCode[1] <= Instruction[13].DB_MAX_OUTPUT_PORT_TYPE
OpCode[2] <= Instruction[14].DB_MAX_OUTPUT_PORT_TYPE
OpCode[3] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
RegA[0] <= Instruction[6].DB_MAX_OUTPUT_PORT_TYPE
RegA[1] <= Instruction[7].DB_MAX_OUTPUT_PORT_TYPE
RegA[2] <= Instruction[8].DB_MAX_OUTPUT_PORT_TYPE
RegA[3] <= Instruction[9].DB_MAX_OUTPUT_PORT_TYPE
RegA[4] <= Instruction[10].DB_MAX_OUTPUT_PORT_TYPE
RegA[5] <= Instruction[11].DB_MAX_OUTPUT_PORT_TYPE
RegB[0] <= Instruction[0].DB_MAX_OUTPUT_PORT_TYPE
RegB[1] <= Instruction[1].DB_MAX_OUTPUT_PORT_TYPE
RegB[2] <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
RegB[3] <= Instruction[3].DB_MAX_OUTPUT_PORT_TYPE
RegB[4] <= Instruction[4].DB_MAX_OUTPUT_PORT_TYPE
RegB[5] <= Instruction[5].DB_MAX_OUTPUT_PORT_TYPE
ImmediateData[0] <= Instruction[0].DB_MAX_OUTPUT_PORT_TYPE
ImmediateData[1] <= Instruction[1].DB_MAX_OUTPUT_PORT_TYPE
ImmediateData[2] <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
ImmediateData[3] <= Instruction[3].DB_MAX_OUTPUT_PORT_TYPE
ImmediateData[4] <= Instruction[4].DB_MAX_OUTPUT_PORT_TYPE
ImmediateData[5] <= Instruction[5].DB_MAX_OUTPUT_PORT_TYPE
RfWriteEnable <= RfWriteEnable.DB_MAX_OUTPUT_PORT_TYPE
PcWriteEnable <= PcWriteEnable.DB_MAX_OUTPUT_PORT_TYPE
PcOffsetEnable <= PcOffsetEnable.DB_MAX_OUTPUT_PORT_TYPE
PcOffsetValue[0] <= Instruction[0].DB_MAX_OUTPUT_PORT_TYPE
PcOffsetValue[1] <= Instruction[1].DB_MAX_OUTPUT_PORT_TYPE
PcOffsetValue[2] <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
PcOffsetValue[3] <= Instruction[3].DB_MAX_OUTPUT_PORT_TYPE
PcOffsetValue[4] <= Instruction[4].DB_MAX_OUTPUT_PORT_TYPE
PcOffsetValue[5] <= Instruction[5].DB_MAX_OUTPUT_PORT_TYPE
PcOffsetValue[6] <= Instruction[6].DB_MAX_OUTPUT_PORT_TYPE
PcOffsetValue[7] <= Instruction[7].DB_MAX_OUTPUT_PORT_TYPE
PcOffsetValue[8] <= Instruction[8].DB_MAX_OUTPUT_PORT_TYPE
FlagsWriteEnable <= FlagsWriteEnable.DB_MAX_OUTPUT_PORT_TYPE
MemWriteEnable <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|HighRiscSystem|HighRiscProcessor:iProcesor|SourceSelector:iAluMuxA
SourceAddress[0] => Equal0.IN63
SourceAddress[0] => Equal1.IN63
SourceAddress[1] => Equal0.IN62
SourceAddress[1] => Equal1.IN62
SourceAddress[2] => Equal0.IN61
SourceAddress[2] => Equal1.IN61
SourceAddress[3] => Equal0.IN60
SourceAddress[3] => Equal1.IN60
SourceAddress[4] => Equal0.IN59
SourceAddress[4] => Equal1.IN59
SourceAddress[5] => Equal0.IN58
SourceAddress[5] => Equal1.IN58
RegisterFileData[0] => Selector15.IN3
RegisterFileData[1] => Selector14.IN3
RegisterFileData[2] => Selector13.IN3
RegisterFileData[3] => Selector12.IN3
RegisterFileData[4] => Selector11.IN3
RegisterFileData[5] => Selector10.IN4
RegisterFileData[6] => Selector9.IN4
RegisterFileData[7] => Selector8.IN4
RegisterFileData[8] => Selector7.IN4
RegisterFileData[9] => Selector6.IN4
RegisterFileData[10] => Selector5.IN4
RegisterFileData[11] => Selector4.IN4
RegisterFileData[12] => Selector3.IN4
RegisterFileData[13] => Selector2.IN4
RegisterFileData[14] => Selector1.IN4
RegisterFileData[15] => Selector0.IN4
ProgramCounter[0] => Selector15.IN4
ProgramCounter[1] => Selector14.IN4
ProgramCounter[2] => Selector13.IN4
ProgramCounter[3] => Selector12.IN4
ProgramCounter[4] => Selector11.IN4
ProgramCounter[5] => Selector10.IN5
ProgramCounter[6] => Selector9.IN5
ProgramCounter[7] => Selector8.IN5
ProgramCounter[8] => Selector7.IN5
ProgramCounter[9] => Selector6.IN5
ProgramCounter[10] => Selector5.IN5
ProgramCounter[11] => Selector4.IN5
ProgramCounter[12] => Selector3.IN5
ProgramCounter[13] => Selector2.IN5
ProgramCounter[14] => Selector1.IN5
ProgramCounter[15] => Selector0.IN5
Flags.Carry => Selector15.IN5
Flags.Zero => Selector14.IN5
Flags.Negative => Selector13.IN5
Flags.Parity => Selector12.IN5
Flags.Overflow => Selector11.IN5
SelectedValue[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|HighRiscSystem|HighRiscProcessor:iProcesor|SourceSelector:iAluMuxB
SourceAddress[0] => Equal0.IN63
SourceAddress[0] => Equal1.IN63
SourceAddress[1] => Equal0.IN62
SourceAddress[1] => Equal1.IN62
SourceAddress[2] => Equal0.IN61
SourceAddress[2] => Equal1.IN61
SourceAddress[3] => Equal0.IN60
SourceAddress[3] => Equal1.IN60
SourceAddress[4] => Equal0.IN59
SourceAddress[4] => Equal1.IN59
SourceAddress[5] => Equal0.IN58
SourceAddress[5] => Equal1.IN58
RegisterFileData[0] => Selector15.IN3
RegisterFileData[1] => Selector14.IN3
RegisterFileData[2] => Selector13.IN3
RegisterFileData[3] => Selector12.IN3
RegisterFileData[4] => Selector11.IN3
RegisterFileData[5] => Selector10.IN4
RegisterFileData[6] => Selector9.IN4
RegisterFileData[7] => Selector8.IN4
RegisterFileData[8] => Selector7.IN4
RegisterFileData[9] => Selector6.IN4
RegisterFileData[10] => Selector5.IN4
RegisterFileData[11] => Selector4.IN4
RegisterFileData[12] => Selector3.IN4
RegisterFileData[13] => Selector2.IN4
RegisterFileData[14] => Selector1.IN4
RegisterFileData[15] => Selector0.IN4
ProgramCounter[0] => Selector15.IN4
ProgramCounter[1] => Selector14.IN4
ProgramCounter[2] => Selector13.IN4
ProgramCounter[3] => Selector12.IN4
ProgramCounter[4] => Selector11.IN4
ProgramCounter[5] => Selector10.IN5
ProgramCounter[6] => Selector9.IN5
ProgramCounter[7] => Selector8.IN5
ProgramCounter[8] => Selector7.IN5
ProgramCounter[9] => Selector6.IN5
ProgramCounter[10] => Selector5.IN5
ProgramCounter[11] => Selector4.IN5
ProgramCounter[12] => Selector3.IN5
ProgramCounter[13] => Selector2.IN5
ProgramCounter[14] => Selector1.IN5
ProgramCounter[15] => Selector0.IN5
Flags.Carry => Selector15.IN5
Flags.Zero => Selector14.IN5
Flags.Negative => Selector13.IN5
Flags.Parity => Selector12.IN5
Flags.Overflow => Selector11.IN5
SelectedValue[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
SelectedValue[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|HighRiscSystem|ProgramMemory:iProgramMemory
Clock => RomBlock:iRom.clock
TheBus.WriteEnable => ~NO_FANOUT~
TheBus.WriteData[0] => ~NO_FANOUT~
TheBus.WriteData[1] => ~NO_FANOUT~
TheBus.WriteData[2] => ~NO_FANOUT~
TheBus.WriteData[3] => ~NO_FANOUT~
TheBus.WriteData[4] => ~NO_FANOUT~
TheBus.WriteData[5] => ~NO_FANOUT~
TheBus.WriteData[6] => ~NO_FANOUT~
TheBus.WriteData[7] => ~NO_FANOUT~
TheBus.WriteData[8] => ~NO_FANOUT~
TheBus.WriteData[9] => ~NO_FANOUT~
TheBus.WriteData[10] => ~NO_FANOUT~
TheBus.WriteData[11] => ~NO_FANOUT~
TheBus.WriteData[12] => ~NO_FANOUT~
TheBus.WriteData[13] => ~NO_FANOUT~
TheBus.WriteData[14] => ~NO_FANOUT~
TheBus.WriteData[15] => ~NO_FANOUT~
TheBus.ReadData[0] <= RomBlock:iRom.q[0]
TheBus.ReadData[1] <= RomBlock:iRom.q[1]
TheBus.ReadData[2] <= RomBlock:iRom.q[2]
TheBus.ReadData[3] <= RomBlock:iRom.q[3]
TheBus.ReadData[4] <= RomBlock:iRom.q[4]
TheBus.ReadData[5] <= RomBlock:iRom.q[5]
TheBus.ReadData[6] <= RomBlock:iRom.q[6]
TheBus.ReadData[7] <= RomBlock:iRom.q[7]
TheBus.ReadData[8] <= RomBlock:iRom.q[8]
TheBus.ReadData[9] <= RomBlock:iRom.q[9]
TheBus.ReadData[10] <= RomBlock:iRom.q[10]
TheBus.ReadData[11] <= RomBlock:iRom.q[11]
TheBus.ReadData[12] <= RomBlock:iRom.q[12]
TheBus.ReadData[13] <= RomBlock:iRom.q[13]
TheBus.ReadData[14] <= RomBlock:iRom.q[14]
TheBus.ReadData[15] <= RomBlock:iRom.q[15]
TheBus.SlaveAddress[0] => RomBlock:iRom.address[0]
TheBus.SlaveAddress[1] => RomBlock:iRom.address[1]
TheBus.SlaveAddress[2] => RomBlock:iRom.address[2]
TheBus.SlaveAddress[3] => RomBlock:iRom.address[3]
TheBus.SlaveAddress[4] => RomBlock:iRom.address[4]
TheBus.SlaveAddress[5] => RomBlock:iRom.address[5]
TheBus.SlaveAddress[6] => RomBlock:iRom.address[6]
TheBus.SlaveAddress[7] => RomBlock:iRom.address[7]
TheBus.SlaveAddress[8] => RomBlock:iRom.address[8]
TheBus.SlaveAddress[9] => RomBlock:iRom.address[9]
TheBus.SlaveAddress[10] => RomBlock:iRom.address[10]
TheBus.SlaveAddress[11] => RomBlock:iRom.address[11]
TheBus.SlaveAddress[12] => RomBlock:iRom.address[12]
TheBus.SlaveAddress[13] => RomBlock:iRom.address[13]


|HighRiscSystem|ProgramMemory:iProgramMemory|RomBlock:iRom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|HighRiscSystem|ProgramMemory:iProgramMemory|RomBlock:iRom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4gi1:auto_generated.address_a[0]
address_a[1] => altsyncram_4gi1:auto_generated.address_a[1]
address_a[2] => altsyncram_4gi1:auto_generated.address_a[2]
address_a[3] => altsyncram_4gi1:auto_generated.address_a[3]
address_a[4] => altsyncram_4gi1:auto_generated.address_a[4]
address_a[5] => altsyncram_4gi1:auto_generated.address_a[5]
address_a[6] => altsyncram_4gi1:auto_generated.address_a[6]
address_a[7] => altsyncram_4gi1:auto_generated.address_a[7]
address_a[8] => altsyncram_4gi1:auto_generated.address_a[8]
address_a[9] => altsyncram_4gi1:auto_generated.address_a[9]
address_a[10] => altsyncram_4gi1:auto_generated.address_a[10]
address_a[11] => altsyncram_4gi1:auto_generated.address_a[11]
address_a[12] => altsyncram_4gi1:auto_generated.address_a[12]
address_a[13] => altsyncram_4gi1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4gi1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4gi1:auto_generated.q_a[0]
q_a[1] <= altsyncram_4gi1:auto_generated.q_a[1]
q_a[2] <= altsyncram_4gi1:auto_generated.q_a[2]
q_a[3] <= altsyncram_4gi1:auto_generated.q_a[3]
q_a[4] <= altsyncram_4gi1:auto_generated.q_a[4]
q_a[5] <= altsyncram_4gi1:auto_generated.q_a[5]
q_a[6] <= altsyncram_4gi1:auto_generated.q_a[6]
q_a[7] <= altsyncram_4gi1:auto_generated.q_a[7]
q_a[8] <= altsyncram_4gi1:auto_generated.q_a[8]
q_a[9] <= altsyncram_4gi1:auto_generated.q_a[9]
q_a[10] <= altsyncram_4gi1:auto_generated.q_a[10]
q_a[11] <= altsyncram_4gi1:auto_generated.q_a[11]
q_a[12] <= altsyncram_4gi1:auto_generated.q_a[12]
q_a[13] <= altsyncram_4gi1:auto_generated.q_a[13]
q_a[14] <= altsyncram_4gi1:auto_generated.q_a[14]
q_a[15] <= altsyncram_4gi1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|HighRiscSystem|ProgramMemory:iProgramMemory|RomBlock:iRom|altsyncram:altsyncram_component|altsyncram_4gi1:auto_generated
address_a[0] => altsyncram_t2k2:altsyncram1.address_a[0]
address_a[1] => altsyncram_t2k2:altsyncram1.address_a[1]
address_a[2] => altsyncram_t2k2:altsyncram1.address_a[2]
address_a[3] => altsyncram_t2k2:altsyncram1.address_a[3]
address_a[4] => altsyncram_t2k2:altsyncram1.address_a[4]
address_a[5] => altsyncram_t2k2:altsyncram1.address_a[5]
address_a[6] => altsyncram_t2k2:altsyncram1.address_a[6]
address_a[7] => altsyncram_t2k2:altsyncram1.address_a[7]
address_a[8] => altsyncram_t2k2:altsyncram1.address_a[8]
address_a[9] => altsyncram_t2k2:altsyncram1.address_a[9]
address_a[10] => altsyncram_t2k2:altsyncram1.address_a[10]
address_a[11] => altsyncram_t2k2:altsyncram1.address_a[11]
address_a[12] => altsyncram_t2k2:altsyncram1.address_a[12]
address_a[13] => altsyncram_t2k2:altsyncram1.address_a[13]
clock0 => altsyncram_t2k2:altsyncram1.clock0
q_a[0] <= altsyncram_t2k2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_t2k2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_t2k2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_t2k2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_t2k2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_t2k2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_t2k2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_t2k2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_t2k2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_t2k2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_t2k2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_t2k2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_t2k2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_t2k2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_t2k2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_t2k2:altsyncram1.q_a[15]


|HighRiscSystem|ProgramMemory:iProgramMemory|RomBlock:iRom|altsyncram:altsyncram_component|altsyncram_4gi1:auto_generated|altsyncram_t2k2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[11] => ram_block3a16.PORTAADDR11
address_a[11] => ram_block3a17.PORTAADDR11
address_a[11] => ram_block3a18.PORTAADDR11
address_a[11] => ram_block3a19.PORTAADDR11
address_a[11] => ram_block3a20.PORTAADDR11
address_a[11] => ram_block3a21.PORTAADDR11
address_a[11] => ram_block3a22.PORTAADDR11
address_a[11] => ram_block3a23.PORTAADDR11
address_a[11] => ram_block3a24.PORTAADDR11
address_a[11] => ram_block3a25.PORTAADDR11
address_a[11] => ram_block3a26.PORTAADDR11
address_a[11] => ram_block3a27.PORTAADDR11
address_a[11] => ram_block3a28.PORTAADDR11
address_a[11] => ram_block3a29.PORTAADDR11
address_a[11] => ram_block3a30.PORTAADDR11
address_a[11] => ram_block3a31.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_a[12] => ram_block3a8.PORTAADDR12
address_a[12] => ram_block3a9.PORTAADDR12
address_a[12] => ram_block3a10.PORTAADDR12
address_a[12] => ram_block3a11.PORTAADDR12
address_a[12] => ram_block3a12.PORTAADDR12
address_a[12] => ram_block3a13.PORTAADDR12
address_a[12] => ram_block3a14.PORTAADDR12
address_a[12] => ram_block3a15.PORTAADDR12
address_a[12] => ram_block3a16.PORTAADDR12
address_a[12] => ram_block3a17.PORTAADDR12
address_a[12] => ram_block3a18.PORTAADDR12
address_a[12] => ram_block3a19.PORTAADDR12
address_a[12] => ram_block3a20.PORTAADDR12
address_a[12] => ram_block3a21.PORTAADDR12
address_a[12] => ram_block3a22.PORTAADDR12
address_a[12] => ram_block3a23.PORTAADDR12
address_a[12] => ram_block3a24.PORTAADDR12
address_a[12] => ram_block3a25.PORTAADDR12
address_a[12] => ram_block3a26.PORTAADDR12
address_a[12] => ram_block3a27.PORTAADDR12
address_a[12] => ram_block3a28.PORTAADDR12
address_a[12] => ram_block3a29.PORTAADDR12
address_a[12] => ram_block3a30.PORTAADDR12
address_a[12] => ram_block3a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_5la:decode4.data[0]
address_a[13] => decode_u0a:rden_decode_a.data[0]
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[11] => ram_block3a16.PORTBADDR11
address_b[11] => ram_block3a17.PORTBADDR11
address_b[11] => ram_block3a18.PORTBADDR11
address_b[11] => ram_block3a19.PORTBADDR11
address_b[11] => ram_block3a20.PORTBADDR11
address_b[11] => ram_block3a21.PORTBADDR11
address_b[11] => ram_block3a22.PORTBADDR11
address_b[11] => ram_block3a23.PORTBADDR11
address_b[11] => ram_block3a24.PORTBADDR11
address_b[11] => ram_block3a25.PORTBADDR11
address_b[11] => ram_block3a26.PORTBADDR11
address_b[11] => ram_block3a27.PORTBADDR11
address_b[11] => ram_block3a28.PORTBADDR11
address_b[11] => ram_block3a29.PORTBADDR11
address_b[11] => ram_block3a30.PORTBADDR11
address_b[11] => ram_block3a31.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
address_b[12] => ram_block3a8.PORTBADDR12
address_b[12] => ram_block3a9.PORTBADDR12
address_b[12] => ram_block3a10.PORTBADDR12
address_b[12] => ram_block3a11.PORTBADDR12
address_b[12] => ram_block3a12.PORTBADDR12
address_b[12] => ram_block3a13.PORTBADDR12
address_b[12] => ram_block3a14.PORTBADDR12
address_b[12] => ram_block3a15.PORTBADDR12
address_b[12] => ram_block3a16.PORTBADDR12
address_b[12] => ram_block3a17.PORTBADDR12
address_b[12] => ram_block3a18.PORTBADDR12
address_b[12] => ram_block3a19.PORTBADDR12
address_b[12] => ram_block3a20.PORTBADDR12
address_b[12] => ram_block3a21.PORTBADDR12
address_b[12] => ram_block3a22.PORTBADDR12
address_b[12] => ram_block3a23.PORTBADDR12
address_b[12] => ram_block3a24.PORTBADDR12
address_b[12] => ram_block3a25.PORTBADDR12
address_b[12] => ram_block3a26.PORTBADDR12
address_b[12] => ram_block3a27.PORTBADDR12
address_b[12] => ram_block3a28.PORTBADDR12
address_b[12] => ram_block3a29.PORTBADDR12
address_b[12] => ram_block3a30.PORTBADDR12
address_b[12] => ram_block3a31.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_5la:decode5.data[0]
address_b[13] => decode_u0a:rden_decode_b.data[0]
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => address_reg_a[0].CLK
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => address_reg_b[0].CLK
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[0] => ram_block3a16.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[1] => ram_block3a17.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[2] => ram_block3a18.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[3] => ram_block3a19.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[4] => ram_block3a20.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[5] => ram_block3a21.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[6] => ram_block3a22.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[7] => ram_block3a23.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[8] => ram_block3a24.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[9] => ram_block3a25.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[10] => ram_block3a26.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[11] => ram_block3a27.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[12] => ram_block3a28.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[13] => ram_block3a29.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[14] => ram_block3a30.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[15] => ram_block3a31.PORTBDATAIN
q_a[0] <= mux_4hb:mux6.result[0]
q_a[1] <= mux_4hb:mux6.result[1]
q_a[2] <= mux_4hb:mux6.result[2]
q_a[3] <= mux_4hb:mux6.result[3]
q_a[4] <= mux_4hb:mux6.result[4]
q_a[5] <= mux_4hb:mux6.result[5]
q_a[6] <= mux_4hb:mux6.result[6]
q_a[7] <= mux_4hb:mux6.result[7]
q_a[8] <= mux_4hb:mux6.result[8]
q_a[9] <= mux_4hb:mux6.result[9]
q_a[10] <= mux_4hb:mux6.result[10]
q_a[11] <= mux_4hb:mux6.result[11]
q_a[12] <= mux_4hb:mux6.result[12]
q_a[13] <= mux_4hb:mux6.result[13]
q_a[14] <= mux_4hb:mux6.result[14]
q_a[15] <= mux_4hb:mux6.result[15]
q_b[0] <= mux_4hb:mux7.result[0]
q_b[1] <= mux_4hb:mux7.result[1]
q_b[2] <= mux_4hb:mux7.result[2]
q_b[3] <= mux_4hb:mux7.result[3]
q_b[4] <= mux_4hb:mux7.result[4]
q_b[5] <= mux_4hb:mux7.result[5]
q_b[6] <= mux_4hb:mux7.result[6]
q_b[7] <= mux_4hb:mux7.result[7]
q_b[8] <= mux_4hb:mux7.result[8]
q_b[9] <= mux_4hb:mux7.result[9]
q_b[10] <= mux_4hb:mux7.result[10]
q_b[11] <= mux_4hb:mux7.result[11]
q_b[12] <= mux_4hb:mux7.result[12]
q_b[13] <= mux_4hb:mux7.result[13]
q_b[14] <= mux_4hb:mux7.result[14]
q_b[15] <= mux_4hb:mux7.result[15]
wren_b => decode_5la:decode5.enable


|HighRiscSystem|ProgramMemory:iProgramMemory|RomBlock:iRom|altsyncram:altsyncram_component|altsyncram_4gi1:auto_generated|altsyncram_t2k2:altsyncram1|decode_5la:decode4
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|HighRiscSystem|ProgramMemory:iProgramMemory|RomBlock:iRom|altsyncram:altsyncram_component|altsyncram_4gi1:auto_generated|altsyncram_t2k2:altsyncram1|decode_5la:decode5
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|HighRiscSystem|ProgramMemory:iProgramMemory|RomBlock:iRom|altsyncram:altsyncram_component|altsyncram_4gi1:auto_generated|altsyncram_t2k2:altsyncram1|decode_u0a:rden_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|HighRiscSystem|ProgramMemory:iProgramMemory|RomBlock:iRom|altsyncram:altsyncram_component|altsyncram_4gi1:auto_generated|altsyncram_t2k2:altsyncram1|decode_u0a:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|HighRiscSystem|ProgramMemory:iProgramMemory|RomBlock:iRom|altsyncram:altsyncram_component|altsyncram_4gi1:auto_generated|altsyncram_t2k2:altsyncram1|mux_4hb:mux6
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|HighRiscSystem|ProgramMemory:iProgramMemory|RomBlock:iRom|altsyncram:altsyncram_component|altsyncram_4gi1:auto_generated|altsyncram_t2k2:altsyncram1|mux_4hb:mux7
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|HighRiscSystem|ProgramMemory:iProgramMemory|RomBlock:iRom|altsyncram:altsyncram_component|altsyncram_4gi1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= ram_rom_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|HighRiscSystem|ProgramMemory:iProgramMemory|RomBlock:iRom|altsyncram:altsyncram_component|altsyncram_4gi1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|HighRiscSystem|ProgramMemory:iProgramMemory|RomBlock:iRom|altsyncram:altsyncram_component|altsyncram_4gi1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|HighRiscSystem|ProgramMemory:iProgramMemory|RomBlock:iRom|altsyncram:altsyncram_component|altsyncram_4gi1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|HighRiscSystem|DataMemory:iDataMemory
Clock => RAM:iRAM.clock
TheBus.WriteEnable => RAM:iRAM.wren
TheBus.WriteData[0] => RAM:iRAM.data[0]
TheBus.WriteData[1] => RAM:iRAM.data[1]
TheBus.WriteData[2] => RAM:iRAM.data[2]
TheBus.WriteData[3] => RAM:iRAM.data[3]
TheBus.WriteData[4] => RAM:iRAM.data[4]
TheBus.WriteData[5] => RAM:iRAM.data[5]
TheBus.WriteData[6] => RAM:iRAM.data[6]
TheBus.WriteData[7] => RAM:iRAM.data[7]
TheBus.WriteData[8] => RAM:iRAM.data[8]
TheBus.WriteData[9] => RAM:iRAM.data[9]
TheBus.WriteData[10] => RAM:iRAM.data[10]
TheBus.WriteData[11] => RAM:iRAM.data[11]
TheBus.WriteData[12] => RAM:iRAM.data[12]
TheBus.WriteData[13] => RAM:iRAM.data[13]
TheBus.WriteData[14] => RAM:iRAM.data[14]
TheBus.WriteData[15] => RAM:iRAM.data[15]
TheBus.ReadData[0] <= RAM:iRAM.q[0]
TheBus.ReadData[1] <= RAM:iRAM.q[1]
TheBus.ReadData[2] <= RAM:iRAM.q[2]
TheBus.ReadData[3] <= RAM:iRAM.q[3]
TheBus.ReadData[4] <= RAM:iRAM.q[4]
TheBus.ReadData[5] <= RAM:iRAM.q[5]
TheBus.ReadData[6] <= RAM:iRAM.q[6]
TheBus.ReadData[7] <= RAM:iRAM.q[7]
TheBus.ReadData[8] <= RAM:iRAM.q[8]
TheBus.ReadData[9] <= RAM:iRAM.q[9]
TheBus.ReadData[10] <= RAM:iRAM.q[10]
TheBus.ReadData[11] <= RAM:iRAM.q[11]
TheBus.ReadData[12] <= RAM:iRAM.q[12]
TheBus.ReadData[13] <= RAM:iRAM.q[13]
TheBus.ReadData[14] <= RAM:iRAM.q[14]
TheBus.ReadData[15] <= RAM:iRAM.q[15]
TheBus.SlaveAddress[0] => RAM:iRAM.address[0]
TheBus.SlaveAddress[1] => RAM:iRAM.address[1]
TheBus.SlaveAddress[2] => RAM:iRAM.address[2]
TheBus.SlaveAddress[3] => RAM:iRAM.address[3]
TheBus.SlaveAddress[4] => RAM:iRAM.address[4]
TheBus.SlaveAddress[5] => RAM:iRAM.address[5]
TheBus.SlaveAddress[6] => RAM:iRAM.address[6]
TheBus.SlaveAddress[7] => RAM:iRAM.address[7]
TheBus.SlaveAddress[8] => RAM:iRAM.address[8]
TheBus.SlaveAddress[9] => RAM:iRAM.address[9]
TheBus.SlaveAddress[10] => RAM:iRAM.address[10]
TheBus.SlaveAddress[11] => RAM:iRAM.address[11]
TheBus.SlaveAddress[12] => RAM:iRAM.address[12]
TheBus.SlaveAddress[13] => RAM:iRAM.address[13]


|HighRiscSystem|DataMemory:iDataMemory|RAM:iRAM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|HighRiscSystem|DataMemory:iDataMemory|RAM:iRAM|altsyncram:altsyncram_component
wren_a => altsyncram_3mp1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3mp1:auto_generated.data_a[0]
data_a[1] => altsyncram_3mp1:auto_generated.data_a[1]
data_a[2] => altsyncram_3mp1:auto_generated.data_a[2]
data_a[3] => altsyncram_3mp1:auto_generated.data_a[3]
data_a[4] => altsyncram_3mp1:auto_generated.data_a[4]
data_a[5] => altsyncram_3mp1:auto_generated.data_a[5]
data_a[6] => altsyncram_3mp1:auto_generated.data_a[6]
data_a[7] => altsyncram_3mp1:auto_generated.data_a[7]
data_a[8] => altsyncram_3mp1:auto_generated.data_a[8]
data_a[9] => altsyncram_3mp1:auto_generated.data_a[9]
data_a[10] => altsyncram_3mp1:auto_generated.data_a[10]
data_a[11] => altsyncram_3mp1:auto_generated.data_a[11]
data_a[12] => altsyncram_3mp1:auto_generated.data_a[12]
data_a[13] => altsyncram_3mp1:auto_generated.data_a[13]
data_a[14] => altsyncram_3mp1:auto_generated.data_a[14]
data_a[15] => altsyncram_3mp1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3mp1:auto_generated.address_a[0]
address_a[1] => altsyncram_3mp1:auto_generated.address_a[1]
address_a[2] => altsyncram_3mp1:auto_generated.address_a[2]
address_a[3] => altsyncram_3mp1:auto_generated.address_a[3]
address_a[4] => altsyncram_3mp1:auto_generated.address_a[4]
address_a[5] => altsyncram_3mp1:auto_generated.address_a[5]
address_a[6] => altsyncram_3mp1:auto_generated.address_a[6]
address_a[7] => altsyncram_3mp1:auto_generated.address_a[7]
address_a[8] => altsyncram_3mp1:auto_generated.address_a[8]
address_a[9] => altsyncram_3mp1:auto_generated.address_a[9]
address_a[10] => altsyncram_3mp1:auto_generated.address_a[10]
address_a[11] => altsyncram_3mp1:auto_generated.address_a[11]
address_a[12] => altsyncram_3mp1:auto_generated.address_a[12]
address_a[13] => altsyncram_3mp1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3mp1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3mp1:auto_generated.q_a[0]
q_a[1] <= altsyncram_3mp1:auto_generated.q_a[1]
q_a[2] <= altsyncram_3mp1:auto_generated.q_a[2]
q_a[3] <= altsyncram_3mp1:auto_generated.q_a[3]
q_a[4] <= altsyncram_3mp1:auto_generated.q_a[4]
q_a[5] <= altsyncram_3mp1:auto_generated.q_a[5]
q_a[6] <= altsyncram_3mp1:auto_generated.q_a[6]
q_a[7] <= altsyncram_3mp1:auto_generated.q_a[7]
q_a[8] <= altsyncram_3mp1:auto_generated.q_a[8]
q_a[9] <= altsyncram_3mp1:auto_generated.q_a[9]
q_a[10] <= altsyncram_3mp1:auto_generated.q_a[10]
q_a[11] <= altsyncram_3mp1:auto_generated.q_a[11]
q_a[12] <= altsyncram_3mp1:auto_generated.q_a[12]
q_a[13] <= altsyncram_3mp1:auto_generated.q_a[13]
q_a[14] <= altsyncram_3mp1:auto_generated.q_a[14]
q_a[15] <= altsyncram_3mp1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|HighRiscSystem|DataMemory:iDataMemory|RAM:iRAM|altsyncram:altsyncram_component|altsyncram_3mp1:auto_generated
address_a[0] => altsyncram_c2g2:altsyncram1.address_a[0]
address_a[1] => altsyncram_c2g2:altsyncram1.address_a[1]
address_a[2] => altsyncram_c2g2:altsyncram1.address_a[2]
address_a[3] => altsyncram_c2g2:altsyncram1.address_a[3]
address_a[4] => altsyncram_c2g2:altsyncram1.address_a[4]
address_a[5] => altsyncram_c2g2:altsyncram1.address_a[5]
address_a[6] => altsyncram_c2g2:altsyncram1.address_a[6]
address_a[7] => altsyncram_c2g2:altsyncram1.address_a[7]
address_a[8] => altsyncram_c2g2:altsyncram1.address_a[8]
address_a[9] => altsyncram_c2g2:altsyncram1.address_a[9]
address_a[10] => altsyncram_c2g2:altsyncram1.address_a[10]
address_a[11] => altsyncram_c2g2:altsyncram1.address_a[11]
address_a[12] => altsyncram_c2g2:altsyncram1.address_a[12]
address_a[13] => altsyncram_c2g2:altsyncram1.address_a[13]
clock0 => altsyncram_c2g2:altsyncram1.clock0
data_a[0] => altsyncram_c2g2:altsyncram1.data_a[0]
data_a[1] => altsyncram_c2g2:altsyncram1.data_a[1]
data_a[2] => altsyncram_c2g2:altsyncram1.data_a[2]
data_a[3] => altsyncram_c2g2:altsyncram1.data_a[3]
data_a[4] => altsyncram_c2g2:altsyncram1.data_a[4]
data_a[5] => altsyncram_c2g2:altsyncram1.data_a[5]
data_a[6] => altsyncram_c2g2:altsyncram1.data_a[6]
data_a[7] => altsyncram_c2g2:altsyncram1.data_a[7]
data_a[8] => altsyncram_c2g2:altsyncram1.data_a[8]
data_a[9] => altsyncram_c2g2:altsyncram1.data_a[9]
data_a[10] => altsyncram_c2g2:altsyncram1.data_a[10]
data_a[11] => altsyncram_c2g2:altsyncram1.data_a[11]
data_a[12] => altsyncram_c2g2:altsyncram1.data_a[12]
data_a[13] => altsyncram_c2g2:altsyncram1.data_a[13]
data_a[14] => altsyncram_c2g2:altsyncram1.data_a[14]
data_a[15] => altsyncram_c2g2:altsyncram1.data_a[15]
q_a[0] <= altsyncram_c2g2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_c2g2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_c2g2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_c2g2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_c2g2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_c2g2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_c2g2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_c2g2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_c2g2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_c2g2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_c2g2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_c2g2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_c2g2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_c2g2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_c2g2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_c2g2:altsyncram1.q_a[15]
wren_a => altsyncram_c2g2:altsyncram1.wren_a


|HighRiscSystem|DataMemory:iDataMemory|RAM:iRAM|altsyncram:altsyncram_component|altsyncram_3mp1:auto_generated|altsyncram_c2g2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[11] => ram_block3a16.PORTAADDR11
address_a[11] => ram_block3a17.PORTAADDR11
address_a[11] => ram_block3a18.PORTAADDR11
address_a[11] => ram_block3a19.PORTAADDR11
address_a[11] => ram_block3a20.PORTAADDR11
address_a[11] => ram_block3a21.PORTAADDR11
address_a[11] => ram_block3a22.PORTAADDR11
address_a[11] => ram_block3a23.PORTAADDR11
address_a[11] => ram_block3a24.PORTAADDR11
address_a[11] => ram_block3a25.PORTAADDR11
address_a[11] => ram_block3a26.PORTAADDR11
address_a[11] => ram_block3a27.PORTAADDR11
address_a[11] => ram_block3a28.PORTAADDR11
address_a[11] => ram_block3a29.PORTAADDR11
address_a[11] => ram_block3a30.PORTAADDR11
address_a[11] => ram_block3a31.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_a[12] => ram_block3a8.PORTAADDR12
address_a[12] => ram_block3a9.PORTAADDR12
address_a[12] => ram_block3a10.PORTAADDR12
address_a[12] => ram_block3a11.PORTAADDR12
address_a[12] => ram_block3a12.PORTAADDR12
address_a[12] => ram_block3a13.PORTAADDR12
address_a[12] => ram_block3a14.PORTAADDR12
address_a[12] => ram_block3a15.PORTAADDR12
address_a[12] => ram_block3a16.PORTAADDR12
address_a[12] => ram_block3a17.PORTAADDR12
address_a[12] => ram_block3a18.PORTAADDR12
address_a[12] => ram_block3a19.PORTAADDR12
address_a[12] => ram_block3a20.PORTAADDR12
address_a[12] => ram_block3a21.PORTAADDR12
address_a[12] => ram_block3a22.PORTAADDR12
address_a[12] => ram_block3a23.PORTAADDR12
address_a[12] => ram_block3a24.PORTAADDR12
address_a[12] => ram_block3a25.PORTAADDR12
address_a[12] => ram_block3a26.PORTAADDR12
address_a[12] => ram_block3a27.PORTAADDR12
address_a[12] => ram_block3a28.PORTAADDR12
address_a[12] => ram_block3a29.PORTAADDR12
address_a[12] => ram_block3a30.PORTAADDR12
address_a[12] => ram_block3a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_5la:decode4.data[0]
address_a[13] => decode_u0a:rden_decode_a.data[0]
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[11] => ram_block3a16.PORTBADDR11
address_b[11] => ram_block3a17.PORTBADDR11
address_b[11] => ram_block3a18.PORTBADDR11
address_b[11] => ram_block3a19.PORTBADDR11
address_b[11] => ram_block3a20.PORTBADDR11
address_b[11] => ram_block3a21.PORTBADDR11
address_b[11] => ram_block3a22.PORTBADDR11
address_b[11] => ram_block3a23.PORTBADDR11
address_b[11] => ram_block3a24.PORTBADDR11
address_b[11] => ram_block3a25.PORTBADDR11
address_b[11] => ram_block3a26.PORTBADDR11
address_b[11] => ram_block3a27.PORTBADDR11
address_b[11] => ram_block3a28.PORTBADDR11
address_b[11] => ram_block3a29.PORTBADDR11
address_b[11] => ram_block3a30.PORTBADDR11
address_b[11] => ram_block3a31.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
address_b[12] => ram_block3a8.PORTBADDR12
address_b[12] => ram_block3a9.PORTBADDR12
address_b[12] => ram_block3a10.PORTBADDR12
address_b[12] => ram_block3a11.PORTBADDR12
address_b[12] => ram_block3a12.PORTBADDR12
address_b[12] => ram_block3a13.PORTBADDR12
address_b[12] => ram_block3a14.PORTBADDR12
address_b[12] => ram_block3a15.PORTBADDR12
address_b[12] => ram_block3a16.PORTBADDR12
address_b[12] => ram_block3a17.PORTBADDR12
address_b[12] => ram_block3a18.PORTBADDR12
address_b[12] => ram_block3a19.PORTBADDR12
address_b[12] => ram_block3a20.PORTBADDR12
address_b[12] => ram_block3a21.PORTBADDR12
address_b[12] => ram_block3a22.PORTBADDR12
address_b[12] => ram_block3a23.PORTBADDR12
address_b[12] => ram_block3a24.PORTBADDR12
address_b[12] => ram_block3a25.PORTBADDR12
address_b[12] => ram_block3a26.PORTBADDR12
address_b[12] => ram_block3a27.PORTBADDR12
address_b[12] => ram_block3a28.PORTBADDR12
address_b[12] => ram_block3a29.PORTBADDR12
address_b[12] => ram_block3a30.PORTBADDR12
address_b[12] => ram_block3a31.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_5la:decode5.data[0]
address_b[13] => decode_u0a:rden_decode_b.data[0]
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => address_reg_b[0].CLK
data_a[0] => ram_block3a0.PORTADATAIN
data_a[0] => ram_block3a16.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[1] => ram_block3a17.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[2] => ram_block3a18.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[3] => ram_block3a19.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[4] => ram_block3a20.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[5] => ram_block3a21.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[6] => ram_block3a22.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[7] => ram_block3a23.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[8] => ram_block3a24.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[9] => ram_block3a25.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[10] => ram_block3a26.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[11] => ram_block3a27.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[12] => ram_block3a28.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[13] => ram_block3a29.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[14] => ram_block3a30.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[15] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[0] => ram_block3a16.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[1] => ram_block3a17.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[2] => ram_block3a18.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[3] => ram_block3a19.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[4] => ram_block3a20.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[5] => ram_block3a21.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[6] => ram_block3a22.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[7] => ram_block3a23.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[8] => ram_block3a24.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[9] => ram_block3a25.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[10] => ram_block3a26.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[11] => ram_block3a27.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[12] => ram_block3a28.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[13] => ram_block3a29.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[14] => ram_block3a30.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[15] => ram_block3a31.PORTBDATAIN
q_a[0] <= mux_4hb:mux6.result[0]
q_a[1] <= mux_4hb:mux6.result[1]
q_a[2] <= mux_4hb:mux6.result[2]
q_a[3] <= mux_4hb:mux6.result[3]
q_a[4] <= mux_4hb:mux6.result[4]
q_a[5] <= mux_4hb:mux6.result[5]
q_a[6] <= mux_4hb:mux6.result[6]
q_a[7] <= mux_4hb:mux6.result[7]
q_a[8] <= mux_4hb:mux6.result[8]
q_a[9] <= mux_4hb:mux6.result[9]
q_a[10] <= mux_4hb:mux6.result[10]
q_a[11] <= mux_4hb:mux6.result[11]
q_a[12] <= mux_4hb:mux6.result[12]
q_a[13] <= mux_4hb:mux6.result[13]
q_a[14] <= mux_4hb:mux6.result[14]
q_a[15] <= mux_4hb:mux6.result[15]
q_b[0] <= mux_4hb:mux7.result[0]
q_b[1] <= mux_4hb:mux7.result[1]
q_b[2] <= mux_4hb:mux7.result[2]
q_b[3] <= mux_4hb:mux7.result[3]
q_b[4] <= mux_4hb:mux7.result[4]
q_b[5] <= mux_4hb:mux7.result[5]
q_b[6] <= mux_4hb:mux7.result[6]
q_b[7] <= mux_4hb:mux7.result[7]
q_b[8] <= mux_4hb:mux7.result[8]
q_b[9] <= mux_4hb:mux7.result[9]
q_b[10] <= mux_4hb:mux7.result[10]
q_b[11] <= mux_4hb:mux7.result[11]
q_b[12] <= mux_4hb:mux7.result[12]
q_b[13] <= mux_4hb:mux7.result[13]
q_b[14] <= mux_4hb:mux7.result[14]
q_b[15] <= mux_4hb:mux7.result[15]
wren_a => decode_5la:decode4.enable
wren_b => decode_5la:decode5.enable


|HighRiscSystem|DataMemory:iDataMemory|RAM:iRAM|altsyncram:altsyncram_component|altsyncram_3mp1:auto_generated|altsyncram_c2g2:altsyncram1|decode_5la:decode4
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|HighRiscSystem|DataMemory:iDataMemory|RAM:iRAM|altsyncram:altsyncram_component|altsyncram_3mp1:auto_generated|altsyncram_c2g2:altsyncram1|decode_5la:decode5
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|HighRiscSystem|DataMemory:iDataMemory|RAM:iRAM|altsyncram:altsyncram_component|altsyncram_3mp1:auto_generated|altsyncram_c2g2:altsyncram1|decode_u0a:rden_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|HighRiscSystem|DataMemory:iDataMemory|RAM:iRAM|altsyncram:altsyncram_component|altsyncram_3mp1:auto_generated|altsyncram_c2g2:altsyncram1|decode_u0a:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|HighRiscSystem|DataMemory:iDataMemory|RAM:iRAM|altsyncram:altsyncram_component|altsyncram_3mp1:auto_generated|altsyncram_c2g2:altsyncram1|mux_4hb:mux6
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|HighRiscSystem|DataMemory:iDataMemory|RAM:iRAM|altsyncram:altsyncram_component|altsyncram_3mp1:auto_generated|altsyncram_c2g2:altsyncram1|mux_4hb:mux7
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|HighRiscSystem|DataMemory:iDataMemory|RAM:iRAM|altsyncram:altsyncram_component|altsyncram_3mp1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= ram_rom_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|HighRiscSystem|DataMemory:iDataMemory|RAM:iRAM|altsyncram:altsyncram_component|altsyncram_3mp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|HighRiscSystem|DataMemory:iDataMemory|RAM:iRAM|altsyncram:altsyncram_component|altsyncram_3mp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|HighRiscSystem|DataMemory:iDataMemory|RAM:iRAM|altsyncram:altsyncram_component|altsyncram_3mp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|HighRiscSystem|BusInPort:iI
Clock => ~NO_FANOUT~
TheBus.WriteEnable => ~NO_FANOUT~
TheBus.WriteData[0] => ~NO_FANOUT~
TheBus.WriteData[1] => ~NO_FANOUT~
TheBus.WriteData[2] => ~NO_FANOUT~
TheBus.WriteData[3] => ~NO_FANOUT~
TheBus.WriteData[4] => ~NO_FANOUT~
TheBus.WriteData[5] => ~NO_FANOUT~
TheBus.WriteData[6] => ~NO_FANOUT~
TheBus.WriteData[7] => ~NO_FANOUT~
TheBus.WriteData[8] => ~NO_FANOUT~
TheBus.WriteData[9] => ~NO_FANOUT~
TheBus.WriteData[10] => ~NO_FANOUT~
TheBus.WriteData[11] => ~NO_FANOUT~
TheBus.WriteData[12] => ~NO_FANOUT~
TheBus.WriteData[13] => ~NO_FANOUT~
TheBus.WriteData[14] => ~NO_FANOUT~
TheBus.WriteData[15] => ~NO_FANOUT~
TheBus.ReadData[0] <= BusPort[0].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[1] <= BusPort[1].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[2] <= BusPort[2].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[3] <= BusPort[3].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[4] <= BusPort[4].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[5] <= BusPort[5].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[6] <= BusPort[6].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[7] <= BusPort[7].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[8] <= BusPort[8].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[9] <= BusPort[9].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[10] <= BusPort[10].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[11] <= BusPort[11].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[12] <= BusPort[12].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[13] <= BusPort[13].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[14] <= BusPort[14].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[15] <= BusPort[15].DB_MAX_OUTPUT_PORT_TYPE
TheBus.PortAddress[0] => ~NO_FANOUT~
TheBus.PortAddress[1] => ~NO_FANOUT~
TheBus.PortAddress[2] => ~NO_FANOUT~
TheBus.PortAddress[3] => ~NO_FANOUT~
TheBus.PortAddress[4] => ~NO_FANOUT~
TheBus.PortAddress[5] => ~NO_FANOUT~
TheBus.PortAddress[6] => ~NO_FANOUT~
TheBus.PortAddress[7] => ~NO_FANOUT~
TheBus.PortAddress[8] => ~NO_FANOUT~
BusPort[0] => TheBus.ReadData[0].DATAIN
BusPort[1] => TheBus.ReadData[1].DATAIN
BusPort[2] => TheBus.ReadData[2].DATAIN
BusPort[3] => TheBus.ReadData[3].DATAIN
BusPort[4] => TheBus.ReadData[4].DATAIN
BusPort[5] => TheBus.ReadData[5].DATAIN
BusPort[6] => TheBus.ReadData[6].DATAIN
BusPort[7] => TheBus.ReadData[7].DATAIN
BusPort[8] => TheBus.ReadData[8].DATAIN
BusPort[9] => TheBus.ReadData[9].DATAIN
BusPort[10] => TheBus.ReadData[10].DATAIN
BusPort[11] => TheBus.ReadData[11].DATAIN
BusPort[12] => TheBus.ReadData[12].DATAIN
BusPort[13] => TheBus.ReadData[13].DATAIN
BusPort[14] => TheBus.ReadData[14].DATAIN
BusPort[15] => TheBus.ReadData[15].DATAIN


|HighRiscSystem|BusOutPort:iO
Clock => BusPort[0]~reg0.CLK
Clock => BusPort[1]~reg0.CLK
Clock => BusPort[2]~reg0.CLK
Clock => BusPort[3]~reg0.CLK
Clock => BusPort[4]~reg0.CLK
Clock => BusPort[5]~reg0.CLK
Clock => BusPort[6]~reg0.CLK
Clock => BusPort[7]~reg0.CLK
Clock => BusPort[8]~reg0.CLK
Clock => BusPort[9]~reg0.CLK
Clock => BusPort[10]~reg0.CLK
Clock => BusPort[11]~reg0.CLK
Clock => BusPort[12]~reg0.CLK
Clock => BusPort[13]~reg0.CLK
Clock => BusPort[14]~reg0.CLK
Clock => BusPort[15]~reg0.CLK
TheBus.WriteEnable => BusPort[0]~reg0.ENA
TheBus.WriteEnable => BusPort[1]~reg0.ENA
TheBus.WriteEnable => BusPort[2]~reg0.ENA
TheBus.WriteEnable => BusPort[3]~reg0.ENA
TheBus.WriteEnable => BusPort[4]~reg0.ENA
TheBus.WriteEnable => BusPort[5]~reg0.ENA
TheBus.WriteEnable => BusPort[6]~reg0.ENA
TheBus.WriteEnable => BusPort[7]~reg0.ENA
TheBus.WriteEnable => BusPort[8]~reg0.ENA
TheBus.WriteEnable => BusPort[9]~reg0.ENA
TheBus.WriteEnable => BusPort[10]~reg0.ENA
TheBus.WriteEnable => BusPort[11]~reg0.ENA
TheBus.WriteEnable => BusPort[12]~reg0.ENA
TheBus.WriteEnable => BusPort[13]~reg0.ENA
TheBus.WriteEnable => BusPort[14]~reg0.ENA
TheBus.WriteEnable => BusPort[15]~reg0.ENA
TheBus.WriteData[0] => BusPort[0]~reg0.DATAIN
TheBus.WriteData[1] => BusPort[1]~reg0.DATAIN
TheBus.WriteData[2] => BusPort[2]~reg0.DATAIN
TheBus.WriteData[3] => BusPort[3]~reg0.DATAIN
TheBus.WriteData[4] => BusPort[4]~reg0.DATAIN
TheBus.WriteData[5] => BusPort[5]~reg0.DATAIN
TheBus.WriteData[6] => BusPort[6]~reg0.DATAIN
TheBus.WriteData[7] => BusPort[7]~reg0.DATAIN
TheBus.WriteData[8] => BusPort[8]~reg0.DATAIN
TheBus.WriteData[9] => BusPort[9]~reg0.DATAIN
TheBus.WriteData[10] => BusPort[10]~reg0.DATAIN
TheBus.WriteData[11] => BusPort[11]~reg0.DATAIN
TheBus.WriteData[12] => BusPort[12]~reg0.DATAIN
TheBus.WriteData[13] => BusPort[13]~reg0.DATAIN
TheBus.WriteData[14] => BusPort[14]~reg0.DATAIN
TheBus.WriteData[15] => BusPort[15]~reg0.DATAIN
TheBus.ReadData[0] <= <GND>
TheBus.ReadData[1] <= <GND>
TheBus.ReadData[2] <= <GND>
TheBus.ReadData[3] <= <GND>
TheBus.ReadData[4] <= <GND>
TheBus.ReadData[5] <= <GND>
TheBus.ReadData[6] <= <GND>
TheBus.ReadData[7] <= <GND>
TheBus.ReadData[8] <= <GND>
TheBus.ReadData[9] <= <GND>
TheBus.ReadData[10] <= <GND>
TheBus.ReadData[11] <= <GND>
TheBus.ReadData[12] <= <GND>
TheBus.ReadData[13] <= <GND>
TheBus.ReadData[14] <= <GND>
TheBus.ReadData[15] <= <GND>
TheBus.PortAddress[0] => ~NO_FANOUT~
TheBus.PortAddress[1] => ~NO_FANOUT~
TheBus.PortAddress[2] => ~NO_FANOUT~
TheBus.PortAddress[3] => ~NO_FANOUT~
TheBus.PortAddress[4] => ~NO_FANOUT~
TheBus.PortAddress[5] => ~NO_FANOUT~
TheBus.PortAddress[6] => ~NO_FANOUT~
TheBus.PortAddress[7] => ~NO_FANOUT~
TheBus.PortAddress[8] => ~NO_FANOUT~
BusPort[0] <= BusPort[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusPort[1] <= BusPort[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusPort[2] <= BusPort[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusPort[3] <= BusPort[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusPort[4] <= BusPort[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusPort[5] <= BusPort[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusPort[6] <= BusPort[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusPort[7] <= BusPort[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusPort[8] <= BusPort[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusPort[9] <= BusPort[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusPort[10] <= BusPort[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusPort[11] <= BusPort[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusPort[12] <= BusPort[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusPort[13] <= BusPort[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusPort[14] <= BusPort[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BusPort[15] <= BusPort[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HighRiscSystem|VgaSystem:iVga
CLOCK_50 => VgaController:iControl.Clock
CLOCK_50 => VgaRam.we_a.CLK
CLOCK_50 => VgaRam.waddr_a[13].CLK
CLOCK_50 => VgaRam.waddr_a[12].CLK
CLOCK_50 => VgaRam.waddr_a[11].CLK
CLOCK_50 => VgaRam.waddr_a[10].CLK
CLOCK_50 => VgaRam.waddr_a[9].CLK
CLOCK_50 => VgaRam.waddr_a[8].CLK
CLOCK_50 => VgaRam.waddr_a[7].CLK
CLOCK_50 => VgaRam.waddr_a[6].CLK
CLOCK_50 => VgaRam.waddr_a[5].CLK
CLOCK_50 => VgaRam.waddr_a[4].CLK
CLOCK_50 => VgaRam.waddr_a[3].CLK
CLOCK_50 => VgaRam.waddr_a[2].CLK
CLOCK_50 => VgaRam.waddr_a[1].CLK
CLOCK_50 => VgaRam.waddr_a[0].CLK
CLOCK_50 => VgaRam.data_a[15].CLK
CLOCK_50 => VgaRam.data_a[14].CLK
CLOCK_50 => VgaRam.data_a[13].CLK
CLOCK_50 => VgaRam.data_a[12].CLK
CLOCK_50 => VgaRam.data_a[11].CLK
CLOCK_50 => VgaRam.data_a[10].CLK
CLOCK_50 => VgaRam.data_a[9].CLK
CLOCK_50 => VgaRam.data_a[8].CLK
CLOCK_50 => VgaRam.data_a[7].CLK
CLOCK_50 => VgaRam.data_a[6].CLK
CLOCK_50 => VgaRam.data_a[5].CLK
CLOCK_50 => VgaRam.data_a[4].CLK
CLOCK_50 => VgaRam.data_a[3].CLK
CLOCK_50 => VgaRam.data_a[2].CLK
CLOCK_50 => VgaRam.data_a[1].CLK
CLOCK_50 => VgaRam.data_a[0].CLK
CLOCK_50 => PixelPair[0].CLK
CLOCK_50 => PixelPair[1].CLK
CLOCK_50 => PixelPair[2].CLK
CLOCK_50 => PixelPair[3].CLK
CLOCK_50 => PixelPair[4].CLK
CLOCK_50 => PixelPair[5].CLK
CLOCK_50 => PixelPair[6].CLK
CLOCK_50 => PixelPair[7].CLK
CLOCK_50 => PixelPair[8].CLK
CLOCK_50 => PixelPair[9].CLK
CLOCK_50 => PixelPair[10].CLK
CLOCK_50 => PixelPair[11].CLK
CLOCK_50 => PixelPair[12].CLK
CLOCK_50 => PixelPair[13].CLK
CLOCK_50 => PixelPair[14].CLK
CLOCK_50 => PixelPair[15].CLK
CLOCK_50 => TheBus.SlaveReadData[1][0].CLK
CLOCK_50 => TheBus.SlaveReadData[1][1].CLK
CLOCK_50 => TheBus.SlaveReadData[1][2].CLK
CLOCK_50 => TheBus.SlaveReadData[1][3].CLK
CLOCK_50 => TheBus.SlaveReadData[1][4].CLK
CLOCK_50 => TheBus.SlaveReadData[1][5].CLK
CLOCK_50 => TheBus.SlaveReadData[1][6].CLK
CLOCK_50 => TheBus.SlaveReadData[1][7].CLK
CLOCK_50 => TheBus.SlaveReadData[1][8].CLK
CLOCK_50 => TheBus.SlaveReadData[1][9].CLK
CLOCK_50 => TheBus.SlaveReadData[1][10].CLK
CLOCK_50 => TheBus.SlaveReadData[1][11].CLK
CLOCK_50 => TheBus.SlaveReadData[1][12].CLK
CLOCK_50 => TheBus.SlaveReadData[1][13].CLK
CLOCK_50 => TheBus.SlaveReadData[1][14].CLK
CLOCK_50 => TheBus.SlaveReadData[1][15].CLK
CLOCK_50 => VgaRam.CLK0
Reset => VgaController:iControl.Reset
VGA_BLANK_N <= VgaController:iControl.blank_n
VGA_SYNC_N <= VgaController:iControl.sync_n
VGA_HS <= VgaController:iControl.hSync_n
VGA_VS <= VgaController:iControl.vSync_n
VGA_R[0] <= <GND>
VGA_R[1] <= <GND>
VGA_R[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= <GND>
VGA_G[1] <= <GND>
VGA_G[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
TheBus.WriteEnable => VgaRam.we_a.DATAIN
TheBus.WriteEnable => VgaRam.WE
TheBus.WriteData[0] => VgaRam.data_a[0].DATAIN
TheBus.WriteData[0] => VgaRam.DATAIN
TheBus.WriteData[1] => VgaRam.data_a[1].DATAIN
TheBus.WriteData[1] => VgaRam.DATAIN1
TheBus.WriteData[2] => VgaRam.data_a[2].DATAIN
TheBus.WriteData[2] => VgaRam.DATAIN2
TheBus.WriteData[3] => VgaRam.data_a[3].DATAIN
TheBus.WriteData[3] => VgaRam.DATAIN3
TheBus.WriteData[4] => VgaRam.data_a[4].DATAIN
TheBus.WriteData[4] => VgaRam.DATAIN4
TheBus.WriteData[5] => VgaRam.data_a[5].DATAIN
TheBus.WriteData[5] => VgaRam.DATAIN5
TheBus.WriteData[6] => VgaRam.data_a[6].DATAIN
TheBus.WriteData[6] => VgaRam.DATAIN6
TheBus.WriteData[7] => VgaRam.data_a[7].DATAIN
TheBus.WriteData[7] => VgaRam.DATAIN7
TheBus.WriteData[8] => VgaRam.data_a[8].DATAIN
TheBus.WriteData[8] => VgaRam.DATAIN8
TheBus.WriteData[9] => VgaRam.data_a[9].DATAIN
TheBus.WriteData[9] => VgaRam.DATAIN9
TheBus.WriteData[10] => VgaRam.data_a[10].DATAIN
TheBus.WriteData[10] => VgaRam.DATAIN10
TheBus.WriteData[11] => VgaRam.data_a[11].DATAIN
TheBus.WriteData[11] => VgaRam.DATAIN11
TheBus.WriteData[12] => VgaRam.data_a[12].DATAIN
TheBus.WriteData[12] => VgaRam.DATAIN12
TheBus.WriteData[13] => VgaRam.data_a[13].DATAIN
TheBus.WriteData[13] => VgaRam.DATAIN13
TheBus.WriteData[14] => VgaRam.data_a[14].DATAIN
TheBus.WriteData[14] => VgaRam.DATAIN14
TheBus.WriteData[15] => VgaRam.data_a[15].DATAIN
TheBus.WriteData[15] => VgaRam.DATAIN15
TheBus.ReadData[0] <= TheBus.SlaveReadData[1][0].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[1] <= TheBus.SlaveReadData[1][1].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[2] <= TheBus.SlaveReadData[1][2].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[3] <= TheBus.SlaveReadData[1][3].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[4] <= TheBus.SlaveReadData[1][4].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[5] <= TheBus.SlaveReadData[1][5].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[6] <= TheBus.SlaveReadData[1][6].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[7] <= TheBus.SlaveReadData[1][7].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[8] <= TheBus.SlaveReadData[1][8].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[9] <= TheBus.SlaveReadData[1][9].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[10] <= TheBus.SlaveReadData[1][10].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[11] <= TheBus.SlaveReadData[1][11].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[12] <= TheBus.SlaveReadData[1][12].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[13] <= TheBus.SlaveReadData[1][13].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[14] <= TheBus.SlaveReadData[1][14].DB_MAX_OUTPUT_PORT_TYPE
TheBus.ReadData[15] <= TheBus.SlaveReadData[1][15].DB_MAX_OUTPUT_PORT_TYPE
TheBus.SlaveAddress[0] => VgaRam.waddr_a[0].DATAIN
TheBus.SlaveAddress[0] => VgaRam.WADDR
TheBus.SlaveAddress[0] => VgaRam.RADDR
TheBus.SlaveAddress[1] => VgaRam.waddr_a[1].DATAIN
TheBus.SlaveAddress[1] => VgaRam.WADDR1
TheBus.SlaveAddress[1] => VgaRam.RADDR1
TheBus.SlaveAddress[2] => VgaRam.waddr_a[2].DATAIN
TheBus.SlaveAddress[2] => VgaRam.WADDR2
TheBus.SlaveAddress[2] => VgaRam.RADDR2
TheBus.SlaveAddress[3] => VgaRam.waddr_a[3].DATAIN
TheBus.SlaveAddress[3] => VgaRam.WADDR3
TheBus.SlaveAddress[3] => VgaRam.RADDR3
TheBus.SlaveAddress[4] => VgaRam.waddr_a[4].DATAIN
TheBus.SlaveAddress[4] => VgaRam.WADDR4
TheBus.SlaveAddress[4] => VgaRam.RADDR4
TheBus.SlaveAddress[5] => VgaRam.waddr_a[5].DATAIN
TheBus.SlaveAddress[5] => VgaRam.WADDR5
TheBus.SlaveAddress[5] => VgaRam.RADDR5
TheBus.SlaveAddress[6] => VgaRam.waddr_a[6].DATAIN
TheBus.SlaveAddress[6] => VgaRam.WADDR6
TheBus.SlaveAddress[6] => VgaRam.RADDR6
TheBus.SlaveAddress[7] => VgaRam.waddr_a[7].DATAIN
TheBus.SlaveAddress[7] => VgaRam.WADDR7
TheBus.SlaveAddress[7] => VgaRam.RADDR7
TheBus.SlaveAddress[8] => VgaRam.waddr_a[8].DATAIN
TheBus.SlaveAddress[8] => VgaRam.WADDR8
TheBus.SlaveAddress[8] => VgaRam.RADDR8
TheBus.SlaveAddress[9] => VgaRam.waddr_a[9].DATAIN
TheBus.SlaveAddress[9] => VgaRam.WADDR9
TheBus.SlaveAddress[9] => VgaRam.RADDR9
TheBus.SlaveAddress[10] => VgaRam.waddr_a[10].DATAIN
TheBus.SlaveAddress[10] => VgaRam.WADDR10
TheBus.SlaveAddress[10] => VgaRam.RADDR10
TheBus.SlaveAddress[11] => VgaRam.waddr_a[11].DATAIN
TheBus.SlaveAddress[11] => VgaRam.WADDR11
TheBus.SlaveAddress[11] => VgaRam.RADDR11
TheBus.SlaveAddress[12] => VgaRam.waddr_a[12].DATAIN
TheBus.SlaveAddress[12] => VgaRam.WADDR12
TheBus.SlaveAddress[12] => VgaRam.RADDR12
TheBus.SlaveAddress[13] => VgaRam.waddr_a[13].DATAIN
TheBus.SlaveAddress[13] => VgaRam.WADDR13
TheBus.SlaveAddress[13] => VgaRam.RADDR13


|HighRiscSystem|VgaSystem:iVga|VgaController:iControl
Clock => vCount[0].CLK
Clock => vCount[1].CLK
Clock => vCount[2].CLK
Clock => vCount[3].CLK
Clock => vCount[4].CLK
Clock => vCount[5].CLK
Clock => vCount[6].CLK
Clock => vCount[7].CLK
Clock => vCount[8].CLK
Clock => vCount[9].CLK
Clock => hCount[0].CLK
Clock => hCount[1].CLK
Clock => hCount[2].CLK
Clock => hCount[3].CLK
Clock => hCount[4].CLK
Clock => hCount[5].CLK
Clock => hCount[6].CLK
Clock => hCount[7].CLK
Clock => hCount[8].CLK
Clock => hCount[9].CLK
Clock => hCount[10].CLK
Reset => vCount[0].ACLR
Reset => vCount[1].ACLR
Reset => vCount[2].ACLR
Reset => vCount[3].ACLR
Reset => vCount[4].ACLR
Reset => vCount[5].ACLR
Reset => vCount[6].ACLR
Reset => vCount[7].ACLR
Reset => vCount[8].ACLR
Reset => vCount[9].ACLR
Reset => hCount[0].ACLR
Reset => hCount[1].ACLR
Reset => hCount[2].ACLR
Reset => hCount[3].ACLR
Reset => hCount[4].ACLR
Reset => hCount[5].ACLR
Reset => hCount[6].ACLR
Reset => hCount[7].ACLR
Reset => hCount[8].ACLR
Reset => hCount[9].ACLR
Reset => hCount[10].ACLR
blank_n <= blank_n.DB_MAX_OUTPUT_PORT_TYPE
sync_n <= sync_n.DB_MAX_OUTPUT_PORT_TYPE
hSync_n <= hSync_n.DB_MAX_OUTPUT_PORT_TYPE
vSync_n <= vSync_n.DB_MAX_OUTPUT_PORT_TYPE
nextX[0] <= nextX.DB_MAX_OUTPUT_PORT_TYPE
nextX[1] <= nextX.DB_MAX_OUTPUT_PORT_TYPE
nextX[2] <= nextX.DB_MAX_OUTPUT_PORT_TYPE
nextX[3] <= nextX.DB_MAX_OUTPUT_PORT_TYPE
nextX[4] <= nextX.DB_MAX_OUTPUT_PORT_TYPE
nextX[5] <= nextX.DB_MAX_OUTPUT_PORT_TYPE
nextX[6] <= nextX.DB_MAX_OUTPUT_PORT_TYPE
nextX[7] <= nextX.DB_MAX_OUTPUT_PORT_TYPE
nextX[8] <= nextX.DB_MAX_OUTPUT_PORT_TYPE
nextX[9] <= nextX.DB_MAX_OUTPUT_PORT_TYPE
nextX[10] <= nextX.DB_MAX_OUTPUT_PORT_TYPE
nextY[0] <= nextY.DB_MAX_OUTPUT_PORT_TYPE
nextY[1] <= nextY.DB_MAX_OUTPUT_PORT_TYPE
nextY[2] <= nextY.DB_MAX_OUTPUT_PORT_TYPE
nextY[3] <= nextY.DB_MAX_OUTPUT_PORT_TYPE
nextY[4] <= nextY.DB_MAX_OUTPUT_PORT_TYPE
nextY[5] <= nextY.DB_MAX_OUTPUT_PORT_TYPE
nextY[6] <= nextY.DB_MAX_OUTPUT_PORT_TYPE
nextY[7] <= nextY.DB_MAX_OUTPUT_PORT_TYPE
nextY[8] <= nextY.DB_MAX_OUTPUT_PORT_TYPE
nextY[9] <= nextY.DB_MAX_OUTPUT_PORT_TYPE


