// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pwm_HH_
#define _pwm_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pwm_mul_mul_17s_1bkb.h"
#include "pwm_ctrl_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32>
struct pwm : public sc_module {
    // Port declarations 21
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_lv<6> > out_V;
    sc_in< sc_logic > s_axi_ctrl_AWVALID;
    sc_out< sc_logic > s_axi_ctrl_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_AWADDR;
    sc_in< sc_logic > s_axi_ctrl_WVALID;
    sc_out< sc_logic > s_axi_ctrl_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_ctrl_WSTRB;
    sc_in< sc_logic > s_axi_ctrl_ARVALID;
    sc_out< sc_logic > s_axi_ctrl_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_ARADDR;
    sc_out< sc_logic > s_axi_ctrl_RVALID;
    sc_in< sc_logic > s_axi_ctrl_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_RDATA;
    sc_out< sc_lv<2> > s_axi_ctrl_RRESP;
    sc_out< sc_logic > s_axi_ctrl_BVALID;
    sc_in< sc_logic > s_axi_ctrl_BREADY;
    sc_out< sc_lv<2> > s_axi_ctrl_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    pwm(sc_module_name name);
    SC_HAS_PROCESS(pwm);

    ~pwm();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    pwm_ctrl_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* pwm_ctrl_s_axi_U;
    pwm_mul_mul_17s_1bkb<1,3,17,16,33>* pwm_mul_mul_17s_1bkb_U1;
    pwm_mul_mul_17s_1bkb<1,3,17,16,33>* pwm_mul_mul_17s_1bkb_U2;
    pwm_mul_mul_17s_1bkb<1,3,17,16,33>* pwm_mul_mul_17s_1bkb_U3;
    pwm_mul_mul_17s_1bkb<1,3,17,16,33>* pwm_mul_mul_17s_1bkb_U4;
    pwm_mul_mul_17s_1bkb<1,3,17,16,33>* pwm_mul_mul_17s_1bkb_U5;
    pwm_mul_mul_17s_1bkb<1,3,17,16,33>* pwm_mul_mul_17s_1bkb_U6;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage5_iter1;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<16> > min_duty_V;
    sc_signal< sc_lv<16> > max_duty_V;
    sc_signal< sc_lv<16> > period_V;
    sc_signal< sc_lv<3> > m_V_address0;
    sc_signal< sc_logic > m_V_ce0;
    sc_signal< sc_lv<16> > m_V_q0;
    sc_signal< sc_lv<16> > acc_V;
    sc_signal< sc_lv<6> > out_p_V;
    sc_signal< sc_lv<16> > reg_173;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > min_duty_V_read_reg_778;
    sc_signal< sc_lv<17> > r_V_fu_185_p2;
    sc_signal< sc_lv<17> > r_V_reg_784;
    sc_signal< sc_lv<16> > acc_V_load_reg_794;
    sc_signal< sc_lv<16> > ap_reg_pp0_iter1_acc_V_load_reg_794;
    sc_signal< sc_lv<1> > tmp_2_fu_195_p2;
    sc_signal< sc_lv<1> > tmp_2_reg_806;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_tmp_2_reg_806;
    sc_signal< sc_lv<1> > tmp_10_fu_201_p2;
    sc_signal< sc_lv<1> > tmp_10_reg_816;
    sc_signal< sc_lv<33> > OP1_V_fu_207_p1;
    sc_signal< sc_lv<33> > OP1_V_reg_821;
    sc_signal< sc_lv<33> > grp_fu_736_p2;
    sc_signal< sc_lv<33> > p_Val2_s_reg_851;
    sc_signal< sc_lv<15> > tmp_37_fu_236_p1;
    sc_signal< sc_lv<15> > tmp_37_reg_856;
    sc_signal< sc_lv<33> > tmp_6_cast_fu_250_p1;
    sc_signal< sc_lv<33> > tmp_6_cast_reg_871;
    sc_signal< sc_lv<33> > r_V_1_fu_254_p2;
    sc_signal< sc_lv<33> > r_V_1_reg_880;
    sc_signal< sc_lv<1> > tmp_9_fu_259_p2;
    sc_signal< sc_lv<1> > tmp_9_reg_885;
    sc_signal< sc_lv<16> > tmp_5_reg_890;
    sc_signal< sc_lv<33> > grp_fu_743_p2;
    sc_signal< sc_lv<33> > p_Val2_1_reg_897;
    sc_signal< sc_lv<15> > tmp_39_fu_274_p1;
    sc_signal< sc_lv<15> > tmp_39_reg_902;
    sc_signal< sc_lv<1> > tmp_fu_281_p2;
    sc_signal< sc_lv<1> > tmp_reg_917;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_tmp_reg_917;
    sc_signal< sc_lv<16> > tmp_13_fu_285_p2;
    sc_signal< sc_lv<16> > tmp_13_reg_927;
    sc_signal< sc_lv<33> > r_V_1_1_fu_290_p2;
    sc_signal< sc_lv<33> > r_V_1_1_reg_932;
    sc_signal< sc_lv<1> > tmp_9_1_fu_294_p2;
    sc_signal< sc_lv<1> > tmp_9_1_reg_937;
    sc_signal< sc_lv<16> > tmp_16_reg_942;
    sc_signal< sc_lv<33> > grp_fu_749_p2;
    sc_signal< sc_lv<33> > p_Val2_2_reg_949;
    sc_signal< sc_lv<15> > tmp_41_fu_309_p1;
    sc_signal< sc_lv<15> > tmp_41_reg_954;
    sc_signal< sc_lv<16> > tmp_17_fu_335_p2;
    sc_signal< sc_lv<16> > tmp_17_reg_964;
    sc_signal< sc_lv<33> > r_V_1_2_fu_340_p2;
    sc_signal< sc_lv<33> > r_V_1_2_reg_969;
    sc_signal< sc_lv<1> > tmp_9_2_fu_344_p2;
    sc_signal< sc_lv<1> > tmp_9_2_reg_974;
    sc_signal< sc_lv<16> > tmp_20_reg_979;
    sc_signal< sc_lv<33> > grp_fu_755_p2;
    sc_signal< sc_lv<33> > p_Val2_s_4_reg_986;
    sc_signal< sc_lv<15> > tmp_43_fu_359_p1;
    sc_signal< sc_lv<15> > tmp_43_reg_991;
    sc_signal< sc_lv<1> > tmp_s_fu_366_p2;
    sc_signal< sc_lv<1> > tmp_s_reg_1001;
    sc_signal< sc_lv<16> > tmp_21_fu_390_p2;
    sc_signal< sc_lv<16> > tmp_21_reg_1006;
    sc_signal< sc_lv<33> > r_V_1_3_fu_395_p2;
    sc_signal< sc_lv<33> > r_V_1_3_reg_1011;
    sc_signal< sc_lv<1> > tmp_9_3_fu_399_p2;
    sc_signal< sc_lv<1> > tmp_9_3_reg_1016;
    sc_signal< sc_lv<16> > tmp_24_reg_1021;
    sc_signal< sc_lv<33> > grp_fu_761_p2;
    sc_signal< sc_lv<33> > p_Val2_4_reg_1028;
    sc_signal< sc_lv<15> > tmp_45_fu_414_p1;
    sc_signal< sc_lv<15> > tmp_45_reg_1033;
    sc_signal< sc_lv<1> > tmp_12_1_fu_417_p2;
    sc_signal< sc_lv<1> > tmp_12_1_reg_1038;
    sc_signal< sc_lv<16> > tmp_25_fu_441_p2;
    sc_signal< sc_lv<16> > tmp_25_reg_1043;
    sc_signal< sc_lv<33> > r_V_1_4_fu_446_p2;
    sc_signal< sc_lv<33> > r_V_1_4_reg_1048;
    sc_signal< sc_lv<1> > tmp_9_4_fu_450_p2;
    sc_signal< sc_lv<1> > tmp_9_4_reg_1053;
    sc_signal< sc_lv<16> > tmp_28_reg_1058;
    sc_signal< sc_lv<33> > grp_fu_767_p2;
    sc_signal< sc_lv<33> > p_Val2_5_reg_1065;
    sc_signal< sc_lv<15> > tmp_47_fu_465_p1;
    sc_signal< sc_lv<15> > tmp_47_reg_1070;
    sc_signal< sc_lv<1> > tmp_12_2_fu_468_p2;
    sc_signal< sc_lv<1> > tmp_12_2_reg_1075;
    sc_signal< sc_lv<16> > tmp_29_fu_492_p2;
    sc_signal< sc_lv<16> > tmp_29_reg_1080;
    sc_signal< sc_lv<33> > r_V_1_5_fu_497_p2;
    sc_signal< sc_lv<33> > r_V_1_5_reg_1085;
    sc_signal< sc_lv<1> > tmp_9_5_fu_501_p2;
    sc_signal< sc_lv<1> > tmp_9_5_reg_1090;
    sc_signal< sc_lv<16> > tmp_32_reg_1095;
    sc_signal< sc_lv<1> > tmp_12_3_fu_516_p2;
    sc_signal< sc_lv<1> > tmp_12_3_reg_1102;
    sc_signal< sc_lv<16> > tmp_33_fu_540_p2;
    sc_signal< sc_lv<16> > tmp_33_reg_1107;
    sc_signal< sc_lv<1> > tmp_12_4_fu_545_p2;
    sc_signal< sc_lv<1> > tmp_12_4_reg_1112;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<16> > tmp_18_s_fu_219_p3;
    sc_signal< sc_lv<6> > p_Result_4_5_fu_713_p7;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<17> > lhs_V_fu_177_p1;
    sc_signal< sc_lv<17> > rhs_V_fu_181_p1;
    sc_signal< sc_lv<16> > tmp_12_fu_214_p2;
    sc_signal< sc_lv<31> > tmp_6_fu_243_p3;
    sc_signal< sc_lv<1> > tmp_36_fu_316_p3;
    sc_signal< sc_lv<16> > tmp_14_fu_323_p3;
    sc_signal< sc_lv<16> > tmp_15_fu_328_p3;
    sc_signal< sc_lv<1> > tmp_38_fu_371_p3;
    sc_signal< sc_lv<16> > tmp_18_fu_378_p3;
    sc_signal< sc_lv<16> > tmp_19_fu_383_p3;
    sc_signal< sc_lv<1> > tmp_40_fu_422_p3;
    sc_signal< sc_lv<16> > tmp_22_fu_429_p3;
    sc_signal< sc_lv<16> > tmp_23_fu_434_p3;
    sc_signal< sc_lv<1> > tmp_42_fu_473_p3;
    sc_signal< sc_lv<16> > tmp_26_fu_480_p3;
    sc_signal< sc_lv<16> > tmp_27_fu_485_p3;
    sc_signal< sc_lv<1> > tmp_44_fu_521_p3;
    sc_signal< sc_lv<16> > tmp_30_fu_528_p3;
    sc_signal< sc_lv<16> > tmp_31_fu_533_p3;
    sc_signal< sc_lv<1> > tmp_46_fu_550_p3;
    sc_signal< sc_lv<16> > tmp_34_fu_557_p3;
    sc_signal< sc_lv<1> > tmp_48_fu_573_p1;
    sc_signal< sc_lv<1> > tmp_15_s_fu_577_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_582_p2;
    sc_signal< sc_lv<1> > tmp_49_fu_592_p3;
    sc_signal< sc_lv<1> > tmp_15_1_fu_600_p2;
    sc_signal< sc_lv<1> > tmp_3_fu_605_p2;
    sc_signal< sc_lv<1> > tmp_50_fu_615_p3;
    sc_signal< sc_lv<1> > tmp_15_2_fu_623_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_628_p2;
    sc_signal< sc_lv<1> > tmp_51_fu_638_p3;
    sc_signal< sc_lv<1> > tmp_15_3_fu_646_p2;
    sc_signal< sc_lv<1> > tmp_7_fu_651_p2;
    sc_signal< sc_lv<1> > tmp_52_fu_661_p3;
    sc_signal< sc_lv<1> > tmp_15_4_fu_669_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_674_p2;
    sc_signal< sc_lv<16> > tmp_35_fu_562_p3;
    sc_signal< sc_lv<1> > tmp_53_fu_689_p3;
    sc_signal< sc_lv<1> > tmp_12_5_fu_684_p2;
    sc_signal< sc_lv<1> > tmp_15_5_fu_697_p2;
    sc_signal< sc_lv<1> > tmp_11_fu_703_p2;
    sc_signal< sc_lv<1> > p_Repl2_5_trunc_fu_708_p2;
    sc_signal< sc_lv<1> > p_Repl2_4_trunc_fu_679_p2;
    sc_signal< sc_lv<1> > p_Repl2_3_trunc_fu_656_p2;
    sc_signal< sc_lv<1> > p_Repl2_2_trunc_fu_633_p2;
    sc_signal< sc_lv<1> > p_Repl2_1_trunc_fu_610_p2;
    sc_signal< sc_lv<1> > p_Repl2_0_trunc_fu_587_p2;
    sc_signal< sc_lv<17> > grp_fu_743_p0;
    sc_signal< sc_lv<17> > grp_fu_749_p0;
    sc_signal< sc_lv<17> > grp_fu_755_p0;
    sc_signal< sc_lv<17> > grp_fu_761_p0;
    sc_signal< sc_lv<17> > grp_fu_767_p0;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to1;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0_1to2;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_pp0_stage4;
    static const sc_lv<6> ap_ST_fsm_pp0_stage5;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_20;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_OP1_V_fu_207_p1();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage5_iter1();
    void thread_ap_block_state13_pp0_stage0_iter2();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state5_pp0_stage4_iter0();
    void thread_ap_block_state6_pp0_stage5_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to1();
    void thread_ap_idle_pp0_1to2();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_rst_n_inv();
    void thread_grp_fu_743_p0();
    void thread_grp_fu_749_p0();
    void thread_grp_fu_755_p0();
    void thread_grp_fu_761_p0();
    void thread_grp_fu_767_p0();
    void thread_lhs_V_fu_177_p1();
    void thread_m_V_address0();
    void thread_m_V_ce0();
    void thread_out_V();
    void thread_p_Repl2_0_trunc_fu_587_p2();
    void thread_p_Repl2_1_trunc_fu_610_p2();
    void thread_p_Repl2_2_trunc_fu_633_p2();
    void thread_p_Repl2_3_trunc_fu_656_p2();
    void thread_p_Repl2_4_trunc_fu_679_p2();
    void thread_p_Repl2_5_trunc_fu_708_p2();
    void thread_p_Result_4_5_fu_713_p7();
    void thread_r_V_1_1_fu_290_p2();
    void thread_r_V_1_2_fu_340_p2();
    void thread_r_V_1_3_fu_395_p2();
    void thread_r_V_1_4_fu_446_p2();
    void thread_r_V_1_5_fu_497_p2();
    void thread_r_V_1_fu_254_p2();
    void thread_r_V_fu_185_p2();
    void thread_rhs_V_fu_181_p1();
    void thread_tmp_10_fu_201_p2();
    void thread_tmp_11_fu_703_p2();
    void thread_tmp_12_1_fu_417_p2();
    void thread_tmp_12_2_fu_468_p2();
    void thread_tmp_12_3_fu_516_p2();
    void thread_tmp_12_4_fu_545_p2();
    void thread_tmp_12_5_fu_684_p2();
    void thread_tmp_12_fu_214_p2();
    void thread_tmp_13_fu_285_p2();
    void thread_tmp_14_fu_323_p3();
    void thread_tmp_15_1_fu_600_p2();
    void thread_tmp_15_2_fu_623_p2();
    void thread_tmp_15_3_fu_646_p2();
    void thread_tmp_15_4_fu_669_p2();
    void thread_tmp_15_5_fu_697_p2();
    void thread_tmp_15_fu_328_p3();
    void thread_tmp_15_s_fu_577_p2();
    void thread_tmp_17_fu_335_p2();
    void thread_tmp_18_fu_378_p3();
    void thread_tmp_18_s_fu_219_p3();
    void thread_tmp_19_fu_383_p3();
    void thread_tmp_1_fu_582_p2();
    void thread_tmp_21_fu_390_p2();
    void thread_tmp_22_fu_429_p3();
    void thread_tmp_23_fu_434_p3();
    void thread_tmp_25_fu_441_p2();
    void thread_tmp_26_fu_480_p3();
    void thread_tmp_27_fu_485_p3();
    void thread_tmp_29_fu_492_p2();
    void thread_tmp_2_fu_195_p2();
    void thread_tmp_30_fu_528_p3();
    void thread_tmp_31_fu_533_p3();
    void thread_tmp_33_fu_540_p2();
    void thread_tmp_34_fu_557_p3();
    void thread_tmp_35_fu_562_p3();
    void thread_tmp_36_fu_316_p3();
    void thread_tmp_37_fu_236_p1();
    void thread_tmp_38_fu_371_p3();
    void thread_tmp_39_fu_274_p1();
    void thread_tmp_3_fu_605_p2();
    void thread_tmp_40_fu_422_p3();
    void thread_tmp_41_fu_309_p1();
    void thread_tmp_42_fu_473_p3();
    void thread_tmp_43_fu_359_p1();
    void thread_tmp_44_fu_521_p3();
    void thread_tmp_45_fu_414_p1();
    void thread_tmp_46_fu_550_p3();
    void thread_tmp_47_fu_465_p1();
    void thread_tmp_48_fu_573_p1();
    void thread_tmp_49_fu_592_p3();
    void thread_tmp_4_fu_628_p2();
    void thread_tmp_50_fu_615_p3();
    void thread_tmp_51_fu_638_p3();
    void thread_tmp_52_fu_661_p3();
    void thread_tmp_53_fu_689_p3();
    void thread_tmp_6_cast_fu_250_p1();
    void thread_tmp_6_fu_243_p3();
    void thread_tmp_7_fu_651_p2();
    void thread_tmp_8_fu_674_p2();
    void thread_tmp_9_1_fu_294_p2();
    void thread_tmp_9_2_fu_344_p2();
    void thread_tmp_9_3_fu_399_p2();
    void thread_tmp_9_4_fu_450_p2();
    void thread_tmp_9_5_fu_501_p2();
    void thread_tmp_9_fu_259_p2();
    void thread_tmp_fu_281_p2();
    void thread_tmp_s_fu_366_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
