{"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral\/unknown"},"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"unknown"}],"languages":["swift"],"platforms":["Linux"]}],"kind":"declarations"}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral"]]},"sections":[],"abstract":[{"text":"The signal is unknown.","type":"text"}],"variants":[{"paths":["\/documentation\/vhdlparsing\/logicliteral\/unknown"],"traits":[{"interfaceLanguage":"swift"}]}],"kind":"symbol","metadata":{"fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"unknown"}],"symbolKind":"case","externalID":"s:11VHDLParsing12LogicLiteralO7unknownyA2CmF","role":"symbol","roleHeading":"Case","modules":[{"name":"VHDLParsing"}],"title":"LogicLiteral.unknown"},"schemaVersion":{"major":0,"minor":3,"patch":0},"references":{"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/LogicLiteral":{"title":"LogicLiteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"LogicLiteral","kind":"identifier"}],"abstract":[{"text":"The possible values for a single bit logic value in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"LogicLiteral","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/logicliteral","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/LogicLiteral/unknown":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral\/unknown","type":"topic","title":"LogicLiteral.unknown","kind":"symbol","abstract":[{"text":"The signal is unknown.","type":"text"}],"role":"symbol","url":"\/documentation\/vhdlparsing\/logicliteral\/unknown","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"unknown","kind":"identifier"}]}}}