\t (00:38:03) allegro 17.2 P028 Windows SPB 64-bit Edition
\t (00:38:03)     Journal start - Thu Oct 12 11:10:43 2023
\t (00:38:03)         Host=W-E-01301 User=yingchun.shan Pid=10196 CPUs=8
\t (00:38:03) CmdLine= C:\Cadence\SPB_17.2\tools\bin\allegro.exe
\t (00:38:03) 
\d (00:38:03) Design opened: C:/Syc/OrCAD/Library/eiCan/WERI/Wire-to-Board Connectors/WR-MPC3/WR-MPC3_rev23a/Dual row/6620xx21124/WR-MPC3_66200221124.dra
\t (00:38:03) Grids are drawn 1.2800, 1.2800 apart for enhanced viewability.
\i (00:38:03) generaledit 
\i (00:38:09) pick grid 2.8703 2.1025
\t (00:38:09) last pick:  2.8700 2.1000
\i (00:38:10) prepopup 2.8703 2.1025
\i (00:38:11) pop dyn_option_select '@:@Show element' 
\i (00:38:12) show element 
\i (00:38:12) generaledit 
\i (00:38:25) setwindow text
\i (00:38:25) close 
\i (00:38:26) setwindow pcb
\i (00:38:26) pick grid -0.0932 1.1423
\t (00:38:26) last pick:  -0.0900 1.1400
\i (00:38:26) prepopup -0.0932 1.1423
\i (00:38:27) pop dyn_option_select '@:@Show element' 
\i (00:38:27) show element 
\i (00:38:28) generaledit 
\i (00:39:01) setwindow text
\i (00:39:01) close 
\i (00:39:02) setwindow pcb
\i (00:39:02) 3d_viewer 
\i (00:39:03) setwindow pcb3D
\i (00:39:03) trapsize 828
\i (00:39:03) setwindow pcb
\i (00:39:03) generaledit 
\i (00:39:04) pick grid 6.4628 3.0959
\t (00:39:04) last pick:  6.4600 3.1000
\i (00:39:05) 3d_viewer 
\i (00:39:06) setwindow pcb3D
\i (00:39:06) trapsize 828
\i (00:39:06) setwindow pcb
\i (00:39:06) generaledit 
\i (00:39:07) pick grid 7.1416 0.8112
\t (00:39:07) last pick:  7.1400 0.8100
\i (00:39:08) replay AddStepFile.scr 
\i (00:39:08) version 17.2 
\t (00:39:08) Script version: 17.2
\i (00:39:08) setwindow pcb 
\i (00:39:08) trapsize 414 
\i (00:39:08) generaledit 
\i (00:39:09) step pkg map 
\i (00:39:09) trapsize 828
\i (00:39:14) setwindow form.pkgmap3d
\i (00:39:14) FORM pkgmap3d offset_y 0.1 
\i (00:39:16) FORM pkgmap3d save_current  
\i (00:39:17) FORM pkgmap3d offset_y 0 
\i (00:39:19) FORM pkgmap3d save_current  
\i (00:39:20) FORM pkgmap3d done  
\i (00:39:20) setwindow pcb
\i (00:39:20) generaledit 
\i (00:39:21) 3d_viewer 
\i (00:39:22) setwindow pcb3D
\i (00:39:22) trapsize 828
\i (00:39:22) setwindow pcb
\i (00:39:22) generaledit 
\i (00:39:23) setwindow pcb3D
\i (00:39:23) trapsize 828
\i (00:39:28) setwindow pcb
\i (00:39:28) save 
\i (00:39:29) fillin yes 
\t (00:39:29) Symbol 'wr-mpc3_66200221124.psm' created.
\i (00:39:29) generaledit 
\i (00:39:49) open 
\i (00:39:51) fillin "WR-MPC3_66200421124.dra"
\t (00:39:51) Opening existing design...
\t (00:39:51) Grids are drawn 0.6400, 0.6400 apart for enhanced viewability.
\t (00:39:51) Grids are drawn 0.0800, 0.0800 apart for enhanced viewability.
\i (00:39:51) trapsize 809
\i (00:39:51) trapsize 828
\t (00:39:51) Grids are drawn 1.2800, 1.2800 apart for enhanced viewability.
\t (00:39:51) Grids are drawn 0.0800, 0.0800 apart for enhanced viewability.
\i (00:39:51) trapsize 828
\d (00:39:52) Design opened: C:/Syc/OrCAD/Library/eiCan/WERI/Wire-to-Board Connectors/WR-MPC3/WR-MPC3_rev23a/Dual row/6620xx21124/WR-MPC3_66200421124.dra
\t (00:39:52) Grids are drawn 1.2800, 1.2800 apart for enhanced viewability.
\i (00:39:52) generaledit 
\i (00:39:53) 3d_viewer 
\i (00:39:53) setwindow pcb3D
\i (00:39:53) trapsize 828
\i (00:39:53) setwindow pcb
\i (00:39:53) generaledit 
\i (00:39:54) pick grid 7.1997 2.0158
\t (00:39:54) last pick:  7.2000 2.0200
\i (00:39:55) replay AddStepFile.scr 
\i (00:39:55) version 17.2 
\t (00:39:55) Script version: 17.2
\i (00:39:55) setwindow pcb 
\i (00:39:55) trapsize 414 
\i (00:39:55) generaledit 
\i (00:39:56) step pkg map 
\i (00:39:56) trapsize 828
\i (00:39:58) setwindow form.pkgmap3d
\i (00:39:58) FORM pkgmap3d offset_y 0.1 
\i (00:40:00) FORM pkgmap3d save_current  
\i (00:40:01) FORM pkgmap3d offset_y 0 
\i (00:40:02) FORM pkgmap3d save_current  
\i (00:40:04) FORM pkgmap3d done  
\i (00:40:04) setwindow pcb
\i (00:40:04) generaledit 
\i (00:40:05) 3d_viewer 
\i (00:40:05) setwindow pcb3D
\i (00:40:05) trapsize 828
\i (00:40:05) setwindow pcb
\i (00:40:05) generaledit 
\i (00:40:07) open 
\e (00:40:08) Do you want to save the changes you made to WR-MPC3_66200421124.dra?
\i (00:40:09) fillin yes 
\t (00:40:09) Symbol 'wr-mpc3_66200421124.psm' created.
\i (00:40:12) fillin "WR-MPC3_66200621124.dra"
\t (00:40:12) Opening existing design...
\t (00:40:12) Grids are drawn 0.6400, 0.6400 apart for enhanced viewability.
\t (00:40:12) Grids are drawn 0.0800, 0.0800 apart for enhanced viewability.
\i (00:40:12) trapsize 803
\i (00:40:12) trapsize 821
\t (00:40:12) Grids are drawn 1.2800, 1.2800 apart for enhanced viewability.
\t (00:40:12) Grids are drawn 0.0800, 0.0800 apart for enhanced viewability.
\i (00:40:12) trapsize 821
\d (00:40:12) Design opened: C:/Syc/OrCAD/Library/eiCan/WERI/Wire-to-Board Connectors/WR-MPC3/WR-MPC3_rev23a/Dual row/6620xx21124/WR-MPC3_66200621124.dra
\t (00:40:13) Grids are drawn 1.2800, 1.2800 apart for enhanced viewability.
\i (00:40:13) generaledit 
\i (00:40:14) 3d_viewer 
\i (00:40:14) setwindow pcb3D
\i (00:40:14) trapsize 821
\i (00:40:14) setwindow pcb
\i (00:40:14) generaledit 
\i (00:40:15) pick grid 7.8497 2.6737
\t (00:40:15) last pick:  7.8500 2.6700
\i (00:40:16) replay AddStepFile.scr 
\i (00:40:16) version 17.2 
\t (00:40:16) Script version: 17.2
\i (00:40:16) setwindow pcb 
\i (00:40:16) trapsize 414 
\i (00:40:16) generaledit 
\i (00:40:16) step pkg map 
\i (00:40:17) trapsize 821
\i (00:40:20) setwindow form.pkgmap3d
\i (00:40:20) FORM pkgmap3d offset_y 0.1 
\i (00:40:22) FORM pkgmap3d offset_y 0 
\i (00:40:26) FORM pkgmap3d offset_y 0.1 
\i (00:40:27) FORM pkgmap3d save_current  
\i (00:40:29) FORM pkgmap3d offset_y 0 
\i (00:40:30) FORM pkgmap3d save_current  
\i (00:40:31) FORM pkgmap3d done  
\i (00:40:32) setwindow pcb
\i (00:40:32) generaledit 
\i (00:40:32) save 
\i (00:40:33) fillin yes 
\t (00:40:34) Symbol 'wr-mpc3_66200621124.psm' created.
\i (00:40:34) generaledit 
\i (00:40:35) open 
\i (00:40:37) fillin "WR-MPC3_66200821124.dra"
\t (00:40:37) Opening existing design...
\t (00:40:37) Grids are drawn 0.6400, 0.6400 apart for enhanced viewability.
\t (00:40:37) Grids are drawn 0.1600, 0.1600 apart for enhanced viewability.
\i (00:40:37) trapsize 1606
\i (00:40:37) trapsize 1643
\t (00:40:37) Grids are drawn 2.5600, 2.5600 apart for enhanced viewability.
\t (00:40:37) Grids are drawn 0.1600, 0.1600 apart for enhanced viewability.
\i (00:40:37) trapsize 1643
\d (00:40:38) Design opened: C:/Syc/OrCAD/Library/eiCan/WERI/Wire-to-Board Connectors/WR-MPC3/WR-MPC3_rev23a/Dual row/6620xx21124/WR-MPC3_66200821124.dra
\t (00:40:38) Grids are drawn 2.5600, 2.5600 apart for enhanced viewability.
\i (00:40:38) generaledit 
\i (00:40:39) replay AddStepFile.scr 
\i (00:40:39) version 17.2 
\t (00:40:39) Script version: 17.2
\i (00:40:39) setwindow pcb 
\i (00:40:39) trapsize 414 
\i (00:40:39) generaledit 
\i (00:40:39) step pkg map 
\i (00:40:40) trapsize 1643
\i (00:40:42) setwindow form.pkgmap3d
\i (00:40:42) FORM pkgmap3d offset_y 0.1 
\i (00:40:44) FORM pkgmap3d save_current  
\i (00:40:45) FORM pkgmap3d offset_y 0 
\i (00:40:47) FORM pkgmap3d done  
\i (00:40:47) setwindow pcb
\i (00:40:47) generaledit 
\i (00:40:49) save 
\i (00:40:50) fillin yes 
\t (00:40:50) Symbol 'wr-mpc3_66200821124.psm' created.
\i (00:40:50) generaledit 
\i (00:40:51) open 
\i (00:40:53) fillin "WR-MPC3_66201021124.dra"
\t (00:40:53) Opening existing design...
\t (00:40:53) Grids are drawn 0.8000, 0.8000 apart for enhanced viewability.
\t (00:40:53) Grids are drawn 0.2000, 0.2000 apart for enhanced viewability.
\i (00:40:53) trapsize 1606
\i (00:40:53) trapsize 1643
\t (00:40:54) Grids are drawn 3.2000, 3.2000 apart for enhanced viewability.
\t (00:40:54) Grids are drawn 0.2000, 0.2000 apart for enhanced viewability.
\i (00:40:54) trapsize 1643
\d (00:40:54) Design opened: C:/Syc/OrCAD/Library/eiCan/WERI/Wire-to-Board Connectors/WR-MPC3/WR-MPC3_rev23a/Dual row/6620xx21124/WR-MPC3_66201021124.dra
\t (00:40:54) Grids are drawn 3.2000, 3.2000 apart for enhanced viewability.
\i (00:40:54) generaledit 
\i (00:40:56) pick grid 4.1395 -5.6763
\t (00:40:56) last pick:  4.1000 -5.7000
\i (00:40:56) replay AddStepFile.scr 
\i (00:40:56) version 17.2 
\t (00:40:56) Script version: 17.2
\i (00:40:56) setwindow pcb 
\i (00:40:56) trapsize 414 
\i (00:40:56) generaledit 
\i (00:40:57) step pkg map 
\i (00:40:57) trapsize 1643
\i (00:41:00) setwindow form.pkgmap3d
\i (00:41:00) FORM pkgmap3d offset_y 0.1 
\i (00:41:01) FORM pkgmap3d save_current  
\i (00:41:02) FORM pkgmap3d offset_y 0 
\i (00:41:04) FORM pkgmap3d done  
\i (00:41:04) setwindow pcb
\i (00:41:04) generaledit 
\i (00:41:06) save 
\i (00:41:07) fillin yes 
\t (00:41:07) Symbol 'wr-mpc3_66201021124.psm' created.
\i (00:41:07) generaledit 
\i (00:44:34) open 
\i (00:44:39) fillin "C:\Syc\OrCAD\Library\eiCan\WERI\Wire-to-Board Connectors\WR-MPC3\WR-MPC3_rev23a\Dual row\6620xx21024\WR-MPC3_66200221024.dra"
\i (00:44:39) cd "C:\Syc\OrCAD\Library\eiCan\WERI\Wire-to-Board Connectors\WR-MPC3\WR-MPC3_rev23a\Dual row\6620xx21024"
\t (00:44:39) Opening existing design...
\t (00:44:39) Grids are drawn 0.6400, 0.6400 apart for enhanced viewability.
\t (00:44:39) Grids are drawn 0.1600, 0.1600 apart for enhanced viewability.
\i (00:44:39) trapsize 1632
\i (00:44:40) trapsize 1669
\t (00:44:40) Grids are drawn 2.5600, 2.5600 apart for enhanced viewability.
\t (00:44:40) Grids are drawn 0.1600, 0.1600 apart for enhanced viewability.
\i (00:44:40) trapsize 1669
\t (00:44:40)     Journal end - Thu Oct 12 11:17:20 2023
