<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Git\Pmod\Pmod_DS2\impl\gwsynthesis\nes.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Git\Pmod\Pmod_DS2\src\nestang.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Git\Pmod\Pmod_DS2\src\nes.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Aug 11 15:17:19 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4031</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3130</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>86</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>7</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>323</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>all_inputs</td>
</tr>
<tr>
<td>2</td>
<td>clk_sdram</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td>all_outputs</td>
</tr>
<tr>
<td>3</td>
<td>controller/W_scan_seq_pls</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controller/pls/O_SCAN_SEQ_PLS_s0/Q </td>
</tr>
<tr>
<td>4</td>
<td>controller/n50_13</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controller/n50_s1/F </td>
</tr>
<tr>
<td>5</td>
<td>sclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sclk_s1/Q </td>
</tr>
<tr>
<td>6</td>
<td>controller/W_TXSET</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controller/pls/W_TXSET_s/F </td>
</tr>
<tr>
<td>7</td>
<td>controller2/W_TXSET</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controller2/pls/W_TXSET_s/F </td>
</tr>
<tr>
<td>8</td>
<td>controller2/W_RXWT</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controller2/pls/W_RXWT_s/F </td>
</tr>
<tr>
<td>9</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>2.667</td>
<td>375.000
<td>0.000</td>
<td>1.333</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_clk/PLLA_inst/CLKOUT2 </td>
</tr>
<tr>
<td>10</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3 </td>
</tr>
<tr>
<td>11</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.333</td>
<td>75.000
<td>0.000</td>
<td>6.667</td>
<td>pll_clk/PLLA_inst/CLKOUT2</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>clk_div/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_sdram</td>
<td>25.000(MHz)</td>
<td>111.265(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>controller/n50_13</td>
<td>100.000(MHz)</td>
<td>195.479(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>sclk</td>
<td>100.000(MHz)</td>
<td>116.779(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>controller/W_TXSET</td>
<td>100.000(MHz)</td>
<td>335.922(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>controller2/W_TXSET</td>
<td>100.000(MHz)</td>
<td>297.397(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>208.374(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>75.000(MHz)</td>
<td>126.078(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sys_clk!</h4>
<h4>No timing paths to get frequency of controller/W_scan_seq_pls!</h4>
<h4>No timing paths to get frequency of controller2/W_RXWT!</h4>
<h4>No timing paths to get frequency of pll_clk/PLLA_inst/CLKOUT2.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram</td>
<td>Hold</td>
<td>-17.666</td>
<td>53</td>
</tr>
<tr>
<td>controller/W_scan_seq_pls</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller/W_scan_seq_pls</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller/n50_13</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller/n50_13</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller/W_TXSET</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller/W_TXSET</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller2/W_TXSET</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller2/W_TXSET</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller2/W_RXWT</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>controller2/W_RXWT</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.059</td>
<td>controller/pls/O_byte_cnt_1_s0/Q</td>
<td>controller/O_RXD_2_5_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.015</td>
<td>4.753</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.050</td>
<td>controller/pls/O_byte_cnt_1_s0/Q</td>
<td>controller/O_RXD_2_6_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.006</td>
<td>4.753</td>
</tr>
<tr>
<td>3</td>
<td>0.225</td>
<td>controller/pls/O_byte_cnt_1_s0/Q</td>
<td>controller/O_RXD_2_3_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.008</td>
<td>4.476</td>
</tr>
<tr>
<td>4</td>
<td>0.664</td>
<td>controller/pls/O_byte_cnt_1_s0/Q</td>
<td>controller/O_RXD_2_0_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.035</td>
<td>4.010</td>
</tr>
<tr>
<td>5</td>
<td>0.671</td>
<td>controller/pls/O_byte_cnt_1_s0/Q</td>
<td>controller/O_RXD_2_7_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.028</td>
<td>4.010</td>
</tr>
<tr>
<td>6</td>
<td>0.808</td>
<td>controller/pls/O_byte_cnt_1_s0/Q</td>
<td>controller/O_RXD_2_1_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.060</td>
<td>3.841</td>
</tr>
<tr>
<td>7</td>
<td>0.958</td>
<td>controller/pls/O_byte_cnt_2_s0/Q</td>
<td>controller/O_RXD_1_4_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.020</td>
<td>3.731</td>
</tr>
<tr>
<td>8</td>
<td>1.006</td>
<td>controller/pls/O_byte_cnt_1_s0/Q</td>
<td>controller/O_RXD_2_2_s1/CE</td>
<td>sclk:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.054</td>
<td>3.649</td>
</tr>
<tr>
<td>9</td>
<td>0.718</td>
<td>controller2/pls/TXWT_s1/Q</td>
<td>controller2/txd/O_psTXD_s0/CE</td>
<td>sclk:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>0.063</td>
<td>3.962</td>
</tr>
<tr>
<td>10</td>
<td>0.957</td>
<td>controller2/pls/TXWT_s1/Q</td>
<td>controller2/txd/O_psTXD_s0/SET</td>
<td>sclk:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>0.063</td>
<td>3.663</td>
</tr>
<tr>
<td>11</td>
<td>1.486</td>
<td>controller/pls/psCLK_gate_s2/Q</td>
<td>controller/txd/O_psTXD_s0/SET</td>
<td>sclk:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>0.060</td>
<td>3.136</td>
</tr>
<tr>
<td>12</td>
<td>1.735</td>
<td>controller/pls/TXWT_s1/Q</td>
<td>controller/txd/O_psTXD_s0/CE</td>
<td>sclk:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>0.054</td>
<td>2.955</td>
</tr>
<tr>
<td>13</td>
<td>2.442</td>
<td>controller/rxd/O_RXD_DAT_4_s0/Q</td>
<td>controller/O_RXD_1_4_s1/D</td>
<td>controller/n50_13:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.175</td>
<td>2.374</td>
</tr>
<tr>
<td>14</td>
<td>2.508</td>
<td>controller2/pls/TXWT_s1/Q</td>
<td>controller2/txd/ps_0_s1/CE</td>
<td>sclk:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>0.109</td>
<td>2.126</td>
</tr>
<tr>
<td>15</td>
<td>2.518</td>
<td>controller2/pls/TXWT_s1/Q</td>
<td>controller2/txd/ps_1_s1/CE</td>
<td>sclk:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>0.100</td>
<td>2.126</td>
</tr>
<tr>
<td>16</td>
<td>2.518</td>
<td>controller2/pls/TXWT_s1/Q</td>
<td>controller2/txd/ps_2_s1/CE</td>
<td>sclk:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>0.100</td>
<td>2.126</td>
</tr>
<tr>
<td>17</td>
<td>2.518</td>
<td>controller2/pls/TXWT_s1/Q</td>
<td>controller2/txd/ps_3_s1/CE</td>
<td>sclk:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>0.100</td>
<td>2.126</td>
</tr>
<tr>
<td>18</td>
<td>2.518</td>
<td>controller2/pls/TXWT_s1/Q</td>
<td>controller2/txd/ps_4_s1/CE</td>
<td>sclk:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>0.100</td>
<td>2.126</td>
</tr>
<tr>
<td>19</td>
<td>2.518</td>
<td>controller2/pls/TXWT_s1/Q</td>
<td>controller2/txd/ps_5_s1/CE</td>
<td>sclk:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>0.100</td>
<td>2.126</td>
</tr>
<tr>
<td>20</td>
<td>2.518</td>
<td>controller2/pls/TXWT_s1/Q</td>
<td>controller2/txd/ps_6_s1/CE</td>
<td>sclk:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>0.100</td>
<td>2.126</td>
</tr>
<tr>
<td>21</td>
<td>2.518</td>
<td>controller2/pls/TXWT_s1/Q</td>
<td>controller2/txd/ps_7_s1/CE</td>
<td>sclk:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>0.100</td>
<td>2.126</td>
</tr>
<tr>
<td>22</td>
<td>2.532</td>
<td>controller/pls/TXWT_s1/Q</td>
<td>controller/txd/ps_6_s1/CE</td>
<td>sclk:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>0.103</td>
<td>2.109</td>
</tr>
<tr>
<td>23</td>
<td>2.532</td>
<td>controller/pls/TXWT_s1/Q</td>
<td>controller/txd/ps_7_s1/CE</td>
<td>sclk:[R]</td>
<td>sclk:[F]</td>
<td>5.000</td>
<td>0.103</td>
<td>2.109</td>
</tr>
<tr>
<td>24</td>
<td>2.567</td>
<td>controller/rxd/O_RXD_DAT_0_s0/Q</td>
<td>controller/O_RXD_2_0_s1/D</td>
<td>controller/n50_13:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.200</td>
<td>2.225</td>
</tr>
<tr>
<td>25</td>
<td>2.662</td>
<td>controller/rxd/O_RXD_DAT_1_s0/Q</td>
<td>controller/O_RXD_2_1_s1/D</td>
<td>controller/n50_13:[R]</td>
<td>controller/n50_13:[F]</td>
<td>5.000</td>
<td>0.206</td>
<td>2.124</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.031</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/D0</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/D0</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.001</td>
<td>0.100</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.950</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/D4</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/D4</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.001</td>
<td>0.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.950</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/D2</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/D2</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.001</td>
<td>0.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.944</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/D1</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/D1</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.001</td>
<td>0.175</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.938</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/D3</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/D3</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.001</td>
<td>0.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.926</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_0_s0/D</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_0_s0/D</td>
<td>clk_sdram:[F]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-3.002</td>
<td>0.153</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.899</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s/BLKSELB[2]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s/BLKSELB[2]</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.979</td>
<td>0.100</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.897</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s/BLKSELB[2]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s/BLKSELB[2]</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.975</td>
<td>0.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.882</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/D</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.980</td>
<td>0.146</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.882</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/D</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.980</td>
<td>0.146</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.876</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/D</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.974</td>
<td>0.146</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.872</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/D</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.970</td>
<td>0.146</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.872</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/D</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.970</td>
<td>0.146</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.867</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/D</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.965</td>
<td>0.146</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.867</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/D</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.965</td>
<td>0.146</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.864</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/I0</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.957</td>
<td>0.153</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.863</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/D</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.961</td>
<td>0.146</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.863</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/D</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.961</td>
<td>0.146</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.799</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s/OCE</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s/OCE</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.979</td>
<td>0.212</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.789</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s/OCE</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s/OCE</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.975</td>
<td>0.218</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.787</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s/BLKSELB[1]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s/BLKSELB[1]</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.979</td>
<td>0.212</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.787</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s/BLKSELB[0]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s/BLKSELB[0]</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.979</td>
<td>0.212</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.777</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s/BLKSELB[1]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s/BLKSELB[1]</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.975</td>
<td>0.218</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.777</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s/BLKSELB[0]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s/BLKSELB[0]</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.975</td>
<td>0.218</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.684</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n31_s0/I1</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.970</td>
<td>0.346</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.988</td>
<td>sys_resetn_s0/Q</td>
<td>clk_div/clkdiv_inst/RESETN</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.299</td>
<td>4.291</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.622</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.333</td>
<td>0.301</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.622</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.333</td>
<td>0.301</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.622</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.333</td>
<td>0.301</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.622</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.333</td>
<td>0.301</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.289</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.299</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.289</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.299</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.289</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.299</td>
<td>2.469</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.289</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.667</td>
<td>0.299</td>
<td>2.469</td>
</tr>
<tr>
<td>10</td>
<td>4.125</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_9_s1/CLEAR</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>0.009</td>
<td>2.184</td>
</tr>
<tr>
<td>11</td>
<td>4.126</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_6_s0/CLEAR</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>0.012</td>
<td>2.182</td>
</tr>
<tr>
<td>12</td>
<td>4.126</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_8_s0/CLEAR</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>0.012</td>
<td>2.182</td>
</tr>
<tr>
<td>13</td>
<td>4.126</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_1_s1/CLEAR</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>0.014</td>
<td>2.179</td>
</tr>
<tr>
<td>14</td>
<td>4.131</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_7_s1/CLEAR</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>0.017</td>
<td>2.172</td>
</tr>
<tr>
<td>15</td>
<td>4.131</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_4_s0/CLEAR</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>0.017</td>
<td>2.172</td>
</tr>
<tr>
<td>16</td>
<td>4.131</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_10_s0/CLEAR</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>0.017</td>
<td>2.172</td>
</tr>
<tr>
<td>17</td>
<td>4.131</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_4_s0/CLEAR</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>0.017</td>
<td>2.172</td>
</tr>
<tr>
<td>18</td>
<td>4.135</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_4_s1/CLEAR</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>0.000</td>
<td>2.184</td>
</tr>
<tr>
<td>19</td>
<td>4.135</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_8_s1/CLEAR</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>0.000</td>
<td>2.184</td>
</tr>
<tr>
<td>20</td>
<td>4.135</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_11_s0/CLEAR</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>0.000</td>
<td>2.184</td>
</tr>
<tr>
<td>21</td>
<td>4.135</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_4_s1/CLEAR</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>0.003</td>
<td>2.182</td>
</tr>
<tr>
<td>22</td>
<td>4.135</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_7_s1/CLEAR</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>0.003</td>
<td>2.182</td>
</tr>
<tr>
<td>23</td>
<td>4.135</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_5_s0/CLEAR</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>0.003</td>
<td>2.182</td>
</tr>
<tr>
<td>24</td>
<td>4.135</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_5_s0/CLEAR</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>0.003</td>
<td>2.182</td>
</tr>
<tr>
<td>25</td>
<td>4.135</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_6_s1/CLEAR</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.667</td>
<td>0.005</td>
<td>2.179</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.960</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0/CLEAR</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0/CLEAR</td>
<td>clk_sdram:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.978</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.505</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.325</td>
<td>1.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.505</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.325</td>
<td>1.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.505</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.325</td>
<td>1.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.501</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.321</td>
<td>1.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.314</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/CLEAR</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.302</td>
<td>0.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.314</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/CLEAR</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.302</td>
<td>0.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.314</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/CLEAR</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.302</td>
<td>0.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.314</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/CLEAR</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.302</td>
<td>0.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.311</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0/CLEAR</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.299</td>
<td>0.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.311</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLEAR</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.299</td>
<td>0.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.307</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLEAR</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.295</td>
<td>0.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.307</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.309</td>
<td>0.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.307</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.309</td>
<td>0.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.307</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.309</td>
<td>0.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.307</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLEAR</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.309</td>
<td>0.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.307</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.309</td>
<td>0.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.307</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLEAR</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.309</td>
<td>0.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.307</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLEAR</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.295</td>
<td>0.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.307</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0/CLEAR</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.295</td>
<td>0.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.307</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/CLEAR</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.309</td>
<td>0.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.307</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/CLEAR</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.309</td>
<td>0.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.307</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0/CLEAR</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.295</td>
<td>0.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.307</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/PRESET</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.295</td>
<td>0.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.307</td>
<td>sys_resetn_s0/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/CLEAR</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.295</td>
<td>0.970</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.131</td>
<td>3.381</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>controller/W_TXSET</td>
<td>controller/cmd/pad_id_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.132</td>
<td>3.382</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>controller/W_TXSET</td>
<td>controller/cmd/O_TXD_DAT_2_s1</td>
</tr>
<tr>
<td>3</td>
<td>3.132</td>
<td>3.382</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>controller/W_TXSET</td>
<td>controller/cmd/conf_state_2_s1</td>
</tr>
<tr>
<td>4</td>
<td>3.134</td>
<td>3.384</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>controller/W_TXSET</td>
<td>controller/cmd/conf_ent_reg_s2</td>
</tr>
<tr>
<td>5</td>
<td>3.138</td>
<td>3.388</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>controller/W_TXSET</td>
<td>controller/cmd/conf_state_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.138</td>
<td>3.388</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>controller/W_TXSET</td>
<td>controller/cmd/O_TXD_DAT_7_s1</td>
</tr>
<tr>
<td>7</td>
<td>3.138</td>
<td>3.388</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>controller/W_TXSET</td>
<td>controller/cmd/O_TXD_DAT_4_s1</td>
</tr>
<tr>
<td>8</td>
<td>3.138</td>
<td>3.388</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>controller/W_TXSET</td>
<td>controller/cmd/O_TXD_DAT_3_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.138</td>
<td>3.388</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>controller/W_TXSET</td>
<td>controller/cmd/conf_state_0_s1</td>
</tr>
<tr>
<td>10</td>
<td>3.143</td>
<td>3.393</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>controller/W_TXSET</td>
<td>controller/cmd/conf_entry_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.139</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.446</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.828</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R14C37[1][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.218</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[3][B]</td>
<td>controller/n279_s1/I1</td>
</tr>
<tr>
<td>3.633</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R13C38[3][B]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.998</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[3][B]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.520</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C36[3][B]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>7.198</td>
<td>2.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C38[3][A]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.431</td>
<td>2.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[A]</td>
<td>controller/O_RXD_2_5_s1/CLK</td>
</tr>
<tr>
<td>7.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_5_s1</td>
</tr>
<tr>
<td>7.139</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>controller/O_RXD_2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.936, 19.700%; route: 3.434, 72.251%; tC2Q: 0.382, 8.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.431, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.446</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.828</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R14C37[1][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.218</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[3][B]</td>
<td>controller/n279_s1/I1</td>
</tr>
<tr>
<td>3.633</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R13C38[3][B]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.998</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[3][B]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.520</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C36[3][B]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>7.198</td>
<td>2.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C38[3][A]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.440</td>
<td>2.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[B]</td>
<td>controller/O_RXD_2_6_s1/CLK</td>
</tr>
<tr>
<td>7.405</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_6_s1</td>
</tr>
<tr>
<td>7.149</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[B]</td>
<td>controller/O_RXD_2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.936, 19.700%; route: 3.434, 72.251%; tC2Q: 0.382, 8.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.440, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.147</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.446</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.828</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R14C37[1][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.218</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[3][B]</td>
<td>controller/n279_s1/I1</td>
</tr>
<tr>
<td>3.633</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R13C38[3][B]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.998</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[3][B]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.520</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C36[3][B]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>6.922</td>
<td>2.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C38[3][A]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.438</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td>controller/O_RXD_2_3_s1/CLK</td>
</tr>
<tr>
<td>7.403</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_3_s1</td>
</tr>
<tr>
<td>7.147</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL5[A]</td>
<td>controller/O_RXD_2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.936, 20.916%; route: 3.158, 70.539%; tC2Q: 0.382, 8.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.438, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.446</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.828</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R14C37[1][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.218</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[3][B]</td>
<td>controller/n279_s1/I1</td>
</tr>
<tr>
<td>3.633</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R13C38[3][B]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.998</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[3][B]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.520</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C36[3][B]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>6.456</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C38[3][A]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.411</td>
<td>2.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL9[B]</td>
<td>controller/O_RXD_2_0_s1/CLK</td>
</tr>
<tr>
<td>7.376</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_0_s1</td>
</tr>
<tr>
<td>7.120</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[B]</td>
<td>controller/O_RXD_2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.936, 23.348%; route: 2.691, 67.113%; tC2Q: 0.382, 9.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.411, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.446</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.828</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R14C37[1][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.218</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[3][B]</td>
<td>controller/n279_s1/I1</td>
</tr>
<tr>
<td>3.633</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R13C38[3][B]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.998</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[3][B]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.520</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C36[3][B]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>6.456</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C38[3][A]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.418</td>
<td>2.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL9[A]</td>
<td>controller/O_RXD_2_7_s1/CLK</td>
</tr>
<tr>
<td>7.383</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_7_s1</td>
</tr>
<tr>
<td>7.127</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>controller/O_RXD_2_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.936, 23.348%; route: 2.691, 67.113%; tC2Q: 0.382, 9.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.418, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.095</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.446</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.828</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R14C37[1][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.218</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[3][B]</td>
<td>controller/n279_s1/I1</td>
</tr>
<tr>
<td>3.633</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R13C38[3][B]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.998</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[3][B]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.520</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C36[3][B]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>6.287</td>
<td>1.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C38[3][A]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[A]</td>
<td>controller/O_RXD_2_1_s1/CLK</td>
</tr>
<tr>
<td>7.351</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_1_s1</td>
</tr>
<tr>
<td>7.095</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>controller/O_RXD_2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.936, 24.374%; route: 2.523, 65.669%; tC2Q: 0.382, 9.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_1_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.455</td>
<td>2.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>controller/pls/O_byte_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.838</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R14C36[0][A]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.418</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>controller/n271_s1/I0</td>
</tr>
<tr>
<td>3.680</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">controller/n271_s1/F</td>
</tr>
<tr>
<td>3.910</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>controller/n271_s3/I1</td>
</tr>
<tr>
<td>4.175</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">controller/n271_s3/F</td>
</tr>
<tr>
<td>6.187</td>
<td>2.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_1_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C38[3][A]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.435</td>
<td>2.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL5[B]</td>
<td>controller/O_RXD_1_4_s1/CLK</td>
</tr>
<tr>
<td>7.400</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_1_4_s1</td>
</tr>
<tr>
<td>7.144</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL5[B]</td>
<td>controller/O_RXD_1_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.455, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.527, 14.137%; route: 2.821, 75.611%; tC2Q: 0.382, 10.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.435, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/O_byte_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.446</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td>controller/pls/O_byte_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.828</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R14C37[1][B]</td>
<td style=" font-weight:bold;">controller/pls/O_byte_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.218</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[3][B]</td>
<td>controller/n279_s1/I1</td>
</tr>
<tr>
<td>3.633</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R13C38[3][B]</td>
<td style=" background: #97FFFF;">controller/n279_s1/F</td>
</tr>
<tr>
<td>3.998</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[3][B]</td>
<td>controller/n279_s0/I3</td>
</tr>
<tr>
<td>4.520</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R13C36[3][B]</td>
<td style=" background: #97FFFF;">controller/n279_s0/F</td>
</tr>
<tr>
<td>6.095</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C38[3][A]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.392</td>
<td>2.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[B]</td>
<td>controller/O_RXD_2_2_s1/CLK</td>
</tr>
<tr>
<td>7.357</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/O_RXD_2_2_s1</td>
</tr>
<tr>
<td>7.101</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[B]</td>
<td>controller/O_RXD_2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.054</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.936, 25.659%; route: 2.330, 63.857%; tC2Q: 0.382, 10.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.392, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/pls/TXWT_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/txd/O_psTXD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.452</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td>controller2/pls/TXWT_s1/CLK</td>
</tr>
<tr>
<td>2.834</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C43[2][A]</td>
<td style=" font-weight:bold;">controller2/pls/TXWT_s1/Q</td>
</tr>
<tr>
<td>5.494</td>
<td>2.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>controller2/txd/n25_s1/I1</td>
</tr>
<tr>
<td>6.011</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td style=" background: #97FFFF;">controller2/txd/n25_s1/F</td>
</tr>
<tr>
<td>6.414</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">controller2/txd/O_psTXD_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.389</td>
<td>2.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[B]</td>
<td>controller2/txd/O_psTXD_s0/CLK</td>
</tr>
<tr>
<td>7.133</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>controller2/txd/O_psTXD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.063</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.452, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 13.028%; route: 3.064, 77.319%; tC2Q: 0.382, 9.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.389, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/pls/TXWT_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/txd/O_psTXD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.452</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td>controller2/pls/TXWT_s1/CLK</td>
</tr>
<tr>
<td>2.834</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C43[2][A]</td>
<td style=" font-weight:bold;">controller2/pls/TXWT_s1/Q</td>
</tr>
<tr>
<td>3.852</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][A]</td>
<td>controller2/txd/n8_s3/I0</td>
</tr>
<tr>
<td>4.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][A]</td>
<td style=" background: #97FFFF;">controller2/txd/n8_s3/F</td>
</tr>
<tr>
<td>6.114</td>
<td>1.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">controller2/txd/O_psTXD_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.389</td>
<td>2.389</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[B]</td>
<td>controller2/txd/O_psTXD_s0/CLK</td>
</tr>
<tr>
<td>7.072</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>controller2/txd/O_psTXD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.063</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.452, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 14.369%; route: 2.754, 75.188%; tC2Q: 0.382, 10.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.389, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/psCLK_gate_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/txd/O_psTXD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.452</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td>controller/pls/psCLK_gate_s2/CLK</td>
</tr>
<tr>
<td>2.834</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C37[1][B]</td>
<td style=" font-weight:bold;">controller/pls/psCLK_gate_s2/Q</td>
</tr>
<tr>
<td>3.462</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[3][B]</td>
<td>controller/txd/n8_s3/I1</td>
</tr>
<tr>
<td>3.959</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[3][B]</td>
<td style=" background: #97FFFF;">controller/txd/n8_s3/F</td>
</tr>
<tr>
<td>5.588</td>
<td>1.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">controller/txd/O_psTXD_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.392</td>
<td>2.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td>controller/txd/O_psTXD_s0/CLK</td>
</tr>
<tr>
<td>7.074</td>
<td>-0.317</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>controller/txd/O_psTXD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.452, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.498, 15.863%; route: 2.256, 71.941%; tC2Q: 0.382, 12.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.392, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.136</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/TXWT_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/txd/O_psTXD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.446</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td>controller/pls/TXWT_s1/CLK</td>
</tr>
<tr>
<td>2.828</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C37[0][A]</td>
<td style=" font-weight:bold;">controller/pls/TXWT_s1/Q</td>
</tr>
<tr>
<td>4.491</td>
<td>1.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td>controller/txd/n25_s1/I1</td>
</tr>
<tr>
<td>5.017</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][A]</td>
<td style=" background: #97FFFF;">controller/txd/n25_s1/F</td>
</tr>
<tr>
<td>5.401</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">controller/txd/O_psTXD_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.392</td>
<td>2.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td>controller/txd/O_psTXD_s0/CLK</td>
</tr>
<tr>
<td>7.136</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>controller/txd/O_psTXD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.054</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 17.809%; route: 2.046, 69.247%; tC2Q: 0.382, 12.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.392, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_1_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_13:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R14C38[3][A]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.611</td>
<td>2.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>controller/rxd/O_RXD_DAT_4_s0/CLK</td>
</tr>
<tr>
<td>2.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C37[1][A]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_4_s0/Q</td>
</tr>
<tr>
<td>4.984</td>
<td>1.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_1_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C38[3][A]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.435</td>
<td>2.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL5[B]</td>
<td>controller/O_RXD_1_4_s1/CLK</td>
</tr>
<tr>
<td>7.427</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL5[B]</td>
<td>controller/O_RXD_1_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.175</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.991, 83.886%; tC2Q: 0.382, 16.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.435, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.086</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/pls/TXWT_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/txd/ps_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.452</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td>controller2/pls/TXWT_s1/CLK</td>
</tr>
<tr>
<td>2.834</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C43[2][A]</td>
<td style=" font-weight:bold;">controller2/pls/TXWT_s1/Q</td>
</tr>
<tr>
<td>3.852</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td>controller2/txd/ps_7_s3/I0</td>
</tr>
<tr>
<td>4.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C41[0][B]</td>
<td style=" background: #97FFFF;">controller2/txd/ps_7_s3/F</td>
</tr>
<tr>
<td>4.578</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">controller2/txd/ps_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.342</td>
<td>2.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>controller2/txd/ps_0_s1/CLK</td>
</tr>
<tr>
<td>7.086</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>controller2/txd/ps_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.109</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.452, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 24.750%; route: 1.218, 57.260%; tC2Q: 0.382, 17.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.342, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/pls/TXWT_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/txd/ps_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.452</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td>controller2/pls/TXWT_s1/CLK</td>
</tr>
<tr>
<td>2.834</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C43[2][A]</td>
<td style=" font-weight:bold;">controller2/pls/TXWT_s1/Q</td>
</tr>
<tr>
<td>3.852</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td>controller2/txd/ps_7_s3/I0</td>
</tr>
<tr>
<td>4.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C41[0][B]</td>
<td style=" background: #97FFFF;">controller2/txd/ps_7_s3/F</td>
</tr>
<tr>
<td>4.578</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[3][A]</td>
<td style=" font-weight:bold;">controller2/txd/ps_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.352</td>
<td>2.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[3][A]</td>
<td>controller2/txd/ps_1_s1/CLK</td>
</tr>
<tr>
<td>7.096</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C43[3][A]</td>
<td>controller2/txd/ps_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.100</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.452, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 24.750%; route: 1.218, 57.260%; tC2Q: 0.382, 17.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.352, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/pls/TXWT_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/txd/ps_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.452</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td>controller2/pls/TXWT_s1/CLK</td>
</tr>
<tr>
<td>2.834</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C43[2][A]</td>
<td style=" font-weight:bold;">controller2/pls/TXWT_s1/Q</td>
</tr>
<tr>
<td>3.852</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td>controller2/txd/ps_7_s3/I0</td>
</tr>
<tr>
<td>4.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C41[0][B]</td>
<td style=" background: #97FFFF;">controller2/txd/ps_7_s3/F</td>
</tr>
<tr>
<td>4.578</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td style=" font-weight:bold;">controller2/txd/ps_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.352</td>
<td>2.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td>controller2/txd/ps_2_s1/CLK</td>
</tr>
<tr>
<td>7.096</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C43[2][B]</td>
<td>controller2/txd/ps_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.100</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.452, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 24.750%; route: 1.218, 57.260%; tC2Q: 0.382, 17.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.352, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/pls/TXWT_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/txd/ps_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.452</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td>controller2/pls/TXWT_s1/CLK</td>
</tr>
<tr>
<td>2.834</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C43[2][A]</td>
<td style=" font-weight:bold;">controller2/pls/TXWT_s1/Q</td>
</tr>
<tr>
<td>3.852</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td>controller2/txd/ps_7_s3/I0</td>
</tr>
<tr>
<td>4.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C41[0][B]</td>
<td style=" background: #97FFFF;">controller2/txd/ps_7_s3/F</td>
</tr>
<tr>
<td>4.578</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td style=" font-weight:bold;">controller2/txd/ps_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.352</td>
<td>2.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[2][A]</td>
<td>controller2/txd/ps_3_s1/CLK</td>
</tr>
<tr>
<td>7.096</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C43[2][A]</td>
<td>controller2/txd/ps_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.100</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.452, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 24.750%; route: 1.218, 57.260%; tC2Q: 0.382, 17.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.352, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/pls/TXWT_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/txd/ps_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.452</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td>controller2/pls/TXWT_s1/CLK</td>
</tr>
<tr>
<td>2.834</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C43[2][A]</td>
<td style=" font-weight:bold;">controller2/pls/TXWT_s1/Q</td>
</tr>
<tr>
<td>3.852</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td>controller2/txd/ps_7_s3/I0</td>
</tr>
<tr>
<td>4.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C41[0][B]</td>
<td style=" background: #97FFFF;">controller2/txd/ps_7_s3/F</td>
</tr>
<tr>
<td>4.578</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" font-weight:bold;">controller2/txd/ps_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.352</td>
<td>2.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>controller2/txd/ps_4_s1/CLK</td>
</tr>
<tr>
<td>7.096</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>controller2/txd/ps_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.100</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.452, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 24.750%; route: 1.218, 57.260%; tC2Q: 0.382, 17.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.352, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/pls/TXWT_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/txd/ps_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.452</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td>controller2/pls/TXWT_s1/CLK</td>
</tr>
<tr>
<td>2.834</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C43[2][A]</td>
<td style=" font-weight:bold;">controller2/pls/TXWT_s1/Q</td>
</tr>
<tr>
<td>3.852</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td>controller2/txd/ps_7_s3/I0</td>
</tr>
<tr>
<td>4.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C41[0][B]</td>
<td style=" background: #97FFFF;">controller2/txd/ps_7_s3/F</td>
</tr>
<tr>
<td>4.578</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td style=" font-weight:bold;">controller2/txd/ps_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.352</td>
<td>2.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>controller2/txd/ps_5_s1/CLK</td>
</tr>
<tr>
<td>7.096</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C43[1][A]</td>
<td>controller2/txd/ps_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.100</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.452, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 24.750%; route: 1.218, 57.260%; tC2Q: 0.382, 17.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.352, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/pls/TXWT_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/txd/ps_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.452</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td>controller2/pls/TXWT_s1/CLK</td>
</tr>
<tr>
<td>2.834</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C43[2][A]</td>
<td style=" font-weight:bold;">controller2/pls/TXWT_s1/Q</td>
</tr>
<tr>
<td>3.852</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td>controller2/txd/ps_7_s3/I0</td>
</tr>
<tr>
<td>4.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C41[0][B]</td>
<td style=" background: #97FFFF;">controller2/txd/ps_7_s3/F</td>
</tr>
<tr>
<td>4.578</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td style=" font-weight:bold;">controller2/txd/ps_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.352</td>
<td>2.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][B]</td>
<td>controller2/txd/ps_6_s1/CLK</td>
</tr>
<tr>
<td>7.096</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C43[0][B]</td>
<td>controller2/txd/ps_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.100</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.452, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 24.750%; route: 1.218, 57.260%; tC2Q: 0.382, 17.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.352, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller2/pls/TXWT_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller2/txd/ps_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.452</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td>controller2/pls/TXWT_s1/CLK</td>
</tr>
<tr>
<td>2.834</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C43[2][A]</td>
<td style=" font-weight:bold;">controller2/pls/TXWT_s1/Q</td>
</tr>
<tr>
<td>3.852</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td>controller2/txd/ps_7_s3/I0</td>
</tr>
<tr>
<td>4.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C41[0][B]</td>
<td style=" background: #97FFFF;">controller2/txd/ps_7_s3/F</td>
</tr>
<tr>
<td>4.578</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td style=" font-weight:bold;">controller2/txd/ps_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.352</td>
<td>2.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>controller2/txd/ps_7_s1/CLK</td>
</tr>
<tr>
<td>7.096</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C43[0][A]</td>
<td>controller2/txd/ps_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.100</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.452, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 24.750%; route: 1.218, 57.260%; tC2Q: 0.382, 17.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.352, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/TXWT_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/txd/ps_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.446</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td>controller/pls/TXWT_s1/CLK</td>
</tr>
<tr>
<td>2.828</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C37[0][A]</td>
<td style=" font-weight:bold;">controller/pls/TXWT_s1/Q</td>
</tr>
<tr>
<td>3.483</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>controller/txd/ps_7_s3/I0</td>
</tr>
<tr>
<td>4.010</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">controller/txd/ps_7_s3/F</td>
</tr>
<tr>
<td>4.555</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" font-weight:bold;">controller/txd/ps_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.343</td>
<td>2.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>controller/txd/ps_6_s1/CLK</td>
</tr>
<tr>
<td>7.087</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>controller/txd/ps_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.103</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 24.956%; route: 1.200, 56.906%; tC2Q: 0.382, 18.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.343, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pls/TXWT_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/txd/ps_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>2.446</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td>controller/pls/TXWT_s1/CLK</td>
</tr>
<tr>
<td>2.828</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C37[0][A]</td>
<td style=" font-weight:bold;">controller/pls/TXWT_s1/Q</td>
</tr>
<tr>
<td>3.483</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>controller/txd/ps_7_s3/I0</td>
</tr>
<tr>
<td>4.010</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">controller/txd/ps_7_s3/F</td>
</tr>
<tr>
<td>4.555</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td style=" font-weight:bold;">controller/txd/ps_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>64</td>
<td>R13C40[0][A]</td>
<td>sclk_s1/Q</td>
</tr>
<tr>
<td>7.343</td>
<td>2.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td>controller/txd/ps_7_s1/CLK</td>
</tr>
<tr>
<td>7.087</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C36[2][A]</td>
<td>controller/txd/ps_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.103</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.446, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 24.956%; route: 1.200, 56.906%; tC2Q: 0.382, 18.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.343, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_13:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R14C38[3][A]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.611</td>
<td>2.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>controller/rxd/O_RXD_DAT_0_s0/CLK</td>
</tr>
<tr>
<td>2.993</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C37[1][B]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_0_s0/Q</td>
</tr>
<tr>
<td>4.836</td>
<td>1.842</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C38[3][A]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.411</td>
<td>2.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL9[B]</td>
<td>controller/O_RXD_2_0_s1/CLK</td>
</tr>
<tr>
<td>7.402</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[B]</td>
<td>controller/O_RXD_2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.200</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.842, 82.809%; tC2Q: 0.382, 17.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.411, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/rxd/O_RXD_DAT_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/O_RXD_2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>controller/n50_13:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>controller/n50_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R14C38[3][A]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>2.592</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>controller/rxd/O_RXD_DAT_1_s0/CLK</td>
</tr>
<tr>
<td>2.974</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C35[1][B]</td>
<td style=" font-weight:bold;">controller/rxd/O_RXD_DAT_1_s0/Q</td>
</tr>
<tr>
<td>4.716</td>
<td>1.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">controller/O_RXD_2_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>controller/n50_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>16</td>
<td>R14C38[3][A]</td>
<td>controller/n50_s1/F</td>
</tr>
<tr>
<td>7.386</td>
<td>2.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[A]</td>
<td>controller/O_RXD_2_1_s1/CLK</td>
</tr>
<tr>
<td>7.377</td>
<td>-0.009</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>controller/O_RXD_2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.206</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.592, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.741, 81.989%; tC2Q: 0.382, 18.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.386, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.100</td>
<td>0.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.001</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>3.036</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>3.131</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.100, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.181</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.001</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>3.036</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>3.131</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.181</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.001</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>3.036</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>3.131</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.175</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.001</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>3.036</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>3.119</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.175, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.181</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/D3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.001</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>3.036</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>3.119</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>20.153</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[2][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.279</td>
<td>2.279</td>
<td>tCL</td>
<td>FF</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>23.002</td>
<td>0.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_0_s0/CLK</td>
</tr>
<tr>
<td>23.037</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_0_s0</td>
</tr>
<tr>
<td>23.079</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C48[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.153, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.899</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.100</td>
<td>0.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s/BLKSELB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.979</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>2.999</td>
<td>-0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.979</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.100, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.098</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s/BLKSELB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.975</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>3.010</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>2.995</td>
<td>-0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.975</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.098, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.028</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.146</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.980</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/CLK</td>
</tr>
<tr>
<td>3.015</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
<tr>
<td>3.028</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C52[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.980</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.146, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.028</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.146</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.980</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0/CLK</td>
</tr>
<tr>
<td>3.015</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
<tr>
<td>3.028</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C52[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.980</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.146, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.022</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.146</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.974</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td>3.022</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C57[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.974</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.146, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.146</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.970</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0</td>
</tr>
<tr>
<td>3.018</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C54[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.146, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.146</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.970</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0</td>
</tr>
<tr>
<td>3.018</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C54[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.146, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.146</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C57[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.965</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C57[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>3.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td>3.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C57[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.146, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.146</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C57[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.965</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C57[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>3.000</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
<tr>
<td>3.013</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C57[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.146, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C55[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/I0</td>
</tr>
<tr>
<td>0.153</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C55[0][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0/F</td>
</tr>
<tr>
<td>0.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C55[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.957</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C55[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>2.992</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
<tr>
<td>3.017</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C55[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.957</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 100.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.678, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.146</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.961</td>
<td>0.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.961</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.146, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.682, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.146</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.961</td>
<td>0.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0</td>
</tr>
<tr>
<td>3.009</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C48[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.961</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.146, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.682, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.212</td>
<td>0.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s/OCE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.979</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>3.011</td>
<td>-0.003</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.979</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.212, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.218</td>
<td>0.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s/OCE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.975</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>3.010</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>3.007</td>
<td>-0.003</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.975</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.218, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.212</td>
<td>0.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s/BLKSELB[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.979</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>2.999</td>
<td>-0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.979</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.212, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.999</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.212</td>
<td>0.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s/BLKSELB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.979</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>2.999</td>
<td>-0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.979</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.212, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.218</td>
<td>0.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s/BLKSELB[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.975</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>3.010</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>2.995</td>
<td>-0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.975</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.218, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.218</td>
<td>0.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s/BLKSELB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.975</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>3.010</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>2.995</td>
<td>-0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.975</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.218, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.030</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.098</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n31_s0/I1</td>
</tr>
<tr>
<td>0.346</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C43[0][A]</td>
<td style=" background: #97FFFF;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n31_s0/F</td>
</tr>
<tr>
<td>0.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.970</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0</td>
</tr>
<tr>
<td>3.030</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C43[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 71.676%; route: 0.000, 0.000%; tC2Q: 0.098, 28.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.690</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_div/clkdiv_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>3.387</td>
<td>2.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.770</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>6.077</td>
<td>2.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>n91_s0/I0</td>
</tr>
<tr>
<td>6.340</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td style=" background: #97FFFF;">n91_s0/F</td>
</tr>
<tr>
<td>7.679</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TOPSIDE[0]</td>
<td style=" font-weight:bold;">clk_div/clkdiv_inst/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.348</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.755</td>
<td>2.407</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>5.720</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst</td>
</tr>
<tr>
<td>5.690</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.299</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.706, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.262, 6.117%; route: 3.646, 84.969%; tC2Q: 0.382, 8.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.407, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>3.387</td>
<td>2.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.755</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.856</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>1.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>2.015</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.420</td>
<td>2.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>4.385</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>4.234</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.301</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.706, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.405, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>3.387</td>
<td>2.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.755</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.856</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>1.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>2.015</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.420</td>
<td>2.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>4.385</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>4.234</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.301</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.706, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.405, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>3.387</td>
<td>2.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.755</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.856</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>1.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>2.015</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.420</td>
<td>2.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>4.385</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>4.234</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.301</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.706, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.405, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>3.387</td>
<td>2.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.755</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.856</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.333</td>
<td>1.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>2.015</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.420</td>
<td>2.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>4.385</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>4.234</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.301</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.706, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.405, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>3.387</td>
<td>2.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.755</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.856</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.348</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.755</td>
<td>2.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>5.720</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>5.567</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.299</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.706, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.407, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>3.387</td>
<td>2.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.755</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.856</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.348</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.755</td>
<td>2.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>5.720</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>5.567</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.299</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.706, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.407, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>3.387</td>
<td>2.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.755</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.856</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.348</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.755</td>
<td>2.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>5.720</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>5.567</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.299</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.706, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.407, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>3.387</td>
<td>2.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>3.755</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>5.856</td>
<td>2.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT61[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.667</td>
<td>2.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.348</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.755</td>
<td>2.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>5.720</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>5.567</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.299</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.706, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.102, 85.116%; tC2Q: 0.368, 14.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.407, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>2.279</td>
<td>tCL</td>
<td>FF</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10.904</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>11.346</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R21C48[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>13.088</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.612</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>17.561</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_9_s1/CLK</td>
</tr>
<tr>
<td>17.214</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C47[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.742, 79.742%; tC2Q: 0.442, 20.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>2.279</td>
<td>tCL</td>
<td>FF</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10.904</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>11.346</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R21C48[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>13.085</td>
<td>1.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.612</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>17.559</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_6_s0/CLK</td>
</tr>
<tr>
<td>17.211</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C43[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.739, 79.716%; tC2Q: 0.442, 20.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>2.279</td>
<td>tCL</td>
<td>FF</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10.904</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>11.346</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R21C48[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>13.085</td>
<td>1.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.612</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>17.559</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[1][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_8_s0/CLK</td>
</tr>
<tr>
<td>17.211</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C43[1][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.739, 79.716%; tC2Q: 0.442, 20.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>2.279</td>
<td>tCL</td>
<td>FF</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10.904</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>11.346</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R21C48[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>13.083</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C47[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.612</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>17.556</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C47[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_1_s1/CLK</td>
</tr>
<tr>
<td>17.209</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C47[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.736, 79.690%; tC2Q: 0.442, 20.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.944, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>2.279</td>
<td>tCL</td>
<td>FF</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10.904</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>11.346</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R21C48[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>13.075</td>
<td>1.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.612</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>17.554</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_7_s1/CLK</td>
</tr>
<tr>
<td>17.206</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C47[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.729, 79.623%; tC2Q: 0.442, 20.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>2.279</td>
<td>tCL</td>
<td>FF</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10.904</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>11.346</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R21C48[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>13.075</td>
<td>1.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.612</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>17.554</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_4_s0/CLK</td>
</tr>
<tr>
<td>17.206</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.729, 79.623%; tC2Q: 0.442, 20.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>2.279</td>
<td>tCL</td>
<td>FF</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10.904</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>11.346</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R21C48[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>13.075</td>
<td>1.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.612</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>17.554</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_10_s0/CLK</td>
</tr>
<tr>
<td>17.206</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C47[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.729, 79.623%; tC2Q: 0.442, 20.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>2.279</td>
<td>tCL</td>
<td>FF</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10.904</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>11.346</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R21C48[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>13.075</td>
<td>1.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C47[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.612</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>17.554</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_4_s0/CLK</td>
</tr>
<tr>
<td>17.206</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C47[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.729, 79.623%; tC2Q: 0.442, 20.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>2.279</td>
<td>tCL</td>
<td>FF</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10.904</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>11.346</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R21C48[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>13.088</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C50[2][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.612</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>17.571</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_4_s1/CLK</td>
</tr>
<tr>
<td>17.223</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C50[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.742, 79.742%; tC2Q: 0.442, 20.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>2.279</td>
<td>tCL</td>
<td>FF</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10.904</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>11.346</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R21C48[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>13.088</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.612</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>17.571</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_8_s1/CLK</td>
</tr>
<tr>
<td>17.223</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.742, 79.742%; tC2Q: 0.442, 20.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>2.279</td>
<td>tCL</td>
<td>FF</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10.904</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>11.346</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R21C48[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>13.088</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C48[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.612</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>17.571</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_11_s0/CLK</td>
</tr>
<tr>
<td>17.223</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C48[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.742, 79.742%; tC2Q: 0.442, 20.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>2.279</td>
<td>tCL</td>
<td>FF</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10.904</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>11.346</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R21C48[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>13.085</td>
<td>1.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C48[1][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.612</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>17.568</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_4_s1/CLK</td>
</tr>
<tr>
<td>17.221</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C48[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.739, 79.716%; tC2Q: 0.442, 20.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>2.279</td>
<td>tCL</td>
<td>FF</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10.904</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>11.346</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R21C48[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>13.085</td>
<td>1.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.612</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>17.568</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C50[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_7_s1/CLK</td>
</tr>
<tr>
<td>17.221</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C50[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.739, 79.716%; tC2Q: 0.442, 20.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>2.279</td>
<td>tCL</td>
<td>FF</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10.904</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>11.346</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R21C48[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>13.085</td>
<td>1.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C48[1][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.612</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>17.568</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[1][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_5_s0/CLK</td>
</tr>
<tr>
<td>17.221</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C48[1][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.739, 79.716%; tC2Q: 0.442, 20.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>2.279</td>
<td>tCL</td>
<td>FF</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10.904</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>11.346</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R21C48[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>13.085</td>
<td>1.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C48[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.612</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>17.568</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_5_s0/CLK</td>
</tr>
<tr>
<td>17.221</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C48[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.739, 79.716%; tC2Q: 0.442, 20.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>6.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>2.279</td>
<td>tCL</td>
<td>FF</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>10.904</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C48[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>11.346</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>61</td>
<td>R21C48[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>13.083</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C48[2][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>13.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.612</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>17.566</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C48[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_6_s1/CLK</td>
</tr>
<tr>
<td>17.218</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C48[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq2_wptr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.736, 79.690%; tC2Q: 0.442, 20.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1542</td>
<td>-</td>
<td>GND_cZ/G</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.978</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0</td>
</tr>
<tr>
<td>2.960</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C49[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.978</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.683</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.001</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>3.036</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>3.189</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT61[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 85.711%; tC2Q: 0.144, 14.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.683</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.001</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>3.036</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>3.189</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 85.711%; tC2Q: 0.144, 14.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.683</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>3.001</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>3.036</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>3.189</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 85.711%; tC2Q: 0.144, 14.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.683</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>3.032</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>3.185</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 85.711%; tC2Q: 0.144, 14.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.646</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.978</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0</td>
</tr>
<tr>
<td>2.960</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C46[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.646</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.978</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0</td>
</tr>
<tr>
<td>2.960</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.646</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[3][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.978</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[3][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0</td>
</tr>
<tr>
<td>2.960</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C46[3][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.960</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.646</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.978</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0</td>
</tr>
<tr>
<td>2.960</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.699, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.956</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.646</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.974</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0</td>
</tr>
<tr>
<td>2.956</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C57[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.299</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.956</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.646</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.974</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>3.009</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td>2.956</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C57[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.299</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.646</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.970</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C50[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
<tr>
<td>2.952</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C50[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.984</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLK</td>
</tr>
<tr>
<td>3.019</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td>2.966</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C53[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.984</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLK</td>
</tr>
<tr>
<td>3.019</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
<tr>
<td>2.966</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C53[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.984</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLK</td>
</tr>
<tr>
<td>3.019</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td>2.966</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C53[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.984</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLK</td>
</tr>
<tr>
<td>3.019</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
<tr>
<td>2.966</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C53[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.984</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLK</td>
</tr>
<tr>
<td>3.019</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td>2.966</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C53[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[2][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.984</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C53[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLK</td>
</tr>
<tr>
<td>3.019</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
<tr>
<td>2.966</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C53[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.646</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.970</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td>2.952</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C48[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.646</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.970</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0</td>
</tr>
<tr>
<td>2.952</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C54[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C57[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.984</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C57[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/CLK</td>
</tr>
<tr>
<td>3.019</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0</td>
</tr>
<tr>
<td>2.966</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C57[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C57[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.984</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C57[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/CLK</td>
</tr>
<tr>
<td>3.019</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0</td>
</tr>
<tr>
<td>2.966</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C57[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 85.366%; tC2Q: 0.144, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.646</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.970</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0</td>
</tr>
<tr>
<td>2.952</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C54[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.646</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.970</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0</td>
</tr>
<tr>
<td>2.952</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C54[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.952</td>
</tr>
<tr>
<td class="label">From</td>
<td>sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clk/PLLA_inst/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>17</td>
<td>PLL_L[1]</td>
<td>pll_clk/PLLA_inst/CLKOUT3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.820</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>393</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.646</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.279</td>
<td>2.279</td>
<td>tCL</td>
<td>RR</td>
<td>169</td>
<td>TOPSIDE[0]</td>
<td>clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.970</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0</td>
</tr>
<tr>
<td>2.952</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C54[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.826, 85.155%; tC2Q: 0.144, 14.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.131</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>controller/cmd/pad_id_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>7.863</td>
<td>2.863</td>
<td>tNET</td>
<td>FF</td>
<td>controller/cmd/pad_id_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>11.244</td>
<td>1.244</td>
<td>tNET</td>
<td>RR</td>
<td>controller/cmd/pad_id_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>controller/cmd/O_TXD_DAT_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>7.861</td>
<td>2.861</td>
<td>tNET</td>
<td>FF</td>
<td>controller/cmd/O_TXD_DAT_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>11.243</td>
<td>1.243</td>
<td>tNET</td>
<td>RR</td>
<td>controller/cmd/O_TXD_DAT_2_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.132</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>controller/cmd/conf_state_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>7.861</td>
<td>2.861</td>
<td>tNET</td>
<td>FF</td>
<td>controller/cmd/conf_state_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>11.243</td>
<td>1.243</td>
<td>tNET</td>
<td>RR</td>
<td>controller/cmd/conf_state_2_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.134</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.384</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>controller/cmd/conf_ent_reg_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>7.855</td>
<td>2.855</td>
<td>tNET</td>
<td>FF</td>
<td>controller/cmd/conf_ent_reg_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>11.239</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>controller/cmd/conf_ent_reg_s2/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.138</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.388</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>controller/cmd/conf_state_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>7.851</td>
<td>2.851</td>
<td>tNET</td>
<td>FF</td>
<td>controller/cmd/conf_state_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>11.239</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>controller/cmd/conf_state_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.138</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.388</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>controller/cmd/O_TXD_DAT_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>7.851</td>
<td>2.851</td>
<td>tNET</td>
<td>FF</td>
<td>controller/cmd/O_TXD_DAT_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>11.239</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>controller/cmd/O_TXD_DAT_7_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.138</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.388</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>controller/cmd/O_TXD_DAT_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>7.851</td>
<td>2.851</td>
<td>tNET</td>
<td>FF</td>
<td>controller/cmd/O_TXD_DAT_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>11.239</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>controller/cmd/O_TXD_DAT_4_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.138</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.388</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>controller/cmd/O_TXD_DAT_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>7.851</td>
<td>2.851</td>
<td>tNET</td>
<td>FF</td>
<td>controller/cmd/O_TXD_DAT_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>11.239</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>controller/cmd/O_TXD_DAT_3_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.138</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.388</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>controller/cmd/conf_state_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>7.851</td>
<td>2.851</td>
<td>tNET</td>
<td>FF</td>
<td>controller/cmd/conf_state_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>11.239</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>controller/cmd/conf_state_0_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.143</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.393</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>controller/cmd/conf_entry_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>7.842</td>
<td>2.842</td>
<td>tNET</td>
<td>FF</td>
<td>controller/cmd/conf_entry_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>controller/W_TXSET</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controller/pls/W_TXSET_s/F</td>
</tr>
<tr>
<td>11.235</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>controller/cmd/conf_entry_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1542</td>
<td>GND</td>
<td>4.166</td>
<td>0.529</td>
</tr>
<tr>
<td>393</td>
<td>sys_resetn</td>
<td>-1.988</td>
<td>2.308</td>
</tr>
<tr>
<td>169</td>
<td>clk_p</td>
<td>5.327</td>
<td>1.977</td>
</tr>
<tr>
<td>64</td>
<td>sclk</td>
<td>-0.059</td>
<td>2.621</td>
</tr>
<tr>
<td>61</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r[1]</td>
<td>4.125</td>
<td>1.829</td>
</tr>
<tr>
<td>51</td>
<td>sdram_controller0/sdrc_top_inst/U1/User_model_state[1]</td>
<td>36.534</td>
<td>0.871</td>
</tr>
<tr>
<td>47</td>
<td>sdram_controller0/sdrc_top_inst/U1/User_model_state[2]</td>
<td>35.853</td>
<td>1.509</td>
</tr>
<tr>
<td>42</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/de_d</td>
<td>11.205</td>
<td>1.309</td>
</tr>
<tr>
<td>39</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/current_state[2]</td>
<td>31.012</td>
<td>1.527</td>
</tr>
<tr>
<td>38</td>
<td>sdram_controller0/sdrc_top_inst/U1/n1197_6</td>
<td>29.252</td>
<td>1.040</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C20</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C84</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R13C49</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk -period 20 -waveform {0 10} [all_inputs]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_sdram -period 40 -waveform {0 20} [all_outputs]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
