ðŸ“˜ Complete Full Adder â€“ RTL to GDSII Flow Report
-------------------------------------------
### ðŸ§© 1. RTL Design

We began the flow by writing the Verilog RTL for a 1-bit Full Adder using basic logic equations. The design was kept simple and synthesizable for smooth downstream processing.

below is the code :

```
module full_adder (
    input a, b, cin,
    output sum, cout
);
    assign sum = a ^ b ^ cin;
    assign cout = (a & b) | (b & cin) | (cin & a);
endmodule
```
### ðŸ§ª 2. Functional Simulation

The RTL was simulated using a testbench that verified all 8 input combinations. Waveform and print outputs confirmed correct Sum and Carry functionality.

----------------------
