###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         4657   # Number of WRITE/WRITEP commands
num_reads_done                 =       334732   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       289578   # Number of read row buffer hits
num_read_cmds                  =       334733   # Number of READ/READP commands
num_writes_done                =         4661   # Number of read requests issued
num_write_row_hits             =         2633   # Number of write row buffer hits
num_act_cmds                   =        47271   # Number of ACT commands
num_pre_cmds                   =        47245   # Number of PRE commands
num_ondemand_pres              =        28225   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8973739   # Cyles of rank active rank.0
rank_active_cycles.1           =      8442211   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1026261   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1557789   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       307792   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2040   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          610   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          725   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1413   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2528   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5205   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          976   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          106   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          122   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17877   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           10   # Write cmd latency (cycles)
write_latency[80-99]           =           35   # Write cmd latency (cycles)
write_latency[100-119]         =           42   # Write cmd latency (cycles)
write_latency[120-139]         =           50   # Write cmd latency (cycles)
write_latency[140-159]         =           69   # Write cmd latency (cycles)
write_latency[160-179]         =           63   # Write cmd latency (cycles)
write_latency[180-199]         =           79   # Write cmd latency (cycles)
write_latency[200-]            =         4306   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       178707   # Read request latency (cycles)
read_latency[40-59]            =        60116   # Read request latency (cycles)
read_latency[60-79]            =        33925   # Read request latency (cycles)
read_latency[80-99]            =        10731   # Read request latency (cycles)
read_latency[100-119]          =         7928   # Read request latency (cycles)
read_latency[120-139]          =         6849   # Read request latency (cycles)
read_latency[140-159]          =         3992   # Read request latency (cycles)
read_latency[160-179]          =         3249   # Read request latency (cycles)
read_latency[180-199]          =         2697   # Read request latency (cycles)
read_latency[200-]             =        26538   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.32477e+07   # Write energy
read_energy                    =  1.34964e+09   # Read energy
act_energy                     =  1.29333e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.92605e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.47739e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.59961e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.26794e+09   # Active standby energy rank.1
average_read_latency           =      77.7476   # Average read request latency (cycles)
average_interarrival           =       29.464   # Average request interarrival latency (cycles)
total_energy                   =  1.43148e+10   # Total energy (pJ)
average_power                  =      1431.48   # Average power (mW)
average_bandwidth              =      2.89615   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         7324   # Number of WRITE/WRITEP commands
num_reads_done                 =       359889   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       298084   # Number of read row buffer hits
num_read_cmds                  =       359888   # Number of READ/READP commands
num_writes_done                =         7326   # Number of read requests issued
num_write_row_hits             =         4236   # Number of write row buffer hits
num_act_cmds                   =        65034   # Number of ACT commands
num_pre_cmds                   =        65009   # Number of PRE commands
num_ondemand_pres              =        46157   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8719821   # Cyles of rank active rank.0
rank_active_cycles.1           =      8563898   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1280179   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1436102   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       335682   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1980   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          600   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          749   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1463   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2618   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5191   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          856   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          108   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          147   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17821   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           21   # Write cmd latency (cycles)
write_latency[80-99]           =           46   # Write cmd latency (cycles)
write_latency[100-119]         =           59   # Write cmd latency (cycles)
write_latency[120-139]         =           84   # Write cmd latency (cycles)
write_latency[140-159]         =           67   # Write cmd latency (cycles)
write_latency[160-179]         =          121   # Write cmd latency (cycles)
write_latency[180-199]         =          162   # Write cmd latency (cycles)
write_latency[200-]            =         6758   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       178850   # Read request latency (cycles)
read_latency[40-59]            =        59542   # Read request latency (cycles)
read_latency[60-79]            =        44003   # Read request latency (cycles)
read_latency[80-99]            =        13845   # Read request latency (cycles)
read_latency[100-119]          =        12017   # Read request latency (cycles)
read_latency[120-139]          =        10478   # Read request latency (cycles)
read_latency[140-159]          =         5408   # Read request latency (cycles)
read_latency[160-179]          =         3794   # Read request latency (cycles)
read_latency[180-199]          =         3022   # Read request latency (cycles)
read_latency[200-]             =        28929   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.65614e+07   # Write energy
read_energy                    =  1.45107e+09   # Read energy
act_energy                     =  1.77933e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.14486e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.89329e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.44117e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.34387e+09   # Active standby energy rank.1
average_read_latency           =      79.8037   # Average read request latency (cycles)
average_interarrival           =      27.2318   # Average request interarrival latency (cycles)
total_energy                   =  1.44591e+10   # Total energy (pJ)
average_power                  =      1445.91   # Average power (mW)
average_bandwidth              =      3.13357   # Average bandwidth
