Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Apr 24 20:19:48 2020
| Host         : student08 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   294 |
| Unused register locations in slices containing registers |   991 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           51 |
|      2 |            7 |
|      3 |           11 |
|      4 |           49 |
|      5 |            9 |
|      6 |            8 |
|      7 |            3 |
|      8 |           38 |
|      9 |            8 |
|     10 |            5 |
|     11 |            5 |
|     12 |            9 |
|     13 |            6 |
|     14 |            5 |
|     15 |            3 |
|    16+ |           77 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1122 |          346 |
| No           | No                    | Yes                    |              57 |           14 |
| No           | Yes                   | No                     |             587 |          201 |
| Yes          | No                    | No                     |             793 |          236 |
| Yes          | No                    | Yes                    |             160 |           53 |
| Yes          | Yes                   | No                     |            2162 |          579 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                       Clock Signal                                      |                                                                         Enable Signal                                                                        |                                                                   Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[0]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[0]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                 |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                       |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]            |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                 |                                                                                                                                                     |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[0]       |                                                                                                                                                     |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[0]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__73_1 |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[0]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                          |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                       |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]            |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                 |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                 |                                                                                                                                                     |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                        |                                                                                                                                                     |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                       |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                 |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                 |                                                                                                                                                     |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]            |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          |                                                                                                                                                              | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__0_n_0               |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                 |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                 |                                                                                                                                                     |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                 |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                       |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]            |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                 |                                                                                                                                                     |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                 |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                       |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]            |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                 |                                                                                                                                                     |                1 |              1 |
|                                                                                         |                                                                                                                                                              |                                                                                                                                                     |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                       |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]            |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                 |                                                                                                                                                     |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                 |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                       |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]            |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                 |                                                                                                                                                     |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[2]       |                                                                                                                                                     |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[0]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                     |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          |                                                                                                                                                              | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                     |                1 |              1 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/ARP/load_buf_int                                                                                                                                | ipbus/udp_if/ARP/set_addr_int1                                                                                                                      |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 |                                                                                                                                                              | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                     |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 |                                                                                                                                                              | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__1_n_0                 |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 |                                                                                                                                                              | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable                                 |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 |                                                                                                                                                              | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__2_n_0               |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/CAPTURE_i_1_n_0                                               | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                 |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          |                                                                                                                                                              | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/p_0_in__0                            |                1 |              1 |
|                                                                                         |                                                                                                                                                              | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_stats_reset/async_rst4                                |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                       |                1 |              1 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0[0]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                          |                1 |              2 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0[0]       |                                                                                                                                                     |                1 |              2 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                    | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                1 |              2 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0          |                                                                                                                                                     |                1 |              2 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                1 |              2 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0[1]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                          |                1 |              2 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0[1]       |                                                                                                                                                     |                1 |              2 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[0]       |                                                                                                                                                     |                1 |              3 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[2]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__73_1 |                1 |              3 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[0]       |                                                                                                                                                     |                2 |              3 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[0]       |                                                                                                                                                     |                1 |              3 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[0]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                1 |              3 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[0]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                           |                1 |              3 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[0]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                     |                2 |              3 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__50_0[0]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                           |                1 |              3 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0              | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                1 |              3 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0              | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                1 |              3 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                        | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                1 |              3 |
|  Inst_system_clocks/sysclk_x2_o                                                         | eth_mac_block_1/user_side_FIFO/tx_fifo_i/data_count[3]_i_2_n_0                                                                                               | eth_mac_block_1/user_side_FIFO/tx_fifo_i/data_count[3]_i_1_n_0                                                                                      |                1 |              4 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_ram_selector/send_i_reg0                                                                                                                     | Inst_system_clocks/rsto_125                                                                                                                         |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[7]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                     |                2 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[6]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                     |                2 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[4]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                     |                2 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[1]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                     |                2 |              4 |
|  clk_base_xc7a_i_IBUF_BUFG                                                              |                                                                                                                                                              |                                                                                                                                                     |                2 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 |                                                                                                                                                              | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/SR[0]                                                |                1 |              4 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_ram_selector/write_i_reg0                                                                                                                    | Inst_system_clocks/rsto_125                                                                                                                         |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[2]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                1 |              4 |
|  Inst_system_clocks/sysclk_x2_o                                                         |                                                                                                                                                              | ipbus/udp_if/tx_main/mac_tx_last_int_i_1_n_0                                                                                                        |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[1]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[4]       |                                                                                                                                                     |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[3]       |                                                                                                                                                     |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[1]       |                                                                                                                                                     |                1 |              4 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_main/int_data_int[7]_i_2_n_0                                                                                                                 | ipbus/udp_if/tx_main/int_data_int[7]_i_1_n_0                                                                                                        |                1 |              4 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_main/int_data_int[7]_i_2_n_0                                                                                                                 | ipbus/udp_if/tx_main/int_data_int[5]_i_1_n_0                                                                                                        |                2 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int12_out | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0  |                1 |              4 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/RARP_block/req_end                                                                                                                              | ipbus/udp_if/RARP_block/req_end[5]_i_1_n_0                                                                                                          |                1 |              4 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/rx_ram_selector/send_i[3]_i_1_n_0                                                                                                               | Inst_system_clocks/rsto_125                                                                                                                         |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[1]       |                                                                                                                                                     |                2 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                      | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[1]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__9_0           | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[2]       |                                                                                                                                                     |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[2]       |                                                                                                                                                     |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[3]       |                                                                                                                                                     |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[3]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[5]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                     |                2 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[2]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__10_0[0]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable                                                                                        | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg[0]                                |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[2]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                     |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[8]       |                                                                                                                                                     |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__13_0          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__0_0           | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep_0              | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                3 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[7]       |                                                                                                                                                     |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__11_0          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[9]       |                                                                                                                                                     |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[5]       |                                                                                                                                                     |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[4]       |                                                                                                                                                     |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[3]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                     |                2 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__27_0          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__73_1 |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0                                   |                                                                                                                                                     |                2 |              4 |
|  Inst_system_clocks/sysclk_x2_o                                                         |                                                                                                                                                              | ipbus/udp_if/tx_transactor/req_resend_i_1_n_0                                                                                                       |                3 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[6]       |                                                                                                                                                     |                1 |              4 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/rx_ram_selector/write_i_reg0                                                                                                                    | Inst_system_clocks/rsto_125                                                                                                                         |                1 |              4 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[1]       |                                                                                                                                                     |                1 |              4 |
|                                                                                         |                                                                                                                                                              | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_rx_clk/int_rst                              |                1 |              5 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/ARP/set_addr                                                                                                                                    |                                                                                                                                                     |                3 |              5 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_main/udpram_end_addr_int[4]_i_2_n_0                                                                                                          | ipbus/udp_if/tx_main/udpram_end_addr_int[4]_i_1_n_0                                                                                                 |                1 |              5 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_main/udpram_end_addr_int[12]_i_2_n_0                                                                                                         | ipbus/udp_if/tx_main/udpram_end_addr_int[12]_i_1_n_0                                                                                                |                1 |              5 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_main/counting_reg__0                                                                                                                         | ipbus/udp_if/tx_main/counter[4]_i_1_n_0                                                                                                             |                2 |              5 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          |                                                                                                                                                              | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/async_rst0_i_1__1_n_0              |                1 |              5 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 |                                                                                                                                                              | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst0_i_1__0_n_0              |                1 |              5 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 |                                                                                                                                                              | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_rx_clk/int_rst                              |                1 |              5 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          |                                                                                                                                                              | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_rx_clk/int_rst                              |                1 |              5 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/RARP_block/tick                                                                                                                                 | ipbus/udp_if/RARP_block/req_end                                                                                                                     |                2 |              6 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/payload/payload_len[5]__0_i_1_n_0                                                                                                               | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                |                1 |              6 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 | eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr[11]_i_1_n_0                                                                                              | eth_mac_block_1/user_side_FIFO/rx_fifo_i/a_rst                                                                                                      |                1 |              6 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/rx_packet_parser/pkt_mask1                                                                                                                      | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                |                2 |              6 |
|  Inst_system_clocks/clko_ipb                                                            | ipbus/trans/sm/FSM_onehot_state[3]_i_1_n_0                                                                                                                   | Inst_system_clocks/rsto_ipb                                                                                                                         |                4 |              6 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx/data_count                                                  | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/SR[0]                                                |                3 |              6 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/status_buffer/history[6]_i_1_n_0                                                                                                                |                                                                                                                                                     |                3 |              6 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/ARP/set_addr_buf1                                                                                                                               |                                                                                                                                                     |                2 |              6 |
|  Inst_system_clocks/clko_ipb                                                            | ipbus/trans/iface/FSM_onehot_state[2]_i_1_n_0                                                                                                                | Inst_system_clocks/rsto_ipb                                                                                                                         |                2 |              7 |
|  Inst_system_clocks/sysclk_x2_o                                                         | eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tvalid                                                                                                 | ipbus/udp_if/rx_byte_sum/hi_byte_int[7]__0_i_1_n_0                                                                                                  |                3 |              7 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/rx_packet_parser/pkt_data[22]__0_i_1_n_0                                                                                                        | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                |                3 |              7 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_main/special_int[7]_i_2_n_0                                                                                                                  | ipbus/udp_if/tx_main/special_int[7]_i_1_n_0                                                                                                         |                3 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/rx_packet_parser/pkt_data[31]__0_i_1_n_0                                                                                                        | ipbus/udp_if/rx_packet_parser/pkt_data[7]__1_i_1_n_0                                                                                                |                1 |              8 |
|  Inst_system_clocks/clko_ipb                                                            | ipbus/trans/sm/words_todo[7]_i_1_n_0                                                                                                                         |                                                                                                                                                     |                4 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/rx_packet_parser/pkt_data[31]_i_1_n_0                                                                                                           | ipbus/udp_if/rx_packet_parser/pkt_data[7]_i_1_n_0                                                                                                   |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         |                                                                                                                                                              | ipbus/udp_if/ARP/p_0_in                                                                                                                             |                3 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         |                                                                                                                                                              | ipbus/udp_if/payload/shift_buf1                                                                                                                     |                2 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         |                                                                                                                                                              | ipbus/udp_if/payload/payload_data_sig[7]_i_1_n_0                                                                                                    |                3 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         |                                                                                                                                                              | ipbus/udp_if/status/status_we0                                                                                                                      |                4 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         |                                                                                                                                                              | ipbus/udp_if/ping/ping_data[7]_i_1_n_0                                                                                                              |                5 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         |                                                                                                                                                              | ipbus/udp_if/ping/shift_buf[7]_i_1_n_0                                                                                                              |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_main/mac_tx_data_int[7]_i_2_n_0                                                                                                              | ipbus/udp_if/tx_main/mac_tx_data_int[7]_i_1_n_0                                                                                                     |                3 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_main/pay_len[7]                                                                                                                              |                                                                                                                                                     |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_main/ip_cksum_int[7]                                                                                                                         |                                                                                                                                                     |                3 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_main/ip_cksum_int[15]                                                                                                                        |                                                                                                                                                     |                2 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_main/ip_len_int[7]                                                                                                                           |                                                                                                                                                     |                2 |              8 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx/pause_opcode_early[7]_i_1_n_0                               | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/SR[0]                                                |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_main/ip_len_int[15]                                                                                                                          |                                                                                                                                                     |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/payload/int_data_int[7]_i_2_n_0                                                                                                                 | ipbus/udp_if/payload/int_data_int[7]_i_1_n_0                                                                                                        |                3 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/payload/buf_to_load_int[7]_i_1_n_0                                                                                                              | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                |                4 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/payload/buf_to_load_int[15]_i_1_n_0                                                                                                             | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                |                3 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_main/udp_len_int[15]                                                                                                                         |                                                                                                                                                     |                2 |              8 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/E[0]                                                    | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg_0                                 |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_main/udp_len_int[7]                                                                                                                          |                                                                                                                                                     |                2 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/payload/payload_len[15]_i_1_n_0                                                                                                                 | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/payload/payload_len[13]__0_i_1_n_0                                                                                                              | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/payload/payload_len[7]_i_1_n_0                                                                                                                  | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                |                2 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/ping/buf_to_load_int[7]_i_1_n_0                                                                                                                 | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                |                2 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/ping/buf_to_load_int[15]_i_1_n_0                                                                                                                | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                |                2 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_main/ipbus_hdr_int[23]_i_1_n_0                                                                                                               | Inst_system_clocks/rsto_125                                                                                                                         |                2 |              8 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                   | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                1 |              8 |
|  Inst_system_clocks/clko_ipb                                                            | ipbus/trans/sm/words_done0                                                                                                                                   | ipbus/trans/sm/tx_hdr                                                                                                                               |                3 |              8 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1_n_0                                      | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_out                                               |                2 |              8 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_1__0_n_0                                  | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_out                                               |                1 |              8 |
|  Inst_system_clocks/clko_ipb                                                            | ipbus/trans/sm/ipb_out[ipb_strobe]                                                                                                                           | ipbus/trans/sm/timer0                                                                                                                               |                3 |              8 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata0                                           | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_out                                               |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_main/ipbus_hdr_int[7]_i_1_n_0                                                                                                                | Inst_system_clocks/rsto_125                                                                                                                         |                4 |              8 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int[7]_i_1_n_0                                                                                    |                                                                                                                                                     |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_main/ipbus_hdr_int[15]_i_1_n_0                                                                                                               | Inst_system_clocks/rsto_125                                                                                                                         |                4 |              8 |
|  Inst_system_clocks/clko_ipb                                                            | ipbus/trans/iface/raddr0                                                                                                                                     | ipbus/trans/iface/dinit                                                                                                                             |                3 |              9 |
|  Inst_system_clocks/sysclk_x2_o                                                         | eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_frames[8]_i_1_n_0                                                                                                | eth_mac_block_1/user_side_FIFO/rx_fifo_i/b_rst                                                                                                      |                3 |              9 |
|  Inst_system_clocks/sysclk_x2_o                                                         |                                                                                                                                                              | ipbus/udp_if/rx_ram_mux/rxram_end_addr[12]_i_1_n_0                                                                                                  |                2 |              9 |
|  Inst_system_clocks/sysclk_x2_o                                                         |                                                                                                                                                              | ipbus/udp_if/IPADDR/My_IP_addr[27]_i_1_n_0                                                                                                          |                3 |              9 |
|  Inst_system_clocks/clko_ipb                                                            | ipbus/trans/iface/waddr03_out                                                                                                                                | ipbus/trans/iface/waddr                                                                                                                             |                3 |              9 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_main/byteswap_int9_out                                                                                                                       | Inst_system_clocks/rsto_125                                                                                                                         |                2 |              9 |
|  Inst_system_clocks/sysclk_x2_o                                                         | eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_accept_pipe_reg_n_0_[1]                                                                                          |                                                                                                                                                     |                2 |              9 |
|  Inst_system_clocks/sysclk_x2_o                                                         | eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_count.wr_frames[8]_i_1_n_0                                                                                   | eth_mac_block_1/user_side_FIFO/tx_fifo_i/a_rst                                                                                                      |                3 |              9 |
|  Inst_system_clocks/sysclk_x2_o                                                         | eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_accept_pipe[0]                                                                                                   |                                                                                                                                                     |                2 |             10 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable                                                                                        | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_reset_reg                                         |                3 |             10 |
|  Inst_system_clocks/clko_ipb                                                            | master_fir_i/address_write[9]_i_2_n_0                                                                                                                        | master_fir_i/address_write[9]_i_1_n_0                                                                                                               |                2 |             10 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/rx_packet_parser/msk_mask0_in[9]                                                                                                                | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                |                2 |             10 |
|  Inst_system_clocks/clko_ipb                                                            | ipbus/trans/sm/addr                                                                                                                                          |                                                                                                                                                     |                2 |             10 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/rx_packet_parser/reliable_data                                                                                                                  | ipbus/udp_if/rx_packet_parser/reliable_data[11]_i_1_n_0                                                                                             |                5 |             11 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_enable_int_reg_2[0]                                  | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg[0]                                |                3 |             11 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_byte_sum/clr_sum_buf1                                                                                                                        | ipbus/udp_if/tx_byte_sum/hi_byte_int[7]__0_i_1_n_0                                                                                                  |                3 |             11 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/rx_packet_parser/unreliable_data[29]                                                                                                            | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                |                2 |             11 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/payload/addr_int[10]__0_i_1_n_0                                                                                                                 |                                                                                                                                                     |                4 |             11 |
|  Inst_system_clocks/sysclk_x2_o                                                         | eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr[0]_i_1_n_0                                                                                                  | eth_mac_block_1/user_side_FIFO/rx_fifo_i/b_rst                                                                                                      |                3 |             12 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/rx_packet_parser/pkt_data[46]__2_i_1_n_0                                                                                                        | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                |                2 |             12 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/payload/addr_int[12]_i_1_n_0                                                                                                                    |                                                                                                                                                     |                4 |             12 |
|  Inst_system_clocks/sysclk_x2_o                                                         | eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr[0]_i_1_n_0                                                                                                  | eth_mac_block_1/user_side_FIFO/tx_fifo_i/a_rst                                                                                                      |                3 |             12 |
|  Inst_system_clocks/sysclk_x2_o                                                         | eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_start_addr_load                                                                                                  | eth_mac_block_1/user_side_FIFO/tx_fifo_i/a_rst                                                                                                      |                4 |             12 |
|  Inst_system_clocks/sysclk_x2_o                                                         | eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_txfer_en                                                                                                         | eth_mac_block_1/user_side_FIFO/tx_fifo_i/a_rst                                                                                                      |                3 |             12 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 | eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_addr[0]_i_1_n_0                                                                                                  | eth_mac_block_1/user_side_FIFO/rx_fifo_i/a_rst                                                                                                      |                3 |             12 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_txfer_en                                                                                                         | eth_mac_block_1/user_side_FIFO/tx_fifo_i/b_rst                                                                                                      |                2 |             12 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 | eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_start_addr_load                                                                                                  | eth_mac_block_1/user_side_FIFO/rx_fifo_i/a_rst                                                                                                      |                2 |             12 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_main/end_addr_int[12]_i_1_n_0                                                                                                                |                                                                                                                                                     |                4 |             13 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/ping/end_addr_i[12]_i_2_n_0                                                                                                                     | ipbus/udp_if/ping/end_addr_i[12]_i_1_n_0                                                                                                            |                2 |             13 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/ping/addr_int[10]_i_1_n_0                                                                                                                       |                                                                                                                                                     |                4 |             13 |
|  Inst_system_clocks/sysclk_x2_o                                                         |                                                                                                                                                              | ipbus/udp_if/internal_ram_shim/p_0_in                                                                                                               |                2 |             13 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/internal_ram_shim/end_address_buf[1]                                                                                                            | Inst_system_clocks/rsto_125                                                                                                                         |                4 |             13 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/internal_ram_shim/end_address_buf[0]                                                                                                            | Inst_system_clocks/rsto_125                                                                                                                         |                2 |             13 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/ARP/buf_to_load_int[47]_i_1_n_0                                                                                                                 | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                |                3 |             14 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_COUNT                                            | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                       |                5 |             14 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_1_n_0                              | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                4 |             14 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                 |                                                                                                                                                     |                2 |             14 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_main/rxram_busy_int_i_1_n_0                                                                                                                  | Inst_system_clocks/rsto_125                                                                                                                         |                4 |             14 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT[0]_1                                        | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                3 |             15 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_reset_reg_0                                 |                4 |             15 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 |                                                                                                                                                              | eth_mac_block_1/user_side_FIFO/rx_fifo_i/a_rst                                                                                                      |                5 |             15 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/status_buffer/next_pkt_id_int0                                                                                                                  | Inst_system_clocks/rsto_125                                                                                                                         |                6 |             16 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr                         |                                                                                                                                                     |                4 |             16 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/rx_packet_parser/reliable_data                                                                                                                  | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                |                5 |             16 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/resend/resend_pkt_id_int                                                                                                                        | ipbus/udp_if/resend/resend_pkt_id_int[15]_i_1_n_0                                                                                                   |                2 |             16 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__71_1[0]       | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                2 |             16 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/E[0]                                                        | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                2 |             16 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/sample_int_re                                               |                                                                                                                                                     |                2 |             16 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/E[0]                                     | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                6 |             16 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/GOOD_FRAME_INT_reg[0]                           | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_out                                               |                2 |             16 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_transactor/pkt_id_buf[9]                                                                                                                     | Inst_system_clocks/rsto_125                                                                                                                         |                4 |             16 |
|  Inst_system_clocks/clko_ipb                                                            | ipbus/trans/iface/rctr01_out                                                                                                                                 | ipbus/trans/iface/rctr0                                                                                                                             |                4 |             16 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_transactor/pkt_id_buf[8]                                                                                                                     | Inst_system_clocks/rsto_125                                                                                                                         |                4 |             16 |
|  Inst_system_clocks/clko_ipb                                                            | ipbus/trans/iface/wctr0                                                                                                                                      | ipbus/trans/iface/p_0_in                                                                                                                            |                4 |             16 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_transactor/pkt_id_buf[7]                                                                                                                     | Inst_system_clocks/rsto_125                                                                                                                         |                3 |             16 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_transactor/pkt_id_buf[6]                                                                                                                     | Inst_system_clocks/rsto_125                                                                                                                         |                4 |             16 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_transactor/pkt_id_buf[5]                                                                                                                     | Inst_system_clocks/rsto_125                                                                                                                         |                4 |             16 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_transactor/pkt_id_buf[4]                                                                                                                     | Inst_system_clocks/rsto_125                                                                                                                         |                4 |             16 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_transactor/pkt_id_buf[3]                                                                                                                     | Inst_system_clocks/rsto_125                                                                                                                         |                4 |             16 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_transactor/pkt_id_buf[2]                                                                                                                     | Inst_system_clocks/rsto_125                                                                                                                         |                4 |             16 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_transactor/pkt_id_buf[1]                                                                                                                     | Inst_system_clocks/rsto_125                                                                                                                         |                3 |             16 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_transactor/pkt_id_buf[15][15]_i_1_n_0                                                                                                        | Inst_system_clocks/rsto_125                                                                                                                         |                3 |             16 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_transactor/pkt_id_buf[14]                                                                                                                    | Inst_system_clocks/rsto_125                                                                                                                         |                4 |             16 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_transactor/pkt_id_buf[13]                                                                                                                    | Inst_system_clocks/rsto_125                                                                                                                         |                4 |             16 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_transactor/pkt_id_buf[12]                                                                                                                    | Inst_system_clocks/rsto_125                                                                                                                         |                4 |             16 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_transactor/pkt_id_buf[10]                                                                                                                    | Inst_system_clocks/rsto_125                                                                                                                         |                3 |             16 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_transactor/pkt_id_buf[11]                                                                                                                    | Inst_system_clocks/rsto_125                                                                                                                         |                4 |             16 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_transactor/pkt_id_buf[0]                                                                                                                     | Inst_system_clocks/rsto_125                                                                                                                         |                4 |             16 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/rx_packet_parser/pkt_data[126]__0_i_1_n_0                                                                                                       |                                                                                                                                                     |                2 |             16 |
|  clk_base_xc7a_i_IBUF_BUFG                                                              |                                                                                                                                                              | Inst_system_clocks/clkdiv/clear                                                                                                                     |                5 |             17 |
|  Inst_system_clocks/clko_ipb                                                            |                                                                                                                                                              | Inst_system_clocks/rsto_ipb                                                                                                                         |                4 |             17 |
|  Inst_system_clocks/sysclk_x2_o                                                         |                                                                                                                                                              | eth_mac_block_1/user_side_FIFO/rx_fifo_i/b_rst                                                                                                      |                7 |             17 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_en                                                                                                               |                                                                                                                                                     |                4 |             19 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/ARP/buf_to_load_int[47]_i_1_n_0                                                                                                                 |                                                                                                                                                     |                5 |             19 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          |                                                                                                                                                              | eth_mac_block_1/user_side_FIFO/tx_fifo_i/b_rst                                                                                                      |                5 |             20 |
|  Inst_system_clocks/sysclk_x2_o                                                         |                                                                                                                                                              | ipbus/udp_if/rx_ram_mux/dia[7]_i_1_n_0                                                                                                              |                7 |             20 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/rx_packet_parser/reliable_data                                                                                                                  |                                                                                                                                                     |                5 |             22 |
|  Inst_system_clocks/sysclk_x2_o                                                         |                                                                                                                                                              | eth_mac_block_1/user_side_FIFO/tx_fifo_i/a_rst                                                                                                      |                9 |             22 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PREAMBLE_reg_0                                          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_out                                               |                6 |             22 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_en                                                                                                               | eth_mac_block_1/user_side_FIFO/tx_fifo_i/b_rst                                                                                                      |               11 |             24 |
|  Inst_system_clocks/sysclk_o                                                            |                                                                                                                                                              |                                                                                                                                                     |                7 |             25 |
|  Inst_system_clocks/sysclk_x2_o                                                         | eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_en                                                                                                               |                                                                                                                                                     |                5 |             25 |
|  Inst_system_clocks/sysclk_x2_o                                                         |                                                                                                                                                              | ipbus/udp_if/RARP_block/counter_int[23]_i_1_n_0                                                                                                     |                8 |             27 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/INT_IFG_DELAY                        | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |                7 |             28 |
|  Inst_system_clocks/clko_ipb                                                            | ipbus/trans/sm/tx_hdr                                                                                                                                        |                                                                                                                                                     |               14 |             29 |
|  Inst_system_clocks/clko_ipb                                                            | ipbus/trans/sm/rmw_write                                                                                                                                     |                                                                                                                                                     |               13 |             32 |
|  Inst_system_clocks/clko_ipb                                                            | ipbus/trans/sm/rmw_result[31]_i_1_n_0                                                                                                                        |                                                                                                                                                     |               16 |             32 |
|  Inst_system_clocks/clko_ipb                                                            | ipbus/trans/sm/ack                                                                                                                                           |                                                                                                                                                     |               10 |             32 |
|  Inst_system_clocks/clko_ipb                                                            | ipbus/trans/iface/rxf0                                                                                                                                       |                                                                                                                                                     |               10 |             32 |
|  Inst_system_clocks/clko_ipb                                                            | ipbus/trans/iface/hlen0                                                                                                                                      |                                                                                                                                                     |               10 |             32 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC[31]_i_2_n_0                                    | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/SR[0]                                          |                8 |             32 |
|  Inst_system_clocks/clko_ipb                                                            | master_fir_i/x[31]_i_1_n_0                                                                                                                                   |                                                                                                                                                     |                7 |             32 |
|  Inst_system_clocks/clko_ipb                                                            | master_fir_i/y_out[31]_i_1_n_0                                                                                                                               |                                                                                                                                                     |                9 |             32 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/RARP_block/tick                                                                                                                                 | Inst_system_clocks/rsto_125                                                                                                                         |                6 |             32 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/payload/ipbus_hdr_int0                                                                                                                          | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                |               10 |             32 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/IPADDR/IP_addr_rx_int                                                                                                                           | ipbus/udp_if/IPADDR/IP_addr_rx_int[31]_i_1_n_0                                                                                                      |                4 |             32 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/IPADDR/IP_addr_rx_vld                                                                                                                           | Inst_system_clocks/rsto_125                                                                                                                         |                9 |             32 |
|  Inst_system_clocks/sysclk_x2_o                                                         | eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tvalid                                                                                                 |                                                                                                                                                     |                7 |             35 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/rx_packet_parser/pkt_data[31]_i_1_n_0                                                                                                           |                                                                                                                                                     |                7 |             36 |
|  Inst_system_clocks/sysclk_x2_o                                                         |                                                                                                                                                              | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                |               25 |             38 |
|  Inst_system_clocks/clko_ipb                                                            |                                                                                                                                                              |                                                                                                                                                     |               16 |             38 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/rx_packet_parser/pkt_data[31]__0_i_1_n_0                                                                                                        | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                |                9 |             39 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/rx_packet_parser/pkt_data[31]__0_i_1_n_0                                                                                                        |                                                                                                                                                     |                7 |             40 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/rx_packet_parser/pkt_data[126]__0_i_1_n_0                                                                                                       | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                |                9 |             52 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 |                                                                                                                                                              | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_out                                               |               19 |             56 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/rx_packet_parser/pkt_data[31]_i_1_n_0                                                                                                           | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                |               12 |             71 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 |                                                                                                                                                              |                                                                                                                                                     |               21 |             75 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable                                                                                        | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_out                                               |               24 |             78 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/status_buffer/history[6]_i_1_n_0                                                                                                                | ipbus/udp_if/status_buffer/history[126]_i_1_n_0                                                                                                     |               21 |             90 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_0 | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/rx_enable                                                                                        |                                                                                                                                                     |               20 |             97 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          |                                                                                                                                                              | eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_out                                               |               27 |            109 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/tx_main/ipbus_out_valid                                                                                                                         | Inst_system_clocks/rsto_125                                                                                                                         |               34 |            128 |
|  Inst_system_clocks/sysclk_x2_o                                                         | ipbus/udp_if/status_buffer/ipbus_in[127]_i_2_n_0                                                                                                             | ipbus/udp_if/status_buffer/ipbus_in[127]_i_1_n_0                                                                                                    |               35 |            128 |
|  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/CLK          |                                                                                                                                                              |                                                                                                                                                     |               46 |            156 |
|  Inst_system_clocks/clko_ipb                                                            | master_fir_i/p_data[0]                                                                                                                                       | Inst_system_clocks/rsto_ipb                                                                                                                         |               53 |            160 |
|  Inst_system_clocks/sysclk_x2_o                                                         |                                                                                                                                                              | Inst_system_clocks/rsto_125                                                                                                                         |               51 |            162 |
|  Inst_system_clocks/sysclk_x2_o                                                         | eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tvalid                                                                                                 | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                |               37 |            163 |
|  Inst_system_clocks/sysclk_x2_o                                                         |                                                                                                                                                              |                                                                                                                                                     |              254 |            832 |
+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


