Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue May 09 23:31:03 2017
| Host         : Acer-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing -file ./report/dateport_timing_synth.rpt
| Design       : dateport
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 grp_dateport_update_C3_fu_366/S2_y_addr13_cast_reg_1609_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S2_y_U/dateport_S2_y_ram_U/ram_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 4.046ns (50.945%)  route 3.896ns (49.055%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 11.607 - 10.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18824, unset)        1.737     1.737    grp_dateport_update_C3_fu_366/ap_clk
                         FDRE                                         r  grp_dateport_update_C3_fu_366/S2_y_addr13_cast_reg_1609_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     2.255 r  grp_dateport_update_C3_fu_366/S2_y_addr13_cast_reg_1609_reg[1]/Q
                         net (fo=2, unplaced)         0.481     2.736    grp_dateport_update_C3_fu_366/S2_y_addr13_cast_reg_1609[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     3.031 r  grp_dateport_update_C3_fu_366/S2_y_addr7_reg_1681[7]_i_9/O
                         net (fo=1, unplaced)         0.000     3.031    grp_dateport_update_C3_fu_366/S2_y_addr7_reg_1681[7]_i_9_n_25
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.674 r  grp_dateport_update_C3_fu_366/S2_y_addr7_reg_1681_reg[7]_i_2/O[3]
                         net (fo=3, unplaced)         0.636     4.310    grp_dateport_update_C3_fu_366/S2_y_addr6_fu_902_p2[3]
                         LUT2 (Prop_lut2_I1_O)        0.307     4.617 r  grp_dateport_update_C3_fu_366/S2_y_addr7_reg_1681[7]_i_6/O
                         net (fo=1, unplaced)         0.000     4.617    grp_dateport_update_C3_fu_366/S2_y_addr7_reg_1681[7]_i_6_n_25
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.130 r  grp_dateport_update_C3_fu_366/S2_y_addr7_reg_1681_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.130    grp_dateport_update_C3_fu_366/S2_y_addr7_reg_1681_reg[7]_i_1_n_25
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.467 r  grp_dateport_update_C3_fu_366/S2_y_addr7_reg_1681_reg[10]_i_2/O[1]
                         net (fo=3, unplaced)         0.629     6.096    grp_dateport_update_C3_fu_366/S2_y_addr7_fu_934_p2[9]
                         LUT3 (Prop_lut3_I1_O)        0.306     6.402 r  grp_dateport_update_C3_fu_366/ram_reg_0_i_213/O
                         net (fo=1, unplaced)         0.000     6.402    grp_dateport_update_C3_fu_366/ram_reg_0_i_213_n_25
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.980 r  grp_dateport_update_C3_fu_366/ram_reg_0_i_126/O[2]
                         net (fo=1, unplaced)         0.452     7.432    grp_dateport_update_C3_fu_366/ram_reg_0_i_126_n_30
                         LUT5 (Prop_lut5_I0_O)        0.301     7.733 r  grp_dateport_update_C3_fu_366/ram_reg_0_i_70__0/O
                         net (fo=1, unplaced)         0.449     8.182    grp_dateport_update_C3_fu_366/ram_reg_0_i_70__0_n_25
                         LUT6 (Prop_lut6_I2_O)        0.124     8.306 r  grp_dateport_update_C3_fu_366/ram_reg_0_i_27__4/O
                         net (fo=1, unplaced)         0.449     8.755    grp_dateport_S2_pool_fu_502/ap_CS_fsm_reg[9]_3
                         LUT3 (Prop_lut3_I2_O)        0.124     8.879 r  grp_dateport_S2_pool_fu_502/ram_reg_0_i_3__4/O
                         net (fo=2, unplaced)         0.800     9.679    S2_y_U/dateport_S2_y_ram_U/addr0[10]
                         RAMB36E1                                     r  S2_y_U/dateport_S2_y_ram_U/ram_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=18824, unset)        1.607    11.607    S2_y_U/dateport_S2_y_ram_U/ap_clk
                         RAMB36E1                                     r  S2_y_U/dateport_S2_y_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000    11.607    
                         clock uncertainty           -0.035    11.572    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    11.006    S2_y_U/dateport_S2_y_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         11.006    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  1.327    




