// (C) 1992-2019 Intel Corporation.                            
// Intel, the Intel logo, Intel, MegaCore, NIOS II, Quartus and TalkBack words    
// and logos are trademarks of Intel Corporation or its subsidiaries in the U.S.  
// and/or other countries. Other marks and brands may be claimed as the property  
// of others. See Trademarks on intel.com for full list of Intel trademarks or    
// the Trademarks & Brands Names Database (if Intel) or See www.Intel.com/legal (if Altera) 
// Your use of Intel Corporation's design tools, logic functions and other        
// software and tools, and its AMPP partner logic functions, and any output       
// files any of the foregoing (including device programming or simulation         
// files), and any associated documentation or information are expressly subject  
// to the terms and conditions of the Altera Program License Subscription         
// Agreement, Intel MegaCore Function License Agreement, or other applicable      
// license agreement, including, without limitation, that your use is for the     
// sole purpose of programming logic devices manufactured by Intel and sold by    
// Intel or its authorized distributors.  Please refer to the applicable          
// agreement for further details.                                                 

// Generated by Intel(R) HLS Compiler, Version 19.4.0 Build 64

typedef struct packed {
 logic [63:0] RY_IDX;
 logic [63:0] RV_IDX;
 logic [63:0] RU_IDX;
 logic [63:0] RGB2YUV_SHIFT;
 logic [63:0] GY_IDX;
 logic [63:0] GV_IDX;
 logic [63:0] GU_IDX;
 logic [63:0] BY_IDX;
 logic [63:0] BV_IDX;
 logic [63:0] BU_IDX;
 logic [63:0] rgb2yuv;
 logic [31:0] __padding$384;
 logic [31:0] srcStride;
 logic [31:0] chromStride;
 logic [31:0] lumStride;
 logic [31:0] height;
 logic [31:0] width;
 logic [63:0] vdst;
 logic [63:0] udst;
 logic [63:0] ydst;
 logic [63:0] src;
} struct_ff_rgb24toyv12_c_inputs;



