[INF:CM0023] Creating log file ../../../build/tests/YosysVerx/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] vexriscv.demo.GenFull.v:51: No timescale set for "InstructionCache".

[WRN:PA0205] vexriscv.demo.GenFull.v:357: No timescale set for "DataCache".

[WRN:PA0205] vexriscv.demo.GenFull.v:1059: No timescale set for "vexriscv.demo.GenFull".

[INF:CP0300] Compilation...

[INF:CP0303] vexriscv.demo.GenFull.v:357: Compile module "work@DataCache".

[INF:CP0303] vexriscv.demo.GenFull.v:51: Compile module "work@InstructionCache".

[INF:CP0303] vexriscv.demo.GenFull.v:1059: Compile module "work@vexriscv.demo.GenFull".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[NTE:CP0309] vexriscv.demo.GenFull.v:366: Implicit port type (wire) for "io_cpu_memory_isWrite",
there are 9 more instances of this message.

[NTE:CP0309] vexriscv.demo.GenFull.v:60: Implicit port type (wire) for "io_cpu_fetch_data",
there are 15 more instances of this message.

[NTE:CP0309] vexriscv.demo.GenFull.v:1069: Implicit port type (wire) for "debug_resetOut",
there are 9 more instances of this message.

[INF:EL0526] Design Elaboration...


