// Generated by CIRCT firtool-1.44.0
// Standard header to adapt well known macros to our needs.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

module Decode(	// @[<stdin>:3:10]
  input         clock,	// @[<stdin>:4:11]
                reset,	// @[<stdin>:5:11]
  input  [31:0] io_inst,	// @[cpu/src/unit/Decode.scala:27:16]
  output        io_bundleCtrl_isJump,	// @[cpu/src/unit/Decode.scala:27:16]
                io_bundleCtrl_isBranch,	// @[cpu/src/unit/Decode.scala:27:16]
  output [6:0]  io_bundleCtrl_opcode,	// @[cpu/src/unit/Decode.scala:27:16]
  output [4:0]  io_bundleReg_rs1,	// @[cpu/src/unit/Decode.scala:27:16]
                io_bundleReg_rs2,	// @[cpu/src/unit/Decode.scala:27:16]
                io_bundleReg_rd,	// @[cpu/src/unit/Decode.scala:27:16]
  output [31:0] io_imm	// @[cpu/src/unit/Decode.scala:27:16]
);

  wire _GEN = io_inst[6:0] == 7'h73;	// @[cpu/src/unit/Decode.scala:38:22, :40:21]
  wire _GEN_0 = io_inst[6:0] == 7'h13;	// @[cpu/src/unit/Decode.scala:38:22, :40:21]
  `ifndef SYNTHESIS	// @[cpu/src/unit/Decode.scala:42:19]
    always @(posedge clock) begin	// @[cpu/src/unit/Decode.scala:42:19]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[cpu/src/unit/Decode.scala:40:21, :42:19]
        $fwrite(32'h80000002, "ebreak");	// @[cpu/src/unit/Decode.scala:42:19]
      if ((`PRINTF_COND_) & ~_GEN & _GEN_0 & ~reset)	// @[cpu/src/unit/Decode.scala:40:21, :42:19, :45:19]
        $fwrite(32'h80000002, "addi");	// @[cpu/src/unit/Decode.scala:42:19, :45:19]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_bundleCtrl_isJump = 1'h0;	// @[<stdin>:3:10, cpu/src/unit/Decode.scala:34:29]
  assign io_bundleCtrl_isBranch = 1'h0;	// @[<stdin>:3:10, cpu/src/unit/Decode.scala:34:29]
  assign io_bundleCtrl_opcode = io_inst[6:0];	// @[<stdin>:3:10, cpu/src/unit/Decode.scala:38:22]
  assign io_bundleReg_rs1 = io_inst[19:15];	// @[<stdin>:3:10, cpu/src/unit/Decode.scala:29:32]
  assign io_bundleReg_rs2 = io_inst[24:20];	// @[<stdin>:3:10, cpu/src/unit/Decode.scala:30:32]
  assign io_bundleReg_rd = io_inst[11:7];	// @[<stdin>:3:10, cpu/src/unit/Decode.scala:31:31]
  assign io_imm = _GEN | ~_GEN_0 ? 32'h0 : {{20{io_inst[31]}}, io_inst[31:20]};	// @[<stdin>:3:10, cpu/src/unit/Decode.scala:33:26, :40:21, cpu/src/utils/DecodeUtils.scala:11:{32,37,43,51}]
endmodule

