Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Jun 06 13:28:18 2023
| Host         : LAPTOP-80SBIOPI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    77 |
| Minimum Number of register sites lost to control set restrictions |   174 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             382 |          123 |
| No           | No                    | Yes                    |              59 |           33 |
| No           | Yes                   | No                     |             876 |          218 |
| Yes          | No                    | No                     |             637 |          184 |
| Yes          | No                    | Yes                    |              99 |           37 |
| Yes          | Yes                   | No                     |             325 |          118 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                          |                                                                          Enable Signal                                                                         |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                         |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2_n_0                                                                                        |                1 |              2 |
|  design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/a1/over |                                                                                                                                                                |                                                                                                                                                         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]     |                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]   |                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      |                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/TTS/inst/UART_LITE_TX_v1_0_uart_tx_inst/ut/done0                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/tx_state[3]_i_1_n_0                                                                                        | design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/sclk_i_2_n_0                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        |                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/TTS/inst/UART_LITE_TX_v1_0_uart_tx_inst/ut/cnt_message[4]_i_1_n_0                                                                                   | design_1_i/TTS/inst/UART_LITE_TX_v1_0_uart_tx_inst/ut/done0                                                                                             |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/a1/cnt_message[4]_i_2_n_0                                                                               | design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/a1/r_start7_out                                                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/JQ_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/a1/cnt_message[4]_i_2_n_0                                                                                | design_1_i/JQ_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/a1/r_start7_out                                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/PM_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/a1/cnt_message[4]_i_2_n_0                                                                                | design_1_i/PM_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/a1/r_start7_out                                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                     | design_1_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_bit[5]_i_1_n_0                                                                                         | design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/a1/message[7]_i_1_n_0                                                                                   |                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                  | design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_nus[7]_i_1_n_0                                                                                         | design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0                                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/PM_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/a1/message[7]_i_1_n_0                                                                                    |                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/JQ_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/a1/message[7]_i_1_n_0                                                                                    |                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/shift_in_reg[7]_i_1_n_0                                                                                    |                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/TTS/inst/UART_LITE_TX_v1_0_uart_tx_inst/ut/done0                                                                                                    |                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                         |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                         |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                     | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                   |                7 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]      |                                                                                                                                                         |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                   |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_20ms[20]_i_1_n_0                                                                                       | design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0                                                                                 |                9 |             21 |
|  design_1_i/JQ_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/a1/over  |                                                                                                                                                                |                                                                                                                                                         |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/cnt_2s[27]_i_1_n_0                                                                                         | design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0                                                                                 |               14 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ASR/inst/ASR_rcv_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                     | design_1_i/ASR/inst/ASR_rcv_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/TTS/inst/UART_LITE_TX_v1_0_uart_tx_inst/slv_reg_rden                                                                                                | design_1_i/TTS/inst/UART_LITE_TX_v1_0_uart_tx_inst/axi_awready_i_1_n_0                                                                                  |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/PM_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/slv_reg_rden                                                                                             | design_1_i/PM_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/PM/inst/PM_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                           | design_1_i/PM/inst/PM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                             |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg_rden                                                                                                  | design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg4[0]_i_1_n_0                                                                                    |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/slv_reg_rden                                                                                            | design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/t_h_data[39]_i_1_n_0                                                                                       | design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0                                                                                 |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/JQ_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/slv_reg_rden                                                                                             | design_1_i/JQ_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/JQ/inst/jiaquan_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                      | design_1_i/JQ/inst/jiaquan_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                        |               20 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/PM_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/a1/cnt_clk[32]_i_1_n_0                                                                                   |                                                                                                                                                         |               15 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/TTS/inst/UART_LITE_TX_v1_0_uart_tx_inst/ut/cnt_clk[32]_i_1_n_0                                                                                      |                                                                                                                                                         |               12 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/JQ_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/a1/cnt_clk[32]_i_1_n_0                                                                                   |                                                                                                                                                         |               13 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/a1/cnt_clk[32]_i_1_n_0                                                                                  |                                                                                                                                                         |               18 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/sm/div[32]_i_1_n_0                                                                                            |                                                                                                                                                         |               13 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                         |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                           |                                                                                                                                                         |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                            |                                                                                                                                                         |                8 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/ASR_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                              |               19 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/PM_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |               16 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/PM/inst/PM_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                             |               15 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/JQ_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |               13 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                         |               12 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                         |               13 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0] |                                                                                                                                                         |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                         |                8 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                         |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                         |               10 |             47 |
|  design_1_i/PM_UART_RX/inst/UART_xfh_v1_0_S00_AXI_inst/a1/over  |                                                                                                                                                                |                                                                                                                                                         |               17 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/DHT11/inst/DHT11_IP_v1_0_S00_AXI_inst/u1/dht11_data_r1_reg_0                                                                                 |               34 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               20 |             69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/ASR/inst/ASR_rcv_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |               19 |            103 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/TTS/inst/UART_LITE_TX_v1_0_uart_tx_inst/axi_awready_i_1_n_0                                                                                  |               36 |            103 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/OLED/inst/SPI_MOSI_v1_0_SPI_MOSI_inst/slv_reg4[0]_i_1_n_0                                                                                    |               31 |            169 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                | design_1_i/JQ/inst/jiaquan_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                        |               34 |            233 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                 |                                                                                                                                                                |                                                                                                                                                         |               97 |            304 |
+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


