vendor_name = ModelSim
source_file = 1, /home/ks6n19/Documents/project/behavioural/razzle.sv
source_file = 1, /home/ks6n19/Documents/project/behavioural/ahb_interconnect.sv
source_file = 1, /home/ks6n19/Documents/project/behavioural/ahb_pixel_memory.sv
source_file = 1, /home/ks6n19/Documents/project/behavioural/ahb_ram.sv
source_file = 1, /home/ks6n19/Documents/project/behavioural/ahb_switches.sv
source_file = 1, /home/ks6n19/Documents/project/behavioural/arm_soc.sv
source_file = 1, /home/ks6n19/Documents/project/behavioural/CORTEXM0DS.sv
source_file = 1, /home/ks6n19/Documents/project/behavioural/cortexm0ds_logic.sv
source_file = 1, /home/ks6n19/Documents/project/behavioural/de1_soc_wrapper.sv
source_file = 1, /home/ks6n19/Documents/project/behavioural/code.hex
source_file = 1, code.hex
source_file = 1, /srv/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /srv/intelFPGA/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /srv/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /srv/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /srv/intelFPGA/16.1/quartus/libraries/megafunctions/aglobal161.inc
source_file = 1, /srv/intelFPGA/16.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /srv/intelFPGA/16.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /srv/intelFPGA/16.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /srv/intelFPGA/16.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /srv/intelFPGA/16.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/ks6n19/Documents/project/db/altsyncram_6ot1.tdf
source_file = 1, /home/ks6n19/Documents/project/db/de1_soc_wrapper.ram0_ahb_pixel_memory_4146d53f.hdl.mif
source_file = 1, /home/ks6n19/Documents/project/db/decode_3na.tdf
source_file = 1, /home/ks6n19/Documents/project/db/mux_chb.tdf
source_file = 1, /home/ks6n19/Documents/project/db/altsyncram_nms1.tdf
source_file = 1, /home/ks6n19/Documents/project/db/de1_soc_wrapper.ram0_ahb_ram_41fd0858.hdl.mif
design_name = de1_soc_wrapper
instance = comp, \LEDR[0]~output , LEDR[0]~output, de1_soc_wrapper, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, de1_soc_wrapper, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, de1_soc_wrapper, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, de1_soc_wrapper, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, de1_soc_wrapper, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, de1_soc_wrapper, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, de1_soc_wrapper, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, de1_soc_wrapper, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, de1_soc_wrapper, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, de1_soc_wrapper, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, de1_soc_wrapper, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, de1_soc_wrapper, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, de1_soc_wrapper, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, de1_soc_wrapper, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, de1_soc_wrapper, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, de1_soc_wrapper, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, de1_soc_wrapper, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, de1_soc_wrapper, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, de1_soc_wrapper, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, de1_soc_wrapper, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, de1_soc_wrapper, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, de1_soc_wrapper, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, de1_soc_wrapper, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, de1_soc_wrapper, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, de1_soc_wrapper, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, de1_soc_wrapper, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, de1_soc_wrapper, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, de1_soc_wrapper, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, de1_soc_wrapper, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, de1_soc_wrapper, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, de1_soc_wrapper, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, de1_soc_wrapper, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, de1_soc_wrapper, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, de1_soc_wrapper, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, de1_soc_wrapper, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, de1_soc_wrapper, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, de1_soc_wrapper, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, de1_soc_wrapper, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, de1_soc_wrapper, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, de1_soc_wrapper, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, de1_soc_wrapper, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, de1_soc_wrapper, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, de1_soc_wrapper, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, de1_soc_wrapper, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, de1_soc_wrapper, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, de1_soc_wrapper, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, de1_soc_wrapper, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, de1_soc_wrapper, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, de1_soc_wrapper, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, de1_soc_wrapper, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, de1_soc_wrapper, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, de1_soc_wrapper, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, de1_soc_wrapper, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, de1_soc_wrapper, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, de1_soc_wrapper, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, de1_soc_wrapper, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, de1_soc_wrapper, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, de1_soc_wrapper, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, de1_soc_wrapper, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, de1_soc_wrapper, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, de1_soc_wrapper, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, de1_soc_wrapper, 1
instance = comp, \VGA_HS~output , VGA_HS~output, de1_soc_wrapper, 1
instance = comp, \VGA_VS~output , VGA_VS~output, de1_soc_wrapper, 1
instance = comp, \VGA_CLK~output , VGA_CLK~output, de1_soc_wrapper, 1
instance = comp, \VGA_BLANK_N~output , VGA_BLANK_N~output, de1_soc_wrapper, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, de1_soc_wrapper, 1
instance = comp, \CLOCK_50~inputCLKENA0 , CLOCK_50~inputCLKENA0, de1_soc_wrapper, 1
instance = comp, \tick_count[0]~0 , tick_count[0]~0, de1_soc_wrapper, 1
instance = comp, \KEY[2]~input , KEY[2]~input, de1_soc_wrapper, 1
instance = comp, \KEY[2]~inputCLKENA0 , KEY[2]~inputCLKENA0, de1_soc_wrapper, 1
instance = comp, \tick_count[0] , tick_count[0], de1_soc_wrapper, 1
instance = comp, \Add0~97 , Add0~97, de1_soc_wrapper, 1
instance = comp, \tick_count[1] , tick_count[1], de1_soc_wrapper, 1
instance = comp, \Add0~93 , Add0~93, de1_soc_wrapper, 1
instance = comp, \tick_count[2] , tick_count[2], de1_soc_wrapper, 1
instance = comp, \Add0~89 , Add0~89, de1_soc_wrapper, 1
instance = comp, \tick_count[3] , tick_count[3], de1_soc_wrapper, 1
instance = comp, \Add0~85 , Add0~85, de1_soc_wrapper, 1
instance = comp, \tick_count[4] , tick_count[4], de1_soc_wrapper, 1
instance = comp, \Add0~81 , Add0~81, de1_soc_wrapper, 1
instance = comp, \tick_count[5] , tick_count[5], de1_soc_wrapper, 1
instance = comp, \Add0~77 , Add0~77, de1_soc_wrapper, 1
instance = comp, \tick_count[6] , tick_count[6], de1_soc_wrapper, 1
instance = comp, \Add0~73 , Add0~73, de1_soc_wrapper, 1
instance = comp, \tick_count[7] , tick_count[7], de1_soc_wrapper, 1
instance = comp, \Add0~69 , Add0~69, de1_soc_wrapper, 1
instance = comp, \tick_count[8] , tick_count[8], de1_soc_wrapper, 1
instance = comp, \Add0~65 , Add0~65, de1_soc_wrapper, 1
instance = comp, \tick_count[9] , tick_count[9], de1_soc_wrapper, 1
instance = comp, \Add0~61 , Add0~61, de1_soc_wrapper, 1
instance = comp, \tick_count[10] , tick_count[10], de1_soc_wrapper, 1
instance = comp, \Add0~57 , Add0~57, de1_soc_wrapper, 1
instance = comp, \tick_count[11] , tick_count[11], de1_soc_wrapper, 1
instance = comp, \Add0~53 , Add0~53, de1_soc_wrapper, 1
instance = comp, \tick_count[12] , tick_count[12], de1_soc_wrapper, 1
instance = comp, \Add0~49 , Add0~49, de1_soc_wrapper, 1
instance = comp, \tick_count[13] , tick_count[13], de1_soc_wrapper, 1
instance = comp, \Add0~45 , Add0~45, de1_soc_wrapper, 1
instance = comp, \tick_count[14] , tick_count[14], de1_soc_wrapper, 1
instance = comp, \Add0~41 , Add0~41, de1_soc_wrapper, 1
instance = comp, \tick_count[15] , tick_count[15], de1_soc_wrapper, 1
instance = comp, \Add0~37 , Add0~37, de1_soc_wrapper, 1
instance = comp, \tick_count[16] , tick_count[16], de1_soc_wrapper, 1
instance = comp, \Add0~33 , Add0~33, de1_soc_wrapper, 1
instance = comp, \tick_count[17] , tick_count[17], de1_soc_wrapper, 1
instance = comp, \Add0~29 , Add0~29, de1_soc_wrapper, 1
instance = comp, \tick_count[18] , tick_count[18], de1_soc_wrapper, 1
instance = comp, \Add0~25 , Add0~25, de1_soc_wrapper, 1
instance = comp, \tick_count[19] , tick_count[19], de1_soc_wrapper, 1
instance = comp, \Add0~21 , Add0~21, de1_soc_wrapper, 1
instance = comp, \tick_count[20] , tick_count[20], de1_soc_wrapper, 1
instance = comp, \Add0~17 , Add0~17, de1_soc_wrapper, 1
instance = comp, \tick_count[21] , tick_count[21], de1_soc_wrapper, 1
instance = comp, \Add0~13 , Add0~13, de1_soc_wrapper, 1
instance = comp, \tick_count[22] , tick_count[22], de1_soc_wrapper, 1
instance = comp, \Add0~5 , Add0~5, de1_soc_wrapper, 1
instance = comp, \tick_count[23] , tick_count[23], de1_soc_wrapper, 1
instance = comp, \Add0~9 , Add0~9, de1_soc_wrapper, 1
instance = comp, \tick_count[24] , tick_count[24], de1_soc_wrapper, 1
instance = comp, \Add0~1 , Add0~1, de1_soc_wrapper, 1
instance = comp, \tick_count[25] , tick_count[25], de1_soc_wrapper, 1
instance = comp, \heartbeat~0 , heartbeat~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O5t2z4~DUPLICATE , soc_inst|m0_1|u_logic|O5t2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aok2z4~DUPLICATE , soc_inst|m0_1|u_logic|Aok2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tki2z4 , soc_inst|m0_1|u_logic|Tki2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nsk2z4~DUPLICATE , soc_inst|m0_1|u_logic|Nsk2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M9pvx4~0 , soc_inst|m0_1|u_logic|M9pvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S5pvx4 , soc_inst|m0_1|u_logic|S5pvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Emi2z4 , soc_inst|m0_1|u_logic|Emi2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xx2wx4 , soc_inst|m0_1|u_logic|Xx2wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ffj2z4~DUPLICATE , soc_inst|m0_1|u_logic|Ffj2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hdh2z4~0 , soc_inst|m0_1|u_logic|Hdh2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ark2z4 , soc_inst|m0_1|u_logic|Ark2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z1ewx4~0 , soc_inst|m0_1|u_logic|Z1ewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fij2z4 , soc_inst|m0_1|u_logic|Fij2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G2lwx4~0 , soc_inst|m0_1|u_logic|G2lwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Howvx4~0 , soc_inst|m0_1|u_logic|Howvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G2lwx4 , soc_inst|m0_1|u_logic|G2lwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pcyvx4 , soc_inst|m0_1|u_logic|Pcyvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C9yvx4 , soc_inst|m0_1|u_logic|C9yvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dplwx4~0 , soc_inst|m0_1|u_logic|Dplwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cllwx4~0 , soc_inst|m0_1|u_logic|Cllwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hdh2z4~1 , soc_inst|m0_1|u_logic|Hdh2z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A4t2z4~DUPLICATE , soc_inst|m0_1|u_logic|A4t2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Socwx4~0 , soc_inst|m0_1|u_logic|Socwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q5c2z4~0 , soc_inst|m0_1|u_logic|Q5c2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G97wx4~0 , soc_inst|m0_1|u_logic|G97wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z5pvx4~1 , soc_inst|m0_1|u_logic|Z5pvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sy2wx4~0 , soc_inst|m0_1|u_logic|Sy2wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HSEL_SIGNALS[1]~0 , soc_inst|interconnect_1|HSEL_SIGNALS[1]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|mux_sel[1] , soc_inst|interconnect_1|mux_sel[1], de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hsize_o~0 , soc_inst|m0_1|u_logic|hsize_o~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qfdwx4~0 , soc_inst|m0_1|u_logic|Qfdwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kfd2z4~0 , soc_inst|m0_1|u_logic|Kfd2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Duc2z4~0 , soc_inst|m0_1|u_logic|Duc2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U2x2z4~DUPLICATE , soc_inst|m0_1|u_logic|U2x2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H9i2z4~DUPLICATE , soc_inst|m0_1|u_logic|H9i2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B8c2z4~0 , soc_inst|m0_1|u_logic|B8c2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Orewx4~0 , soc_inst|m0_1|u_logic|Orewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ibrwx4~0 , soc_inst|m0_1|u_logic|Ibrwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hxx2z4 , soc_inst|m0_1|u_logic|Hxx2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ju5wx4 , soc_inst|m0_1|u_logic|Ju5wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vbovx4~0 , soc_inst|m0_1|u_logic|Vbovx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zlnvx4~0 , soc_inst|m0_1|u_logic|Zlnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nbm2z4 , soc_inst|m0_1|u_logic|Nbm2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lwqvx4~0 , soc_inst|m0_1|u_logic|Lwqvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L8t2z4~DUPLICATE , soc_inst|m0_1|u_logic|L8t2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ncqvx4~0 , soc_inst|m0_1|u_logic|Ncqvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P1c2z4~0 , soc_inst|m0_1|u_logic|P1c2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A0zvx4~0 , soc_inst|m0_1|u_logic|A0zvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z7fwx4~0 , soc_inst|m0_1|u_logic|Z7fwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zzb2z4~0 , soc_inst|m0_1|u_logic|Zzb2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G0c2z4~0 , soc_inst|m0_1|u_logic|G0c2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jyb2z4~0 , soc_inst|m0_1|u_logic|Jyb2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xhiwx4~0 , soc_inst|m0_1|u_logic|Xhiwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jyb2z4~1 , soc_inst|m0_1|u_logic|Jyb2z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jyb2z4~2 , soc_inst|m0_1|u_logic|Jyb2z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G9w2z4 , soc_inst|m0_1|u_logic|G9w2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y9t2z4 , soc_inst|m0_1|u_logic|Y9t2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ahwvx4~0 , soc_inst|m0_1|u_logic|Ahwvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Csewx4~0 , soc_inst|m0_1|u_logic|Csewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pdi2z4 , soc_inst|m0_1|u_logic|Pdi2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eyhvx4~0 , soc_inst|m0_1|u_logic|Eyhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B1vvx4~0 , soc_inst|m0_1|u_logic|B1vvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qp3wx4~0 , soc_inst|m0_1|u_logic|Qp3wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ae6wx4~0 , soc_inst|m0_1|u_logic|Ae6wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ffxvx4~0 , soc_inst|m0_1|u_logic|Ffxvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V1yvx4~0 , soc_inst|m0_1|u_logic|V1yvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Md6wx4~0 , soc_inst|m0_1|u_logic|Md6wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dc6wx4~0 , soc_inst|m0_1|u_logic|Dc6wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dc6wx4~1 , soc_inst|m0_1|u_logic|Dc6wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lny2z4 , soc_inst|m0_1|u_logic|Lny2z4, de1_soc_wrapper, 1
instance = comp, \SW[6]~input , SW[6]~input, de1_soc_wrapper, 1
instance = comp, \KEY[1]~input , KEY[1]~input, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|last_buttons[1]~0 , soc_inst|switches_1|last_buttons[1]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|last_buttons[1] , soc_inst|switches_1|last_buttons[1], de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|always0~0 , soc_inst|switches_1|always0~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|switch_store[1][6] , soc_inst|switches_1|switch_store[1][6], de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|byte0~0 , soc_inst|ram_1|byte0~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|byte_select[0] , soc_inst|ram_1|byte_select[0], de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y1d2z4~0 , soc_inst|m0_1|u_logic|Y1d2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y1d2z4~1 , soc_inst|m0_1|u_logic|Y1d2z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wdxvx4~0 , soc_inst|m0_1|u_logic|Wdxvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y1d2z4~2 , soc_inst|m0_1|u_logic|Y1d2z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K1wvx4 , soc_inst|m0_1|u_logic|K1wvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W28wx4~0 , soc_inst|m0_1|u_logic|W28wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Egkwx4~0 , soc_inst|m0_1|u_logic|Egkwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Df3wx4~3 , soc_inst|m0_1|u_logic|Df3wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Df3wx4~4 , soc_inst|m0_1|u_logic|Df3wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qdj2z4~DUPLICATE , soc_inst|m0_1|u_logic|Qdj2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xiwvx4~0 , soc_inst|m0_1|u_logic|Xiwvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|byte_select[3] , soc_inst|ram_1|byte_select[3], de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H9iwx4~0 , soc_inst|m0_1|u_logic|H9iwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G36wx4~0 , soc_inst|m0_1|u_logic|G36wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O9qvx4~0 , soc_inst|m0_1|u_logic|O9qvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jppvx4~0 , soc_inst|m0_1|u_logic|Jppvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A76wx4~0 , soc_inst|m0_1|u_logic|A76wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O76wx4 , soc_inst|m0_1|u_logic|O76wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W46wx4~0 , soc_inst|m0_1|u_logic|W46wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zoy2z4~DUPLICATE , soc_inst|m0_1|u_logic|Zoy2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M4fwx4~0 , soc_inst|m0_1|u_logic|M4fwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hub3z4 , soc_inst|m0_1|u_logic|Hub3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rsqvx4~0 , soc_inst|m0_1|u_logic|Rsqvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H1rvx4~0 , soc_inst|m0_1|u_logic|H1rvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uaj2z4 , soc_inst|m0_1|u_logic|Uaj2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pkxvx4~0 , soc_inst|m0_1|u_logic|Pkxvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T1xvx4~0 , soc_inst|m0_1|u_logic|T1xvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Na6wx4~0 , soc_inst|m0_1|u_logic|Na6wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yy5wx4~0 , soc_inst|m0_1|u_logic|Yy5wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qx52z4~0 , soc_inst|m0_1|u_logic|Qx52z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hprot_o~4 , soc_inst|m0_1|u_logic|hprot_o~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rngwx4 , soc_inst|m0_1|u_logic|Rngwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jbhwx4~0 , soc_inst|m0_1|u_logic|Jbhwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R8d2z4~0 , soc_inst|m0_1|u_logic|R8d2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ry5wx4~0 , soc_inst|m0_1|u_logic|Ry5wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hprot_o~0 , soc_inst|m0_1|u_logic|hprot_o~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hprot_o~1 , soc_inst|m0_1|u_logic|hprot_o~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kzxvx4 , soc_inst|m0_1|u_logic|Kzxvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sy52z4~0 , soc_inst|m0_1|u_logic|Sy52z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Huqvx4~0 , soc_inst|m0_1|u_logic|Huqvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bpzvx4~0 , soc_inst|m0_1|u_logic|Bpzvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A4c2z4~0 , soc_inst|m0_1|u_logic|A4c2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B73wx4 , soc_inst|m0_1|u_logic|B73wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z0mwx4~0 , soc_inst|m0_1|u_logic|Z0mwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hprot_o~2 , soc_inst|m0_1|u_logic|hprot_o~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hprot_o~3 , soc_inst|m0_1|u_logic|hprot_o~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hprot_o~5 , soc_inst|m0_1|u_logic|hprot_o~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U5qvx4 , soc_inst|m0_1|u_logic|U5qvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wxp2z4 , soc_inst|m0_1|u_logic|Wxp2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qaiwx4~0 , soc_inst|m0_1|u_logic|Qaiwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H4nwx4 , soc_inst|m0_1|u_logic|H4nwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q8rwx4~0 , soc_inst|m0_1|u_logic|Q8rwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oldwx4~0 , soc_inst|m0_1|u_logic|Oldwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qxc2z4 , soc_inst|m0_1|u_logic|Qxc2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lcowx4~0 , soc_inst|m0_1|u_logic|Lcowx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lhyvx4~0 , soc_inst|m0_1|u_logic|Lhyvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lhyvx4~1 , soc_inst|m0_1|u_logic|Lhyvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ps3wx4~0 , soc_inst|m0_1|u_logic|Ps3wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lhyvx4~2 , soc_inst|m0_1|u_logic|Lhyvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X8zvx4 , soc_inst|m0_1|u_logic|X8zvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Muawx4~0 , soc_inst|m0_1|u_logic|Muawx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T3ovx4~0 , soc_inst|m0_1|u_logic|T3ovx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fzcwx4~0 , soc_inst|m0_1|u_logic|Fzcwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H4ovx4~0 , soc_inst|m0_1|u_logic|H4ovx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Evcwx4~0 , soc_inst|m0_1|u_logic|Evcwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Evcwx4~1 , soc_inst|m0_1|u_logic|Evcwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wzawx4 , soc_inst|m0_1|u_logic|Wzawx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jucwx4~0 , soc_inst|m0_1|u_logic|Jucwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wkxvx4~0 , soc_inst|m0_1|u_logic|Wkxvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Otcwx4~0 , soc_inst|m0_1|u_logic|Otcwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fuawx4~0 , soc_inst|m0_1|u_logic|Fuawx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fuawx4~1 , soc_inst|m0_1|u_logic|Fuawx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xdfwx4 , soc_inst|m0_1|u_logic|Xdfwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cax2z4 , soc_inst|m0_1|u_logic|Cax2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wa7wx4~0 , soc_inst|m0_1|u_logic|Wa7wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Donvx4~1 , soc_inst|m0_1|u_logic|Donvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G97wx4~2 , soc_inst|m0_1|u_logic|G97wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G97wx4~1 , soc_inst|m0_1|u_logic|G97wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Donvx4~0 , soc_inst|m0_1|u_logic|Donvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Donvx4~2 , soc_inst|m0_1|u_logic|Donvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Evcwx4~2 , soc_inst|m0_1|u_logic|Evcwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L4bwx4~0 , soc_inst|m0_1|u_logic|L4bwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dsqvx4 , soc_inst|m0_1|u_logic|Dsqvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wvewx4~0 , soc_inst|m0_1|u_logic|Wvewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H5fwx4~0 , soc_inst|m0_1|u_logic|H5fwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xhxvx4 , soc_inst|m0_1|u_logic|Xhxvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Icyvx4~0 , soc_inst|m0_1|u_logic|Icyvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ukpvx4 , soc_inst|m0_1|u_logic|Ukpvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zpqvx4~0 , soc_inst|m0_1|u_logic|Zpqvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bsy2z4~DUPLICATE , soc_inst|m0_1|u_logic|Bsy2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Irqvx4~0 , soc_inst|m0_1|u_logic|Irqvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Irqvx4~1 , soc_inst|m0_1|u_logic|Irqvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|half_word_address~2 , soc_inst|switches_1|half_word_address~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|half_word_address[1] , soc_inst|switches_1|half_word_address[1], de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|byte_select[0]~DUPLICATE , soc_inst|ram_1|byte_select[0]~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|read_enable~0 , soc_inst|switches_1|read_enable~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|read_enable , soc_inst|switches_1|read_enable, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[1]~37 , soc_inst|interconnect_1|HRDATA[1]~37, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[1]~20 , soc_inst|interconnect_1|HRDATA[1]~20, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|DataValid~0 , soc_inst|switches_1|DataValid~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|DataValid[1] , soc_inst|switches_1|DataValid[1], de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[1]~19 , soc_inst|interconnect_1|HRDATA[1]~19, de1_soc_wrapper, 1
instance = comp, \SW[1]~input , SW[1]~input, de1_soc_wrapper, 1
instance = comp, \KEY[0]~input , KEY[0]~input, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|last_buttons[0]~1 , soc_inst|switches_1|last_buttons[0]~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|last_buttons[0] , soc_inst|switches_1|last_buttons[0], de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|always0~1 , soc_inst|switches_1|always0~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|switch_store[0][1] , soc_inst|switches_1|switch_store[0][1], de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[1]~12 , soc_inst|ram_1|data_to_memory[1]~12, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Asbvx4 , soc_inst|m0_1|u_logic|Asbvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mddwx4~1 , soc_inst|m0_1|u_logic|Mddwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mddwx4~0 , soc_inst|m0_1|u_logic|Mddwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jfdwx4~0 , soc_inst|m0_1|u_logic|Jfdwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kcdwx4~0 , soc_inst|m0_1|u_logic|Kcdwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kcdwx4~1 , soc_inst|m0_1|u_logic|Kcdwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W19wx4~0 , soc_inst|m0_1|u_logic|W19wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rfpvx4~1 , soc_inst|m0_1|u_logic|Rfpvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mk6wx4~0 , soc_inst|m0_1|u_logic|Mk6wx4~0, de1_soc_wrapper, 1
instance = comp, \SW[9]~input , SW[9]~input, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|switch_store[1][9] , soc_inst|switches_1|switch_store[1][9], de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bnnvx4 , soc_inst|m0_1|u_logic|Bnnvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~29 , soc_inst|m0_1|u_logic|Add3~29, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~25 , soc_inst|m0_1|u_logic|Add3~25, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yuovx4 , soc_inst|m0_1|u_logic|Yuovx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|saved_word_address[2] , soc_inst|ram_1|saved_word_address[2], de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory.raddr_a[2]~2 , soc_inst|ram_1|memory.raddr_a[2]~2, de1_soc_wrapper, 1
instance = comp, \SW[4]~input , SW[4]~input, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|switch_store[0][4] , soc_inst|switches_1|switch_store[0][4], de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xwawx4~1 , soc_inst|m0_1|u_logic|Xwawx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xwawx4~3 , soc_inst|m0_1|u_logic|Xwawx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xwawx4~2 , soc_inst|m0_1|u_logic|Xwawx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xwawx4~0 , soc_inst|m0_1|u_logic|Xwawx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H0dwx4~0 , soc_inst|m0_1|u_logic|H0dwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z4bwx4~0 , soc_inst|m0_1|u_logic|Z4bwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z4bwx4~2 , soc_inst|m0_1|u_logic|Z4bwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y5dwx4~0 , soc_inst|m0_1|u_logic|Y5dwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W4dwx4~1 , soc_inst|m0_1|u_logic|W4dwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uwyvx4~0 , soc_inst|m0_1|u_logic|Uwyvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ucqvx4 , soc_inst|m0_1|u_logic|Ucqvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W4dwx4~0 , soc_inst|m0_1|u_logic|W4dwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I4dwx4~0 , soc_inst|m0_1|u_logic|I4dwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O0dwx4~0 , soc_inst|m0_1|u_logic|O0dwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xucwx4~0 , soc_inst|m0_1|u_logic|Xucwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gpcwx4~1 , soc_inst|m0_1|u_logic|Gpcwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Shyvx4~0 , soc_inst|m0_1|u_logic|Shyvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cyq2z4~DUPLICATE , soc_inst|m0_1|u_logic|Cyq2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X77wx4 , soc_inst|m0_1|u_logic|X77wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pmgwx4~0 , soc_inst|m0_1|u_logic|Pmgwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ez8wx4~0 , soc_inst|m0_1|u_logic|Ez8wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zz8wx4 , soc_inst|m0_1|u_logic|Zz8wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D1awx4~0 , soc_inst|m0_1|u_logic|D1awx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y29wx4 , soc_inst|m0_1|u_logic|Y29wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qsewx4~0 , soc_inst|m0_1|u_logic|Qsewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P7wvx4~0 , soc_inst|m0_1|u_logic|P7wvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qslwx4~0 , soc_inst|m0_1|u_logic|Qslwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ohwvx4 , soc_inst|m0_1|u_logic|Ohwvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z3yvx4 , soc_inst|m0_1|u_logic|Z3yvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fyrwx4~0 , soc_inst|m0_1|u_logic|Fyrwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fyrwx4~1 , soc_inst|m0_1|u_logic|Fyrwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Surwx4~0 , soc_inst|m0_1|u_logic|Surwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dghvx4~0 , soc_inst|m0_1|u_logic|Dghvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qtrwx4~0 , soc_inst|m0_1|u_logic|Qtrwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dghvx4~1 , soc_inst|m0_1|u_logic|Dghvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W7z2z4 , soc_inst|m0_1|u_logic|W7z2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uz9wx4~0 , soc_inst|m0_1|u_logic|Uz9wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~33 , soc_inst|m0_1|u_logic|Add3~33, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~53 , soc_inst|m0_1|u_logic|Add3~53, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hszvx4 , soc_inst|m0_1|u_logic|Hszvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fskvx4~0 , soc_inst|m0_1|u_logic|Fskvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U593z4 , soc_inst|m0_1|u_logic|U593z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lq03z4~feeder , soc_inst|m0_1|u_logic|Lq03z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cr0xx4~0 , soc_inst|m0_1|u_logic|Cr0xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oi2wx4~0 , soc_inst|m0_1|u_logic|Oi2wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ut0xx4~0 , soc_inst|m0_1|u_logic|Ut0xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oi2wx4~1 , soc_inst|m0_1|u_logic|Oi2wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hklwx4~1 , soc_inst|m0_1|u_logic|Hklwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z5wvx4~0 , soc_inst|m0_1|u_logic|Z5wvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K8wvx4~0 , soc_inst|m0_1|u_logic|K8wvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vhwvx4~0 , soc_inst|m0_1|u_logic|Vhwvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vhwvx4~1 , soc_inst|m0_1|u_logic|Vhwvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K8wvx4~1 , soc_inst|m0_1|u_logic|K8wvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K8wvx4~2 , soc_inst|m0_1|u_logic|K8wvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oowvx4~0 , soc_inst|m0_1|u_logic|Oowvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ejwvx4~0 , soc_inst|m0_1|u_logic|Ejwvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Blwvx4~0 , soc_inst|m0_1|u_logic|Blwvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R8wvx4~0 , soc_inst|m0_1|u_logic|R8wvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R8wvx4~1 , soc_inst|m0_1|u_logic|R8wvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ndwvx4~0 , soc_inst|m0_1|u_logic|Ndwvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K1z2z4 , soc_inst|m0_1|u_logic|K1z2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ilpvx4~0 , soc_inst|m0_1|u_logic|Ilpvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W3mvx4~0 , soc_inst|m0_1|u_logic|W3mvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I2t2z4 , soc_inst|m0_1|u_logic|I2t2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W3mvx4~1 , soc_inst|m0_1|u_logic|W3mvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I2t2z4~DUPLICATE , soc_inst|m0_1|u_logic|I2t2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Auk2z4~DUPLICATE , soc_inst|m0_1|u_logic|Auk2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I3mvx4~0 , soc_inst|m0_1|u_logic|I3mvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I3mvx4~1 , soc_inst|m0_1|u_logic|I3mvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K1z2z4~DUPLICATE , soc_inst|m0_1|u_logic|K1z2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hw2wx4~0 , soc_inst|m0_1|u_logic|Hw2wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xr0xx4 , soc_inst|m0_1|u_logic|Xr0xx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zy2wx4~0 , soc_inst|m0_1|u_logic|Zy2wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jq2wx4~0 , soc_inst|m0_1|u_logic|Jq2wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nz2wx4~0 , soc_inst|m0_1|u_logic|Nz2wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fh2wx4~0 , soc_inst|m0_1|u_logic|Fh2wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ey2wx4~0 , soc_inst|m0_1|u_logic|Ey2wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ru2wx4~0 , soc_inst|m0_1|u_logic|Ru2wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bt2wx4~0 , soc_inst|m0_1|u_logic|Bt2wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fh2wx4~5 , soc_inst|m0_1|u_logic|Fh2wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fh2wx4~2 , soc_inst|m0_1|u_logic|Fh2wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|It2wx4~0 , soc_inst|m0_1|u_logic|It2wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fh2wx4~1 , soc_inst|m0_1|u_logic|Fh2wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Op2wx4~0 , soc_inst|m0_1|u_logic|Op2wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fh2wx4~3 , soc_inst|m0_1|u_logic|Fh2wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fh2wx4~4 , soc_inst|m0_1|u_logic|Fh2wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bxcwx4~0 , soc_inst|m0_1|u_logic|Bxcwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L53wx4~2 , soc_inst|m0_1|u_logic|L53wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L53wx4~0 , soc_inst|m0_1|u_logic|L53wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L53wx4~1 , soc_inst|m0_1|u_logic|L53wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L53wx4~3 , soc_inst|m0_1|u_logic|L53wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xc2wx4~0 , soc_inst|m0_1|u_logic|Xc2wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ge2wx4~0 , soc_inst|m0_1|u_logic|Ge2wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|If2wx4~0 , soc_inst|m0_1|u_logic|If2wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fbfwx4~0 , soc_inst|m0_1|u_logic|Fbfwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R1d2z4~0 , soc_inst|m0_1|u_logic|R1d2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Keiwx4~0 , soc_inst|m0_1|u_logic|Keiwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|saved_word_address[4] , soc_inst|ram_1|saved_word_address[4], de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory.raddr_a[4]~4 , soc_inst|ram_1|memory.raddr_a[4]~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|saved_word_address[5] , soc_inst|ram_1|saved_word_address[5], de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory.raddr_a[5]~5 , soc_inst|ram_1|memory.raddr_a[5]~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I793z4 , soc_inst|m0_1|u_logic|I793z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pgnvx4~0 , soc_inst|m0_1|u_logic|Pgnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I793z4~DUPLICATE , soc_inst|m0_1|u_logic|I793z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J5vvx4 , soc_inst|m0_1|u_logic|J5vvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q5vvx4~0 , soc_inst|m0_1|u_logic|Q5vvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X7mvx4~0 , soc_inst|m0_1|u_logic|X7mvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X7mvx4~1 , soc_inst|m0_1|u_logic|X7mvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I6w2z4 , soc_inst|m0_1|u_logic|I6w2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F5mvx4~0 , soc_inst|m0_1|u_logic|F5mvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J4x2z4 , soc_inst|m0_1|u_logic|J4x2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F5mvx4~1 , soc_inst|m0_1|u_logic|F5mvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F5mvx4~2 , soc_inst|m0_1|u_logic|F5mvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U5x2z4 , soc_inst|m0_1|u_logic|U5x2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lefwx4~0 , soc_inst|m0_1|u_logic|Lefwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jex2z4 , soc_inst|m0_1|u_logic|Jex2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~53 , soc_inst|m0_1|u_logic|Add2~53, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~49 , soc_inst|m0_1|u_logic|Add2~49, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pm9wx4~0 , soc_inst|m0_1|u_logic|Pm9wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lk9wx4~0 , soc_inst|m0_1|u_logic|Lk9wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zz1wx4~1 , soc_inst|m0_1|u_logic|Zz1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zz1wx4~2 , soc_inst|m0_1|u_logic|Zz1wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Glnwx4~0 , soc_inst|m0_1|u_logic|Glnwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ka93z4~feeder , soc_inst|m0_1|u_logic|Ka93z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J3iwx4~0 , soc_inst|m0_1|u_logic|J3iwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E4iwx4~0 , soc_inst|m0_1|u_logic|E4iwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Enrwx4~0 , soc_inst|m0_1|u_logic|Enrwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Swy2z4~DUPLICATE , soc_inst|m0_1|u_logic|Swy2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rblwx4~0 , soc_inst|m0_1|u_logic|Rblwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rblwx4~1 , soc_inst|m0_1|u_logic|Rblwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rblwx4~2 , soc_inst|m0_1|u_logic|Rblwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yafwx4~3 , soc_inst|m0_1|u_logic|Yafwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J7swx4~0 , soc_inst|m0_1|u_logic|J7swx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yafwx4~4 , soc_inst|m0_1|u_logic|Yafwx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qllwx4~0 , soc_inst|m0_1|u_logic|Qllwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rjrwx4~0 , soc_inst|m0_1|u_logic|Rjrwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mkrwx4 , soc_inst|m0_1|u_logic|Mkrwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J3xvx4 , soc_inst|m0_1|u_logic|J3xvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yafwx4~1 , soc_inst|m0_1|u_logic|Yafwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yafwx4~0 , soc_inst|m0_1|u_logic|Yafwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yafwx4~2 , soc_inst|m0_1|u_logic|Yafwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yafwx4~5 , soc_inst|m0_1|u_logic|Yafwx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fgm2z4~DUPLICATE , soc_inst|m0_1|u_logic|Fgm2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yg2wx4~0 , soc_inst|m0_1|u_logic|Yg2wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ax0xx4~0 , soc_inst|m0_1|u_logic|Ax0xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vi2wx4~0 , soc_inst|m0_1|u_logic|Vi2wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qaqvx4~0 , soc_inst|m0_1|u_logic|Qaqvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fw0xx4~0 , soc_inst|m0_1|u_logic|Fw0xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vi2wx4~1 , soc_inst|m0_1|u_logic|Vi2wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ro0xx4~0 , soc_inst|m0_1|u_logic|Ro0xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qj2wx4~1 , soc_inst|m0_1|u_logic|Qj2wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qj2wx4~0 , soc_inst|m0_1|u_logic|Qj2wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qj2wx4~2 , soc_inst|m0_1|u_logic|Qj2wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yg2wx4 , soc_inst|m0_1|u_logic|Yg2wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xc2wx4 , soc_inst|m0_1|u_logic|Xc2wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wlwvx4~0 , soc_inst|m0_1|u_logic|Wlwvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wlwvx4~1 , soc_inst|m0_1|u_logic|Wlwvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C3z2z4 , soc_inst|m0_1|u_logic|C3z2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E4xvx4~1 , soc_inst|m0_1|u_logic|E4xvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B3mvx4~0 , soc_inst|m0_1|u_logic|B3mvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B3mvx4~1 , soc_inst|m0_1|u_logic|B3mvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C3z2z4~DUPLICATE , soc_inst|m0_1|u_logic|C3z2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rni2z4~DUPLICATE , soc_inst|m0_1|u_logic|Rni2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ob2wx4~0 , soc_inst|m0_1|u_logic|Ob2wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ob2wx4 , soc_inst|m0_1|u_logic|Ob2wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hx1wx4~0 , soc_inst|m0_1|u_logic|Hx1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V2iwx4~0 , soc_inst|m0_1|u_logic|V2iwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A2iwx4~0 , soc_inst|m0_1|u_logic|A2iwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A2iwx4~1 , soc_inst|m0_1|u_logic|A2iwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sjj2z4 , soc_inst|m0_1|u_logic|Sjj2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K6yvx4~5 , soc_inst|m0_1|u_logic|K6yvx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Srgwx4~0 , soc_inst|m0_1|u_logic|Srgwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X8kwx4~0 , soc_inst|m0_1|u_logic|X8kwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tuwvx4~0 , soc_inst|m0_1|u_logic|Tuwvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zzfwx4~0 , soc_inst|m0_1|u_logic|Zzfwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K6yvx4~6 , soc_inst|m0_1|u_logic|K6yvx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K6yvx4~7 , soc_inst|m0_1|u_logic|K6yvx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I2mwx4~0 , soc_inst|m0_1|u_logic|I2mwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K6yvx4~8 , soc_inst|m0_1|u_logic|K6yvx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K6yvx4~9 , soc_inst|m0_1|u_logic|K6yvx4~9, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X5gwx4~0 , soc_inst|m0_1|u_logic|X5gwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K6yvx4~3 , soc_inst|m0_1|u_logic|K6yvx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K6yvx4~2 , soc_inst|m0_1|u_logic|K6yvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K6yvx4~4 , soc_inst|m0_1|u_logic|K6yvx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|My6wx4~0 , soc_inst|m0_1|u_logic|My6wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vnxvx4~0 , soc_inst|m0_1|u_logic|Vnxvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K6yvx4~0 , soc_inst|m0_1|u_logic|K6yvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K6yvx4~1 , soc_inst|m0_1|u_logic|K6yvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K6yvx4~10 , soc_inst|m0_1|u_logic|K6yvx4~10, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yaz2z4~DUPLICATE , soc_inst|m0_1|u_logic|Yaz2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|If2wx4~1 , soc_inst|m0_1|u_logic|If2wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|If2wx4~2 , soc_inst|m0_1|u_logic|If2wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hx1wx4~1 , soc_inst|m0_1|u_logic|Hx1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ka93z4 , soc_inst|m0_1|u_logic|Ka93z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Svk2z4 , soc_inst|m0_1|u_logic|Svk2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ge2wx4~1 , soc_inst|m0_1|u_logic|Ge2wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ge2wx4~2 , soc_inst|m0_1|u_logic|Ge2wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rv1wx4~0 , soc_inst|m0_1|u_logic|Rv1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kv1wx4~0 , soc_inst|m0_1|u_logic|Kv1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S2r2z4 , soc_inst|m0_1|u_logic|S2r2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fw1wx4~0 , soc_inst|m0_1|u_logic|Fw1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ax1wx4~0 , soc_inst|m0_1|u_logic|Ax1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E1r2z4 , soc_inst|m0_1|u_logic|E1r2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rv1wx4~1 , soc_inst|m0_1|u_logic|Rv1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T9v2z4~DUPLICATE , soc_inst|m0_1|u_logic|T9v2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ixxwx4~0 , soc_inst|m0_1|u_logic|Ixxwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tw1wx4~0 , soc_inst|m0_1|u_logic|Tw1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tw1wx4~1 , soc_inst|m0_1|u_logic|Tw1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kw63z4 , soc_inst|m0_1|u_logic|Kw63z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dv1wx4~0 , soc_inst|m0_1|u_logic|Dv1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G4r2z4 , soc_inst|m0_1|u_logic|G4r2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hfyvx4~1 , soc_inst|m0_1|u_logic|Hfyvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hfyvx4~0 , soc_inst|m0_1|u_logic|Hfyvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hfyvx4~2 , soc_inst|m0_1|u_logic|Hfyvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K0u2z4 , soc_inst|m0_1|u_logic|K0u2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wcyvx4~0 , soc_inst|m0_1|u_logic|Wcyvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wcyvx4~2 , soc_inst|m0_1|u_logic|Wcyvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wcyvx4~1 , soc_inst|m0_1|u_logic|Wcyvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wcyvx4~3 , soc_inst|m0_1|u_logic|Wcyvx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T583z4~DUPLICATE , soc_inst|m0_1|u_logic|T583z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ixxwx4~1 , soc_inst|m0_1|u_logic|Ixxwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ixxwx4 , soc_inst|m0_1|u_logic|Ixxwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Svxwx4~0 , soc_inst|m0_1|u_logic|Svxwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uup2z4~DUPLICATE , soc_inst|m0_1|u_logic|Uup2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H3d3z4 , soc_inst|m0_1|u_logic|H3d3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H2m2z4~feeder , soc_inst|m0_1|u_logic|H2m2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H2m2z4 , soc_inst|m0_1|u_logic|H2m2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ebbwx4~3 , soc_inst|m0_1|u_logic|Ebbwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H783z4 , soc_inst|m0_1|u_logic|H783z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y1u2z4 , soc_inst|m0_1|u_logic|Y1u2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ebbwx4~2 , soc_inst|m0_1|u_logic|Ebbwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V3m2z4 , soc_inst|m0_1|u_logic|V3m2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yx63z4 , soc_inst|m0_1|u_logic|Yx63z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ebbwx4~0 , soc_inst|m0_1|u_logic|Ebbwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T0m2z4 , soc_inst|m0_1|u_logic|T0m2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yb93z4 , soc_inst|m0_1|u_logic|Yb93z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ebbwx4~1 , soc_inst|m0_1|u_logic|Ebbwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ebbwx4 , soc_inst|m0_1|u_logic|Ebbwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jw93z4~DUPLICATE , soc_inst|m0_1|u_logic|Jw93z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Awc2z4~0 , soc_inst|m0_1|u_logic|Awc2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kuc2z4~0 , soc_inst|m0_1|u_logic|Kuc2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Awc2z4~1 , soc_inst|m0_1|u_logic|Awc2z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vwc2z4~0 , soc_inst|m0_1|u_logic|Vwc2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cxc2z4~0 , soc_inst|m0_1|u_logic|Cxc2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sjj2z4~DUPLICATE , soc_inst|m0_1|u_logic|Sjj2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mvc2z4 , soc_inst|m0_1|u_logic|Mvc2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kuc2z4~1 , soc_inst|m0_1|u_logic|Kuc2z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Akewx4~0 , soc_inst|m0_1|u_logic|Akewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xkfwx4~0 , soc_inst|m0_1|u_logic|Xkfwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kryvx4~0 , soc_inst|m0_1|u_logic|Kryvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Acnvx4~0 , soc_inst|m0_1|u_logic|Acnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G0w2z4 , soc_inst|m0_1|u_logic|G0w2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tdp2z4 , soc_inst|m0_1|u_logic|Tdp2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S6ovx4~3 , soc_inst|m0_1|u_logic|S6ovx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xknvx4~0 , soc_inst|m0_1|u_logic|Xknvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kop2z4 , soc_inst|m0_1|u_logic|Kop2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mjl2z4 , soc_inst|m0_1|u_logic|Mjl2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nmnvx4~0 , soc_inst|m0_1|u_logic|Nmnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mjl2z4~DUPLICATE , soc_inst|m0_1|u_logic|Mjl2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W0pvx4 , soc_inst|m0_1|u_logic|W0pvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wxcwx4~0 , soc_inst|m0_1|u_logic|Wxcwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sknwx4~0 , soc_inst|m0_1|u_logic|Sknwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kswwx4~0 , soc_inst|m0_1|u_logic|Kswwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wai2z4~DUPLICATE , soc_inst|m0_1|u_logic|Wai2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fgm2z4 , soc_inst|m0_1|u_logic|Fgm2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yilwx4~0 , soc_inst|m0_1|u_logic|Yilwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sknwx4~1 , soc_inst|m0_1|u_logic|Sknwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sknwx4~2 , soc_inst|m0_1|u_logic|Sknwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J7q2z4~DUPLICATE , soc_inst|m0_1|u_logic|J7q2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S6nwx4 , soc_inst|m0_1|u_logic|S6nwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Imnwx4 , soc_inst|m0_1|u_logic|Imnwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nen2z4 , soc_inst|m0_1|u_logic|Nen2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qppvx4~0 , soc_inst|m0_1|u_logic|Qppvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q77wx4~0 , soc_inst|m0_1|u_logic|Q77wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qobwx4~0 , soc_inst|m0_1|u_logic|Qobwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R29wx4~0 , soc_inst|m0_1|u_logic|R29wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U09wx4~0 , soc_inst|m0_1|u_logic|U09wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P0pvx4~0 , soc_inst|m0_1|u_logic|P0pvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qnyvx4~0 , soc_inst|m0_1|u_logic|Qnyvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vllvx4~0 , soc_inst|m0_1|u_logic|Vllvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vllvx4~1 , soc_inst|m0_1|u_logic|Vllvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U4z2z4 , soc_inst|m0_1|u_logic|U4z2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D4mvx4~1 , soc_inst|m0_1|u_logic|D4mvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D4mvx4~0 , soc_inst|m0_1|u_logic|D4mvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z7i2z4 , soc_inst|m0_1|u_logic|Z7i2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D4mvx4~2 , soc_inst|m0_1|u_logic|D4mvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Iwp2z4 , soc_inst|m0_1|u_logic|Iwp2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ruj2z4~DUPLICATE , soc_inst|m0_1|u_logic|Ruj2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ug63z4 , soc_inst|m0_1|u_logic|Ug63z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Duuwx4~0 , soc_inst|m0_1|u_logic|Duuwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ukt2z4 , soc_inst|m0_1|u_logic|Ukt2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Duuwx4~2 , soc_inst|m0_1|u_logic|Duuwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Duu2z4 , soc_inst|m0_1|u_logic|Duu2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dtj2z4~feeder , soc_inst|m0_1|u_logic|Dtj2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dtj2z4 , soc_inst|m0_1|u_logic|Dtj2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Duuwx4~3 , soc_inst|m0_1|u_logic|Duuwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wlz2z4~feeder , soc_inst|m0_1|u_logic|Wlz2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mw1wx4~0 , soc_inst|m0_1|u_logic|Mw1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wu1wx4~0 , soc_inst|m0_1|u_logic|Wu1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wu1wx4~1 , soc_inst|m0_1|u_logic|Wu1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wlz2z4 , soc_inst|m0_1|u_logic|Wlz2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qi03z4 , soc_inst|m0_1|u_logic|Qi03z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Punvx4~2 , soc_inst|m0_1|u_logic|Punvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yv1wx4~0 , soc_inst|m0_1|u_logic|Yv1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ydyvx4 , soc_inst|m0_1|u_logic|Ydyvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|To23z4 , soc_inst|m0_1|u_logic|To23z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yv1wx4~1 , soc_inst|m0_1|u_logic|Yv1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kf13z4 , soc_inst|m0_1|u_logic|Kf13z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Punvx4~1 , soc_inst|m0_1|u_logic|Punvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Txj2z4~feeder , soc_inst|m0_1|u_logic|Txj2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Txj2z4 , soc_inst|m0_1|u_logic|Txj2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fwj2z4~DUPLICATE , soc_inst|m0_1|u_logic|Fwj2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Duuwx4~1 , soc_inst|m0_1|u_logic|Duuwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Punvx4~3 , soc_inst|m0_1|u_logic|Punvx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fw1wx4~1 , soc_inst|m0_1|u_logic|Fw1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cy33z4 , soc_inst|m0_1|u_logic|Cy33z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mw1wx4~1 , soc_inst|m0_1|u_logic|Mw1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L753z4 , soc_inst|m0_1|u_logic|L753z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Punvx4~0 , soc_inst|m0_1|u_logic|Punvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Punvx4~4 , soc_inst|m0_1|u_logic|Punvx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lz8wx4~0 , soc_inst|m0_1|u_logic|Lz8wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dfd2z4 , soc_inst|m0_1|u_logic|Dfd2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ek03z4~feeder , soc_inst|m0_1|u_logic|Ek03z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ek03z4~DUPLICATE , soc_inst|m0_1|u_logic|Ek03z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T1d3z4~DUPLICATE , soc_inst|m0_1|u_logic|T1d3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L61xx4~0 , soc_inst|m0_1|u_logic|L61xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hq23z4 , soc_inst|m0_1|u_logic|Hq23z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Knz2z4~DUPLICATE , soc_inst|m0_1|u_logic|Knz2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z853z4 , soc_inst|m0_1|u_logic|Z853z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zhyvx4~2 , soc_inst|m0_1|u_logic|Zhyvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zhyvx4~1 , soc_inst|m0_1|u_logic|Zhyvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yg13z4 , soc_inst|m0_1|u_logic|Yg13z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zhyvx4~0 , soc_inst|m0_1|u_logic|Zhyvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rr73z4 , soc_inst|m0_1|u_logic|Rr73z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Imt2z4 , soc_inst|m0_1|u_logic|Imt2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Skm2z4 , soc_inst|m0_1|u_logic|Skm2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ii63z4 , soc_inst|m0_1|u_logic|Ii63z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q8ywx4~0 , soc_inst|m0_1|u_logic|Q8ywx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ejm2z4 , soc_inst|m0_1|u_logic|Ejm2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gmm2z4 , soc_inst|m0_1|u_logic|Gmm2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rvu2z4 , soc_inst|m0_1|u_logic|Rvu2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Unm2z4 , soc_inst|m0_1|u_logic|Unm2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q8ywx4~1 , soc_inst|m0_1|u_logic|Q8ywx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q8ywx4 , soc_inst|m0_1|u_logic|Q8ywx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zhyvx4 , soc_inst|m0_1|u_logic|Zhyvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E1bvx4 , soc_inst|m0_1|u_logic|E1bvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vxnvx4~0 , soc_inst|m0_1|u_logic|Vxnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zznvx4~0 , soc_inst|m0_1|u_logic|Zznvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K0qvx4 , soc_inst|m0_1|u_logic|K0qvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X4pvx4 , soc_inst|m0_1|u_logic|X4pvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wspvx4 , soc_inst|m0_1|u_logic|Wspvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zqpvx4~0 , soc_inst|m0_1|u_logic|Zqpvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zqpvx4~1 , soc_inst|m0_1|u_logic|Zqpvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P37wx4~1 , soc_inst|m0_1|u_logic|P37wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P37wx4~0 , soc_inst|m0_1|u_logic|P37wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fhc2z4~0 , soc_inst|m0_1|u_logic|Fhc2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zqpvx4~2 , soc_inst|m0_1|u_logic|Zqpvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zqpvx4~3 , soc_inst|m0_1|u_logic|Zqpvx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lqpvx4~0 , soc_inst|m0_1|u_logic|Lqpvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zei2z4 , soc_inst|m0_1|u_logic|Zei2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ijcwx4~0 , soc_inst|m0_1|u_logic|Ijcwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O3awx4~0 , soc_inst|m0_1|u_logic|O3awx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kih2z4~0 , soc_inst|m0_1|u_logic|Kih2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yhnvx4~0 , soc_inst|m0_1|u_logic|Yhnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yhnvx4~1 , soc_inst|m0_1|u_logic|Yhnvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cqo2z4 , soc_inst|m0_1|u_logic|Cqo2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jw83z4 , soc_inst|m0_1|u_logic|Jw83z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fio2z4 , soc_inst|m0_1|u_logic|Fio2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eruwx4~1 , soc_inst|m0_1|u_logic|Eruwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jlo2z4 , soc_inst|m0_1|u_logic|Jlo2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ll63z4 , soc_inst|m0_1|u_logic|Ll63z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eruwx4~0 , soc_inst|m0_1|u_logic|Eruwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lpt2z4 , soc_inst|m0_1|u_logic|Lpt2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uu73z4 , soc_inst|m0_1|u_logic|Uu73z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eruwx4~2 , soc_inst|m0_1|u_logic|Eruwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ujo2z4 , soc_inst|m0_1|u_logic|Ujo2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uyu2z4~DUPLICATE , soc_inst|m0_1|u_logic|Uyu2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eruwx4~3 , soc_inst|m0_1|u_logic|Eruwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eruwx4 , soc_inst|m0_1|u_logic|Eruwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Noo2z4 , soc_inst|m0_1|u_logic|Noo2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wzy2z4 , soc_inst|m0_1|u_logic|Wzy2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ue9wx4~0 , soc_inst|m0_1|u_logic|Ue9wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bk13z4 , soc_inst|m0_1|u_logic|Bk13z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N662z4~1 , soc_inst|m0_1|u_logic|N662z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M1j2z4 , soc_inst|m0_1|u_logic|M1j2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G02wx4~0 , soc_inst|m0_1|u_logic|G02wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pu1wx4 , soc_inst|m0_1|u_logic|Pu1wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ymo2z4~DUPLICATE , soc_inst|m0_1|u_logic|Ymo2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K862z4~0 , soc_inst|m0_1|u_logic|K862z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cc53z4 , soc_inst|m0_1|u_logic|Cc53z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T243z4~feeder , soc_inst|m0_1|u_logic|T243z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T243z4 , soc_inst|m0_1|u_logic|T243z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N662z4~0 , soc_inst|m0_1|u_logic|N662z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yoz2z4 , soc_inst|m0_1|u_logic|Yoz2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sl03z4 , soc_inst|m0_1|u_logic|Sl03z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N662z4~2 , soc_inst|m0_1|u_logic|N662z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N662z4~3 , soc_inst|m0_1|u_logic|N662z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xrnvx4~0 , soc_inst|m0_1|u_logic|Xrnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ehcwx4~0 , soc_inst|m0_1|u_logic|Ehcwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rmawx4~0 , soc_inst|m0_1|u_logic|Rmawx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mdzvx4~0 , soc_inst|m0_1|u_logic|Mdzvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ducvx4 , soc_inst|m0_1|u_logic|Ducvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sscvx4 , soc_inst|m0_1|u_logic|Sscvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C8rwx4~0 , soc_inst|m0_1|u_logic|C8rwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V9iwx4~0 , soc_inst|m0_1|u_logic|V9iwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wfhvx4~1 , soc_inst|m0_1|u_logic|Wfhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K9z2z4 , soc_inst|m0_1|u_logic|K9z2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wfhvx4~0 , soc_inst|m0_1|u_logic|Wfhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wfhvx4~2 , soc_inst|m0_1|u_logic|Wfhvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K9z2z4~DUPLICATE , soc_inst|m0_1|u_logic|K9z2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tuawx4~0 , soc_inst|m0_1|u_logic|Tuawx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C51xx4~0 , soc_inst|m0_1|u_logic|C51xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X553z4~feeder , soc_inst|m0_1|u_logic|X553z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X553z4 , soc_inst|m0_1|u_logic|X553z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cll2z4~DUPLICATE , soc_inst|m0_1|u_logic|Cll2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sd1xx4~0 , soc_inst|m0_1|u_logic|Sd1xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ikz2z4~DUPLICATE , soc_inst|m0_1|u_logic|Ikz2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ch03z4~feeder , soc_inst|m0_1|u_logic|Ch03z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ch03z4 , soc_inst|m0_1|u_logic|Ch03z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wd13z4~feeder , soc_inst|m0_1|u_logic|Wd13z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wd13z4 , soc_inst|m0_1|u_logic|Wd13z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fn23z4~DUPLICATE , soc_inst|m0_1|u_logic|Fn23z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ht5wx4~2 , soc_inst|m0_1|u_logic|Ht5wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mcz2z4~DUPLICATE , soc_inst|m0_1|u_logic|Mcz2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ow33z4~feeder , soc_inst|m0_1|u_logic|Ow33z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ow33z4~DUPLICATE , soc_inst|m0_1|u_logic|Ow33z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ht5wx4~1 , soc_inst|m0_1|u_logic|Ht5wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ht5wx4~3 , soc_inst|m0_1|u_logic|Ht5wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Po73z4 , soc_inst|m0_1|u_logic|Po73z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gf63z4~DUPLICATE , soc_inst|m0_1|u_logic|Gf63z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gjt2z4~DUPLICATE , soc_inst|m0_1|u_logic|Gjt2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xowwx4~1 , soc_inst|m0_1|u_logic|Xowwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qml2z4 , soc_inst|m0_1|u_logic|Qml2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Psu2z4~feeder , soc_inst|m0_1|u_logic|Psu2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Psu2z4 , soc_inst|m0_1|u_logic|Psu2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Spl2z4 , soc_inst|m0_1|u_logic|Spl2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Grl2z4 , soc_inst|m0_1|u_logic|Grl2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xowwx4~0 , soc_inst|m0_1|u_logic|Xowwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xowwx4 , soc_inst|m0_1|u_logic|Xowwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ht5wx4~0 , soc_inst|m0_1|u_logic|Ht5wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tuawx4~1 , soc_inst|m0_1|u_logic|Tuawx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cll2z4 , soc_inst|m0_1|u_logic|Cll2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pl62z4~0 , soc_inst|m0_1|u_logic|Pl62z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fn23z4 , soc_inst|m0_1|u_logic|Fn23z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sj62z4~1 , soc_inst|m0_1|u_logic|Sj62z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ow33z4 , soc_inst|m0_1|u_logic|Ow33z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sj62z4~0 , soc_inst|m0_1|u_logic|Sj62z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mcz2z4 , soc_inst|m0_1|u_logic|Mcz2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ikz2z4 , soc_inst|m0_1|u_logic|Ikz2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ch03z4~DUPLICATE , soc_inst|m0_1|u_logic|Ch03z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sj62z4~2 , soc_inst|m0_1|u_logic|Sj62z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sj62z4~3 , soc_inst|m0_1|u_logic|Sj62z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yonvx4~0 , soc_inst|m0_1|u_logic|Yonvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wsawx4~0 , soc_inst|m0_1|u_logic|Wsawx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~93 , soc_inst|m0_1|u_logic|Add5~93, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~101 , soc_inst|m0_1|u_logic|Add5~101, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~33 , soc_inst|m0_1|u_logic|Add5~33, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~97 , soc_inst|m0_1|u_logic|Add5~97, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~109 , soc_inst|m0_1|u_logic|Add5~109, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~37 , soc_inst|m0_1|u_logic|Add5~37, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~81 , soc_inst|m0_1|u_logic|Add5~81, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z4qvx4~0 , soc_inst|m0_1|u_logic|Z4qvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D31wx4~0 , soc_inst|m0_1|u_logic|D31wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qs7wx4~0 , soc_inst|m0_1|u_logic|Qs7wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qs7wx4~1 , soc_inst|m0_1|u_logic|Qs7wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Phlwx4~0 , soc_inst|m0_1|u_logic|Phlwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jp3wx4 , soc_inst|m0_1|u_logic|Jp3wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fjlwx4~0 , soc_inst|m0_1|u_logic|Fjlwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Djywx4~0 , soc_inst|m0_1|u_logic|Djywx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lstwx4~0 , soc_inst|m0_1|u_logic|Lstwx4~0, de1_soc_wrapper, 1
instance = comp, \SW[7]~input , SW[7]~input, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|switch_store[0][7] , soc_inst|switches_1|switch_store[0][7], de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o[7] , soc_inst|m0_1|u_logic|hwdata_o[7], de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[7]~4 , soc_inst|ram_1|data_to_memory[7]~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|To33z4~DUPLICATE , soc_inst|m0_1|u_logic|To33z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L763z4~feeder , soc_inst|m0_1|u_logic|L763z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L763z4~DUPLICATE , soc_inst|m0_1|u_logic|L763z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vf5wx4~3 , soc_inst|m0_1|u_logic|Vf5wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W5s2z4~DUPLICATE , soc_inst|m0_1|u_logic|W5s2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kf23z4 , soc_inst|m0_1|u_logic|Kf23z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vf5wx4~0 , soc_inst|m0_1|u_logic|Vf5wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hue3z4 , soc_inst|m0_1|u_logic|Hue3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rpe3z4 , soc_inst|m0_1|u_logic|Rpe3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y21xx4~0 , soc_inst|m0_1|u_logic|Y21xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fre3z4 , soc_inst|m0_1|u_logic|Fre3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N71xx4~0 , soc_inst|m0_1|u_logic|N71xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vf5wx4~4 , soc_inst|m0_1|u_logic|Vf5wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I4s2z4~DUPLICATE , soc_inst|m0_1|u_logic|I4s2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vf5wx4~1 , soc_inst|m0_1|u_logic|Vf5wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cy43z4~feeder , soc_inst|m0_1|u_logic|Cy43z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cy43z4 , soc_inst|m0_1|u_logic|Cy43z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U2s2z4~feeder , soc_inst|m0_1|u_logic|U2s2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U2s2z4 , soc_inst|m0_1|u_logic|U2s2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vf5wx4~2 , soc_inst|m0_1|u_logic|Vf5wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tse3z4 , soc_inst|m0_1|u_logic|Tse3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dq83z4~DUPLICATE , soc_inst|m0_1|u_logic|Dq83z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cxc3z4~DUPLICATE , soc_inst|m0_1|u_logic|Cxc3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ug73z4 , soc_inst|m0_1|u_logic|Ug73z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vf5wx4~5 , soc_inst|m0_1|u_logic|Vf5wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Duv2z4 , soc_inst|m0_1|u_logic|Duv2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uku2z4 , soc_inst|m0_1|u_logic|Uku2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vf5wx4~6 , soc_inst|m0_1|u_logic|Vf5wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vf5wx4~7 , soc_inst|m0_1|u_logic|Vf5wx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vf5wx4~8 , soc_inst|m0_1|u_logic|Vf5wx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ox1wx4~1 , soc_inst|m0_1|u_logic|Ox1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kzbwx4~0 , soc_inst|m0_1|u_logic|Kzbwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kzbwx4~1 , soc_inst|m0_1|u_logic|Kzbwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~41 , soc_inst|m0_1|u_logic|Add5~41, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~113 , soc_inst|m0_1|u_logic|Add5~113, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ox1wx4~0 , soc_inst|m0_1|u_logic|Ox1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ksbwx4~0 , soc_inst|m0_1|u_logic|Ksbwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Iu1wx4~0 , soc_inst|m0_1|u_logic|Iu1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W5s2z4 , soc_inst|m0_1|u_logic|W5s2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ug73z4~DUPLICATE , soc_inst|m0_1|u_logic|Ug73z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pybwx4~0 , soc_inst|m0_1|u_logic|Pybwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dq83z4 , soc_inst|m0_1|u_logic|Dq83z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pybwx4~2 , soc_inst|m0_1|u_logic|Pybwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cxc3z4 , soc_inst|m0_1|u_logic|Cxc3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pybwx4~1 , soc_inst|m0_1|u_logic|Pybwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I4s2z4 , soc_inst|m0_1|u_logic|I4s2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Duv2z4~DUPLICATE , soc_inst|m0_1|u_logic|Duv2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pybwx4~3 , soc_inst|m0_1|u_logic|Pybwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pybwx4 , soc_inst|m0_1|u_logic|Pybwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|To33z4 , soc_inst|m0_1|u_logic|To33z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kf23z4~DUPLICATE , soc_inst|m0_1|u_logic|Kf23z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oubwx4~1 , soc_inst|m0_1|u_logic|Oubwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oubwx4~2 , soc_inst|m0_1|u_logic|Oubwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lwbwx4~0 , soc_inst|m0_1|u_logic|Lwbwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L763z4 , soc_inst|m0_1|u_logic|L763z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oubwx4~0 , soc_inst|m0_1|u_logic|Oubwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oubwx4~3 , soc_inst|m0_1|u_logic|Oubwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Konvx4~0 , soc_inst|m0_1|u_logic|Konvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~49 , soc_inst|m0_1|u_logic|Add3~49, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~45 , soc_inst|m0_1|u_logic|Add3~45, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~41 , soc_inst|m0_1|u_logic|Add3~41, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xxovx4 , soc_inst|m0_1|u_logic|Xxovx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|saved_word_address[7] , soc_inst|ram_1|saved_word_address[7], de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory.raddr_a[7]~7 , soc_inst|ram_1|memory.raddr_a[7]~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|saved_word_address[8] , soc_inst|ram_1|saved_word_address[8], de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory.raddr_a[8]~8 , soc_inst|ram_1|memory.raddr_a[8]~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nlnwx4~0 , soc_inst|m0_1|u_logic|Nlnwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T4uvx4~0 , soc_inst|m0_1|u_logic|T4uvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I7owx4 , soc_inst|m0_1|u_logic|I7owx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ffs2z4~DUPLICATE , soc_inst|m0_1|u_logic|Ffs2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F4nvx4~0 , soc_inst|m0_1|u_logic|F4nvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F4nvx4~1 , soc_inst|m0_1|u_logic|F4nvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K3l2z4 , soc_inst|m0_1|u_logic|K3l2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Txtvx4~0 , soc_inst|m0_1|u_logic|Txtvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qfa3z4~0 , soc_inst|m0_1|u_logic|Qfa3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H6tvx4~0 , soc_inst|m0_1|u_logic|H6tvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C5ovx4 , soc_inst|m0_1|u_logic|C5ovx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qfa3z4 , soc_inst|m0_1|u_logic|Qfa3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o~5 , soc_inst|m0_1|u_logic|hwdata_o~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A5uvx4~0 , soc_inst|m0_1|u_logic|A5uvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T5tvx4 , soc_inst|m0_1|u_logic|T5tvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tna3z4 , soc_inst|m0_1|u_logic|Tna3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aea3z4~0 , soc_inst|m0_1|u_logic|Aea3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aea3z4 , soc_inst|m0_1|u_logic|Aea3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tna3z4~DUPLICATE , soc_inst|m0_1|u_logic|Tna3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Etmvx4~0 , soc_inst|m0_1|u_logic|Etmvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F2o2z4~DUPLICATE , soc_inst|m0_1|u_logic|F2o2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~94 , soc_inst|m0_1|u_logic|Add0~94, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~33 , soc_inst|m0_1|u_logic|Add0~33, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xsmvx4~0 , soc_inst|m0_1|u_logic|Xsmvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C4b3z4 , soc_inst|m0_1|u_logic|C4b3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J5m2z4 , soc_inst|m0_1|u_logic|J5m2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X6m2z4 , soc_inst|m0_1|u_logic|X6m2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Po53z4 , soc_inst|m0_1|u_logic|Po53z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gf43z4 , soc_inst|m0_1|u_logic|Gf43z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X533z4 , soc_inst|m0_1|u_logic|X533z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bv03z4 , soc_inst|m0_1|u_logic|Bv03z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R40wx4~2 , soc_inst|m0_1|u_logic|R40wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hyz2z4 , soc_inst|m0_1|u_logic|Hyz2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ow13z4 , soc_inst|m0_1|u_logic|Ow13z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xx93z4 , soc_inst|m0_1|u_logic|Xx93z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R40wx4~1 , soc_inst|m0_1|u_logic|R40wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R40wx4~0 , soc_inst|m0_1|u_logic|R40wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R40wx4 , soc_inst|m0_1|u_logic|R40wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wq5wx4 , soc_inst|m0_1|u_logic|Wq5wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ab9wx4~0 , soc_inst|m0_1|u_logic|Ab9wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R99wx4~0 , soc_inst|m0_1|u_logic|R99wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lsd3z4 , soc_inst|m0_1|u_logic|Lsd3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pvd3z4~DUPLICATE , soc_inst|m0_1|u_logic|Pvd3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tyd3z4 , soc_inst|m0_1|u_logic|Tyd3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gm1wx4~6 , soc_inst|m0_1|u_logic|Gm1wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U9e3z4~DUPLICATE , soc_inst|m0_1|u_logic|U9e3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qc1xx4~0 , soc_inst|m0_1|u_logic|Qc1xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aud3z4~DUPLICATE , soc_inst|m0_1|u_logic|Aud3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wce3z4~DUPLICATE , soc_inst|m0_1|u_logic|Wce3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gm1wx4~7 , soc_inst|m0_1|u_logic|Gm1wx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gm1wx4~8 , soc_inst|m0_1|u_logic|Gm1wx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R99wx4~1 , soc_inst|m0_1|u_logic|R99wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aj1wx4~1 , soc_inst|m0_1|u_logic|Aj1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aj1wx4~2 , soc_inst|m0_1|u_logic|Aj1wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xk1wx4~1 , soc_inst|m0_1|u_logic|Xk1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xk1wx4~0 , soc_inst|m0_1|u_logic|Xk1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nl53z4 , soc_inst|m0_1|u_logic|Nl53z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ilp2z4~feeder , soc_inst|m0_1|u_logic|Ilp2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ilp2z4~DUPLICATE , soc_inst|m0_1|u_logic|Ilp2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ec43z4~feeder , soc_inst|m0_1|u_logic|Ec43z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ec43z4~DUPLICATE , soc_inst|m0_1|u_logic|Ec43z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wmp2z4 , soc_inst|m0_1|u_logic|Wmp2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fvz2z4 , soc_inst|m0_1|u_logic|Fvz2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eo5wx4~6 , soc_inst|m0_1|u_logic|Eo5wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mt13z4~feeder , soc_inst|m0_1|u_logic|Mt13z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mt13z4 , soc_inst|m0_1|u_logic|Mt13z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zr03z4 , soc_inst|m0_1|u_logic|Zr03z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V233z4~DUPLICATE , soc_inst|m0_1|u_logic|V233z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Efp2z4~DUPLICATE , soc_inst|m0_1|u_logic|Efp2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eo5wx4~5 , soc_inst|m0_1|u_logic|Eo5wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eo5wx4~1 , soc_inst|m0_1|u_logic|Eo5wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eo5wx4~2 , soc_inst|m0_1|u_logic|Eo5wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o[5] , soc_inst|m0_1|u_logic|hwdata_o[5], de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mka3z4 , soc_inst|m0_1|u_logic|Mka3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o~20 , soc_inst|m0_1|u_logic|hwdata_o~20, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wia3z4 , soc_inst|m0_1|u_logic|Wia3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~21 , soc_inst|m0_1|u_logic|Add0~21, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cr1wx4~3 , soc_inst|m0_1|u_logic|Cr1wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P03wx4~0 , soc_inst|m0_1|u_logic|P03wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G6d3z4~0 , soc_inst|m0_1|u_logic|G6d3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G6d3z4~1 , soc_inst|m0_1|u_logic|G6d3z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G6d3z4 , soc_inst|m0_1|u_logic|G6d3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ffbwx4~0 , soc_inst|m0_1|u_logic|Ffbwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cr1wx4~2 , soc_inst|m0_1|u_logic|Cr1wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cr1wx4~0 , soc_inst|m0_1|u_logic|Cr1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cr1wx4~1 , soc_inst|m0_1|u_logic|Cr1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X563z4 , soc_inst|m0_1|u_logic|X563z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Okn2z4 , soc_inst|m0_1|u_logic|Okn2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gf73z4~feeder , soc_inst|m0_1|u_logic|Gf73z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gf73z4 , soc_inst|m0_1|u_logic|Gf73z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gju2z4 , soc_inst|m0_1|u_logic|Gju2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ajn2z4 , soc_inst|m0_1|u_logic|Ajn2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Po83z4~DUPLICATE , soc_inst|m0_1|u_logic|Po83z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q1ywx4~1 , soc_inst|m0_1|u_logic|Q1ywx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vu93z4~feeder , soc_inst|m0_1|u_logic|Vu93z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vu93z4 , soc_inst|m0_1|u_logic|Vu93z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mhn2z4~DUPLICATE , soc_inst|m0_1|u_logic|Mhn2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Psv2z4~DUPLICATE , soc_inst|m0_1|u_logic|Psv2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yfn2z4~DUPLICATE , soc_inst|m0_1|u_logic|Yfn2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q1ywx4~0 , soc_inst|m0_1|u_logic|Q1ywx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q1ywx4 , soc_inst|m0_1|u_logic|Q1ywx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wa03z4 , soc_inst|m0_1|u_logic|Wa03z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fn33z4 , soc_inst|m0_1|u_logic|Fn33z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wd23z4~feeder , soc_inst|m0_1|u_logic|Wd23z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wd23z4 , soc_inst|m0_1|u_logic|Wd23z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q713z4 , soc_inst|m0_1|u_logic|Q713z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sh5wx4~2 , soc_inst|m0_1|u_logic|Sh5wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ow43z4~feeder , soc_inst|m0_1|u_logic|Ow43z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ow43z4 , soc_inst|m0_1|u_logic|Ow43z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cmn2z4 , soc_inst|m0_1|u_logic|Cmn2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sh5wx4~1 , soc_inst|m0_1|u_logic|Sh5wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sh5wx4~3 , soc_inst|m0_1|u_logic|Sh5wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sh5wx4~0 , soc_inst|m0_1|u_logic|Sh5wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o[2] , soc_inst|m0_1|u_logic|hwdata_o[2], de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gha3z4~0 , soc_inst|m0_1|u_logic|Gha3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gha3z4~DUPLICATE , soc_inst|m0_1|u_logic|Gha3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qsmvx4~0 , soc_inst|m0_1|u_logic|Qsmvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M2b3z4 , soc_inst|m0_1|u_logic|M2b3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~57 , soc_inst|m0_1|u_logic|Add0~57, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jsmvx4~0 , soc_inst|m0_1|u_logic|Jsmvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W0b3z4 , soc_inst|m0_1|u_logic|W0b3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~41 , soc_inst|m0_1|u_logic|Add0~41, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gza3z4 , soc_inst|m0_1|u_logic|Gza3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Taa3z4~0 , soc_inst|m0_1|u_logic|Taa3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Taa3z4 , soc_inst|m0_1|u_logic|Taa3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Csmvx4~0 , soc_inst|m0_1|u_logic|Csmvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gza3z4~DUPLICATE , soc_inst|m0_1|u_logic|Gza3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~65 , soc_inst|m0_1|u_logic|Add0~65, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vrmvx4~0 , soc_inst|m0_1|u_logic|Vrmvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qxa3z4 , soc_inst|m0_1|u_logic|Qxa3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M5tvx4~0 , soc_inst|m0_1|u_logic|M5tvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ts5wx4~0 , soc_inst|m0_1|u_logic|Ts5wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zyovx4 , soc_inst|m0_1|u_logic|Zyovx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uic3z4~0 , soc_inst|m0_1|u_logic|Uic3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uic3z4 , soc_inst|m0_1|u_logic|Uic3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cymwx4~0 , soc_inst|m0_1|u_logic|Cymwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cymwx4~1 , soc_inst|m0_1|u_logic|Cymwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B7owx4 , soc_inst|m0_1|u_logic|B7owx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cymwx4~2 , soc_inst|m0_1|u_logic|Cymwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oir2z4 , soc_inst|m0_1|u_logic|Oir2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dy4xx4~0 , soc_inst|m0_1|u_logic|Dy4xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kfr2z4~DUPLICATE , soc_inst|m0_1|u_logic|Kfr2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cgu2z4 , soc_inst|m0_1|u_logic|Cgu2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ze1wx4~4 , soc_inst|m0_1|u_logic|Ze1wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bk33z4 , soc_inst|m0_1|u_logic|Bk33z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ll83z4 , soc_inst|m0_1|u_logic|Ll83z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ze1wx4~0 , soc_inst|m0_1|u_logic|Ze1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gcr2z4 , soc_inst|m0_1|u_logic|Gcr2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rr93z4 , soc_inst|m0_1|u_logic|Rr93z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ze1wx4~3 , soc_inst|m0_1|u_logic|Ze1wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M413z4 , soc_inst|m0_1|u_logic|M413z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S703z4 , soc_inst|m0_1|u_logic|S703z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ze1wx4~2 , soc_inst|m0_1|u_logic|Ze1wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vdr2z4~DUPLICATE , soc_inst|m0_1|u_logic|Vdr2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lpv2z4~DUPLICATE , soc_inst|m0_1|u_logic|Lpv2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ze1wx4~1 , soc_inst|m0_1|u_logic|Ze1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ze1wx4~5 , soc_inst|m0_1|u_logic|Ze1wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cc73z4~feeder , soc_inst|m0_1|u_logic|Cc73z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cc73z4 , soc_inst|m0_1|u_logic|Cc73z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zgr2z4~DUPLICATE , soc_inst|m0_1|u_logic|Zgr2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sa23z4~DUPLICATE , soc_inst|m0_1|u_logic|Sa23z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kt43z4~DUPLICATE , soc_inst|m0_1|u_logic|Kt43z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ze1wx4~6 , soc_inst|m0_1|u_logic|Ze1wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T263z4 , soc_inst|m0_1|u_logic|T263z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~85 , soc_inst|m0_1|u_logic|Add2~85, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~81 , soc_inst|m0_1|u_logic|Add2~81, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ekhvx4~0 , soc_inst|m0_1|u_logic|Ekhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F8iwx4~0 , soc_inst|m0_1|u_logic|F8iwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pmnwx4 , soc_inst|m0_1|u_logic|Pmnwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Imu2z4 , soc_inst|m0_1|u_logic|Imu2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rr83z4 , soc_inst|m0_1|u_logic|Rr83z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lr9wx4~2 , soc_inst|m0_1|u_logic|Lr9wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qyc3z4 , soc_inst|m0_1|u_logic|Qyc3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Asr2z4~feeder , soc_inst|m0_1|u_logic|Asr2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Asr2z4 , soc_inst|m0_1|u_logic|Asr2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lr9wx4~1 , soc_inst|m0_1|u_logic|Lr9wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cvr2z4 , soc_inst|m0_1|u_logic|Cvr2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ii73z4~feeder , soc_inst|m0_1|u_logic|Ii73z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ii73z4~DUPLICATE , soc_inst|m0_1|u_logic|Ii73z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lr9wx4~0 , soc_inst|m0_1|u_logic|Lr9wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rvv2z4 , soc_inst|m0_1|u_logic|Rvv2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Otr2z4 , soc_inst|m0_1|u_logic|Otr2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lr9wx4~3 , soc_inst|m0_1|u_logic|Lr9wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lr9wx4 , soc_inst|m0_1|u_logic|Lr9wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Godwx4~0 , soc_inst|m0_1|u_logic|Godwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D5ywx4~0 , soc_inst|m0_1|u_logic|D5ywx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Snd3z4 , soc_inst|m0_1|u_logic|Snd3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hpd3z4 , soc_inst|m0_1|u_logic|Hpd3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ai9wx4~1 , soc_inst|m0_1|u_logic|Ai9wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M3e3z4 , soc_inst|m0_1|u_logic|M3e3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wqd3z4 , soc_inst|m0_1|u_logic|Wqd3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ai9wx4~2 , soc_inst|m0_1|u_logic|Ai9wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I0e3z4 , soc_inst|m0_1|u_logic|I0e3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X1e3z4~feeder , soc_inst|m0_1|u_logic|X1e3z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X1e3z4 , soc_inst|m0_1|u_logic|X1e3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ai9wx4~3 , soc_inst|m0_1|u_logic|Ai9wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B5e3z4 , soc_inst|m0_1|u_logic|B5e3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ai9wx4~0 , soc_inst|m0_1|u_logic|Ai9wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ai9wx4 , soc_inst|m0_1|u_logic|Ai9wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S3cwx4~0 , soc_inst|m0_1|u_logic|S3cwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I463z4 , soc_inst|m0_1|u_logic|I463z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ql33z4~DUPLICATE , soc_inst|m0_1|u_logic|Ql33z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zh5wx4~3 , soc_inst|m0_1|u_logic|Zh5wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zu43z4 , soc_inst|m0_1|u_logic|Zu43z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K7s2z4~feeder , soc_inst|m0_1|u_logic|K7s2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K7s2z4 , soc_inst|m0_1|u_logic|K7s2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zh5wx4~2 , soc_inst|m0_1|u_logic|Zh5wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rds2z4 , soc_inst|m0_1|u_logic|Rds2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D432z4~0 , soc_inst|m0_1|u_logic|D432z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B613z4~feeder , soc_inst|m0_1|u_logic|B613z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B613z4~DUPLICATE , soc_inst|m0_1|u_logic|B613z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H903z4 , soc_inst|m0_1|u_logic|H903z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zh5wx4~4 , soc_inst|m0_1|u_logic|Zh5wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hc23z4~feeder , soc_inst|m0_1|u_logic|Hc23z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hc23z4 , soc_inst|m0_1|u_logic|Hc23z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oas2z4 , soc_inst|m0_1|u_logic|Oas2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zh5wx4~0 , soc_inst|m0_1|u_logic|Zh5wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z8s2z4~feeder , soc_inst|m0_1|u_logic|Z8s2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z8s2z4 , soc_inst|m0_1|u_logic|Z8s2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hvivx4~0 , soc_inst|m0_1|u_logic|Hvivx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rkd3z4 , soc_inst|m0_1|u_logic|Rkd3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zh5wx4~1 , soc_inst|m0_1|u_logic|Zh5wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zh5wx4~5 , soc_inst|m0_1|u_logic|Zh5wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|An83z4~feeder , soc_inst|m0_1|u_logic|An83z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|An83z4 , soc_inst|m0_1|u_logic|An83z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dcs2z4 , soc_inst|m0_1|u_logic|Dcs2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gt93z4 , soc_inst|m0_1|u_logic|Gt93z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rd73z4~DUPLICATE , soc_inst|m0_1|u_logic|Rd73z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zh5wx4~6 , soc_inst|m0_1|u_logic|Zh5wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Arv2z4 , soc_inst|m0_1|u_logic|Arv2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rhu2z4 , soc_inst|m0_1|u_logic|Rhu2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zh5wx4~7 , soc_inst|m0_1|u_logic|Zh5wx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zh5wx4~8 , soc_inst|m0_1|u_logic|Zh5wx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S3cwx4~1 , soc_inst|m0_1|u_logic|S3cwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~105 , soc_inst|m0_1|u_logic|Add5~105, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zh5wx4~9 , soc_inst|m0_1|u_logic|Zh5wx4~9, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Do1wx4~2 , soc_inst|m0_1|u_logic|Do1wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Do1wx4~1 , soc_inst|m0_1|u_logic|Do1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Do1wx4~0 , soc_inst|m0_1|u_logic|Do1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Glnwx4~2 , soc_inst|m0_1|u_logic|Glnwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pn1wx4~0 , soc_inst|m0_1|u_logic|Pn1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rd73z4~feeder , soc_inst|m0_1|u_logic|Rd73z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rd73z4 , soc_inst|m0_1|u_logic|Rd73z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pjqwx4~0 , soc_inst|m0_1|u_logic|Pjqwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|An83z4~DUPLICATE , soc_inst|m0_1|u_logic|An83z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pjqwx4~2 , soc_inst|m0_1|u_logic|Pjqwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pjqwx4~1 , soc_inst|m0_1|u_logic|Pjqwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z8s2z4~DUPLICATE , soc_inst|m0_1|u_logic|Z8s2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pjqwx4~3 , soc_inst|m0_1|u_logic|Pjqwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pjqwx4 , soc_inst|m0_1|u_logic|Pjqwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sndwx4~0 , soc_inst|m0_1|u_logic|Sndwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Godwx4~1 , soc_inst|m0_1|u_logic|Godwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T9v2z4 , soc_inst|m0_1|u_logic|T9v2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bdwwx4~3 , soc_inst|m0_1|u_logic|Bdwwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T583z4 , soc_inst|m0_1|u_logic|T583z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bdwwx4~2 , soc_inst|m0_1|u_logic|Bdwwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G4r2z4~DUPLICATE , soc_inst|m0_1|u_logic|G4r2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bdwwx4~0 , soc_inst|m0_1|u_logic|Bdwwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bdwwx4~1 , soc_inst|m0_1|u_logic|Bdwwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bdwwx4 , soc_inst|m0_1|u_logic|Bdwwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qmdwx4~0 , soc_inst|m0_1|u_logic|Qmdwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G493z4 , soc_inst|m0_1|u_logic|G493z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ipm2z4~feeder , soc_inst|m0_1|u_logic|Ipm2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ipm2z4 , soc_inst|m0_1|u_logic|Ipm2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Svqwx4~1 , soc_inst|m0_1|u_logic|Svqwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wqm2z4 , soc_inst|m0_1|u_logic|Wqm2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R6v2z4 , soc_inst|m0_1|u_logic|R6v2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Svqwx4~3 , soc_inst|m0_1|u_logic|Svqwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R283z4~feeder , soc_inst|m0_1|u_logic|R283z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R283z4 , soc_inst|m0_1|u_logic|R283z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ixt2z4~feeder , soc_inst|m0_1|u_logic|Ixt2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ixt2z4 , soc_inst|m0_1|u_logic|Ixt2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Svqwx4~2 , soc_inst|m0_1|u_logic|Svqwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ksm2z4~feeder , soc_inst|m0_1|u_logic|Ksm2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ksm2z4 , soc_inst|m0_1|u_logic|Ksm2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|It63z4~DUPLICATE , soc_inst|m0_1|u_logic|It63z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Svqwx4~0 , soc_inst|m0_1|u_logic|Svqwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Svqwx4 , soc_inst|m0_1|u_logic|Svqwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tkdwx4~0 , soc_inst|m0_1|u_logic|Tkdwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qmdwx4~1 , soc_inst|m0_1|u_logic|Qmdwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G6owx4 , soc_inst|m0_1|u_logic|G6owx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yz4wx4 , soc_inst|m0_1|u_logic|Yz4wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oxuvx4~0 , soc_inst|m0_1|u_logic|Oxuvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R1ivx4~0 , soc_inst|m0_1|u_logic|R1ivx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ipb3z4 , soc_inst|m0_1|u_logic|Ipb3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fhc3z4~0 , soc_inst|m0_1|u_logic|Fhc3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fhc3z4 , soc_inst|m0_1|u_logic|Fhc3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dewwx4~0 , soc_inst|m0_1|u_logic|Dewwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B2uvx4~1 , soc_inst|m0_1|u_logic|B2uvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U1uvx4 , soc_inst|m0_1|u_logic|U1uvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Adt2z4 , soc_inst|m0_1|u_logic|Adt2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dewwx4~1 , soc_inst|m0_1|u_logic|Dewwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gtmwx4~0 , soc_inst|m0_1|u_logic|Gtmwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gtmwx4~1 , soc_inst|m0_1|u_logic|Gtmwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gtmwx4~2 , soc_inst|m0_1|u_logic|Gtmwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wbk2z4 , soc_inst|m0_1|u_logic|Wbk2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T2owx4~0 , soc_inst|m0_1|u_logic|T2owx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T2owx4~1 , soc_inst|m0_1|u_logic|T2owx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gmd3z4 , soc_inst|m0_1|u_logic|Gmd3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~37 , soc_inst|m0_1|u_logic|Add3~37, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~81 , soc_inst|m0_1|u_logic|Add3~81, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~77 , soc_inst|m0_1|u_logic|Add3~77, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kt43z4 , soc_inst|m0_1|u_logic|Kt43z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U9a2z4~0 , soc_inst|m0_1|u_logic|U9a2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zgr2z4 , soc_inst|m0_1|u_logic|Zgr2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rba2z4~0 , soc_inst|m0_1|u_logic|Rba2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U9a2z4~2 , soc_inst|m0_1|u_logic|U9a2z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sa23z4 , soc_inst|m0_1|u_logic|Sa23z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U9a2z4~1 , soc_inst|m0_1|u_logic|U9a2z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U9a2z4~3 , soc_inst|m0_1|u_logic|U9a2z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pg1wx4~0 , soc_inst|m0_1|u_logic|Pg1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fzl2z4 , soc_inst|m0_1|u_logic|Fzl2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ejawx4~0 , soc_inst|m0_1|u_logic|Ejawx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ejawx4~1 , soc_inst|m0_1|u_logic|Ejawx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~45 , soc_inst|m0_1|u_logic|Add5~45, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~13 , soc_inst|m0_1|u_logic|Add5~13, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cqovx4 , soc_inst|m0_1|u_logic|Cqovx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|saved_word_address[10] , soc_inst|ram_1|saved_word_address[10], de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory.raddr_a[10]~10 , soc_inst|ram_1|memory.raddr_a[10]~10, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~105 , soc_inst|m0_1|u_logic|Add3~105, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ciawx4~0 , soc_inst|m0_1|u_logic|Ciawx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wnv2z4 , soc_inst|m0_1|u_logic|Wnv2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kzf3z4 , soc_inst|m0_1|u_logic|Kzf3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hc1wx4~3 , soc_inst|m0_1|u_logic|Hc1wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lqr2z4~feeder , soc_inst|m0_1|u_logic|Lqr2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lqr2z4 , soc_inst|m0_1|u_logic|Lqr2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Neu2z4~feeder , soc_inst|m0_1|u_logic|Neu2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Neu2z4 , soc_inst|m0_1|u_logic|Neu2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hc1wx4~4 , soc_inst|m0_1|u_logic|Hc1wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E163z4~DUPLICATE , soc_inst|m0_1|u_logic|E163z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cq93z4~DUPLICATE , soc_inst|m0_1|u_logic|Cq93z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hc1wx4~1 , soc_inst|m0_1|u_logic|Hc1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wor2z4 , soc_inst|m0_1|u_logic|Wor2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hc1wx4~0 , soc_inst|m0_1|u_logic|Hc1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O2g3z4 , soc_inst|m0_1|u_logic|O2g3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X94xx4~0 , soc_inst|m0_1|u_logic|X94xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vxf3z4 , soc_inst|m0_1|u_logic|Vxf3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vr43z4 , soc_inst|m0_1|u_logic|Vr43z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hc1wx4~2 , soc_inst|m0_1|u_logic|Hc1wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hc1wx4~5 , soc_inst|m0_1|u_logic|Hc1wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Na73z4 , soc_inst|m0_1|u_logic|Na73z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hc1wx4~6 , soc_inst|m0_1|u_logic|Hc1wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wj83z4 , soc_inst|m0_1|u_logic|Wj83z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mi33z4~feeder , soc_inst|m0_1|u_logic|Mi33z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mi33z4 , soc_inst|m0_1|u_logic|Mi33z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hc1wx4~7 , soc_inst|m0_1|u_logic|Hc1wx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D923z4~feeder , soc_inst|m0_1|u_logic|D923z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D923z4~DUPLICATE , soc_inst|m0_1|u_logic|D923z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z0g3z4~feeder , soc_inst|m0_1|u_logic|Z0g3z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z0g3z4 , soc_inst|m0_1|u_logic|Z0g3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y91xx4~0 , soc_inst|m0_1|u_logic|Y91xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hc1wx4~8 , soc_inst|m0_1|u_logic|Hc1wx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ciawx4~1 , soc_inst|m0_1|u_logic|Ciawx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ya1wx4~1 , soc_inst|m0_1|u_logic|Ya1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ya1wx4~0 , soc_inst|m0_1|u_logic|Ya1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hc1wx4 , soc_inst|m0_1|u_logic|Hc1wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B91wx4~1 , soc_inst|m0_1|u_logic|B91wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~17 , soc_inst|m0_1|u_logic|Add5~17, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B91wx4~2 , soc_inst|m0_1|u_logic|B91wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B91wx4~0 , soc_inst|m0_1|u_logic|B91wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hnr2z4 , soc_inst|m0_1|u_logic|Hnr2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cq93z4 , soc_inst|m0_1|u_logic|Cq93z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zkuwx4~1 , soc_inst|m0_1|u_logic|Zkuwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Na73z4~DUPLICATE , soc_inst|m0_1|u_logic|Na73z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zkuwx4~0 , soc_inst|m0_1|u_logic|Zkuwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zkuwx4~3 , soc_inst|m0_1|u_logic|Zkuwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zkuwx4~2 , soc_inst|m0_1|u_logic|Zkuwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zkuwx4 , soc_inst|m0_1|u_logic|Zkuwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F5a2z4~0 , soc_inst|m0_1|u_logic|F5a2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kzf3z4~DUPLICATE , soc_inst|m0_1|u_logic|Kzf3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I3a2z4~2 , soc_inst|m0_1|u_logic|I3a2z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E163z4 , soc_inst|m0_1|u_logic|E163z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I3a2z4~0 , soc_inst|m0_1|u_logic|I3a2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D923z4 , soc_inst|m0_1|u_logic|D923z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I3a2z4~1 , soc_inst|m0_1|u_logic|I3a2z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I3a2z4~3 , soc_inst|m0_1|u_logic|I3a2z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ra1wx4~0 , soc_inst|m0_1|u_logic|Ra1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|haddr_o~5 , soc_inst|m0_1|u_logic|haddr_o~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|saved_word_address[11] , soc_inst|ram_1|saved_word_address[11], de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory.raddr_a[11]~11 , soc_inst|ram_1|memory.raddr_a[11]~11, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sx3wx4~0 , soc_inst|m0_1|u_logic|Sx3wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[28]~14 , soc_inst|ram_1|data_to_memory[28]~14, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a12 , soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a12, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o[12]~19 , soc_inst|m0_1|u_logic|hwdata_o[12]~19, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[12]~13 , soc_inst|ram_1|data_to_memory[12]~13, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lsmwx4~0 , soc_inst|m0_1|u_logic|Lsmwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cawwx4~1 , soc_inst|m0_1|u_logic|Cawwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cawwx4~0 , soc_inst|m0_1|u_logic|Cawwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cawwx4~3 , soc_inst|m0_1|u_logic|Cawwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cawwx4~2 , soc_inst|m0_1|u_logic|Cawwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cawwx4 , soc_inst|m0_1|u_logic|Cawwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Duuwx4 , soc_inst|m0_1|u_logic|Duuwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jiowx4~0 , soc_inst|m0_1|u_logic|Jiowx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xmdwx4~0 , soc_inst|m0_1|u_logic|Xmdwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jiowx4~1 , soc_inst|m0_1|u_logic|Jiowx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xuxwx4 , soc_inst|m0_1|u_logic|Xuxwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R91xx4~0 , soc_inst|m0_1|u_logic|R91xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T31xx4~0 , soc_inst|m0_1|u_logic|T31xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wnt2z4 , soc_inst|m0_1|u_logic|Wnt2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O7zvx4~0 , soc_inst|m0_1|u_logic|O7zvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ft73z4~DUPLICATE , soc_inst|m0_1|u_logic|Ft73z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N8i3z4 , soc_inst|m0_1|u_logic|N8i3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cai3z4 , soc_inst|m0_1|u_logic|Cai3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uu83z4~DUPLICATE , soc_inst|m0_1|u_logic|Uu83z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wj63z4~DUPLICATE , soc_inst|m0_1|u_logic|Wj63z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O7zvx4~7 , soc_inst|m0_1|u_logic|O7zvx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O7zvx4~8 , soc_inst|m0_1|u_logic|O7zvx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E143z4 , soc_inst|m0_1|u_logic|E143z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rro2z4 , soc_inst|m0_1|u_logic|Rro2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O7zvx4~2 , soc_inst|m0_1|u_logic|O7zvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y6i3z4 , soc_inst|m0_1|u_logic|Y6i3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J5i3z4 , soc_inst|m0_1|u_logic|J5i3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O7zvx4~5 , soc_inst|m0_1|u_logic|O7zvx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gto2z4 , soc_inst|m0_1|u_logic|Gto2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rhi2z4~DUPLICATE , soc_inst|m0_1|u_logic|Rhi2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Velvx4~0 , soc_inst|m0_1|u_logic|Velvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mgawx4~0 , soc_inst|m0_1|u_logic|Mgawx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|No93z4 , soc_inst|m0_1|u_logic|No93z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mzp2z4~DUPLICATE , soc_inst|m0_1|u_logic|Mzp2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S71wx4~3 , soc_inst|m0_1|u_logic|S71wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U5q2z4~DUPLICATE , soc_inst|m0_1|u_logic|U5q2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R21xx4~0 , soc_inst|m0_1|u_logic|R21xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xg33z4 , soc_inst|m0_1|u_logic|Xg33z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hi83z4 , soc_inst|m0_1|u_logic|Hi83z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S71wx4~0 , soc_inst|m0_1|u_logic|S71wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X213z4 , soc_inst|m0_1|u_logic|X213z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D603z4~feeder , soc_inst|m0_1|u_logic|D603z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D603z4 , soc_inst|m0_1|u_logic|D603z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S71wx4~2 , soc_inst|m0_1|u_logic|S71wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hmv2z4 , soc_inst|m0_1|u_logic|Hmv2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S71wx4~1 , soc_inst|m0_1|u_logic|S71wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q2q2z4 , soc_inst|m0_1|u_logic|Q2q2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ycu2z4~feeder , soc_inst|m0_1|u_logic|Ycu2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ycu2z4 , soc_inst|m0_1|u_logic|Ycu2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S71wx4~4 , soc_inst|m0_1|u_logic|S71wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S71wx4~5 , soc_inst|m0_1|u_logic|S71wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y873z4 , soc_inst|m0_1|u_logic|Y873z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F4q2z4~feeder , soc_inst|m0_1|u_logic|F4q2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F4q2z4 , soc_inst|m0_1|u_logic|F4q2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gq43z4~feeder , soc_inst|m0_1|u_logic|Gq43z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gq43z4 , soc_inst|m0_1|u_logic|Gq43z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O723z4~DUPLICATE , soc_inst|m0_1|u_logic|O723z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S71wx4~6 , soc_inst|m0_1|u_logic|S71wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pz53z4 , soc_inst|m0_1|u_logic|Pz53z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S71wx4~7 , soc_inst|m0_1|u_logic|S71wx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S71wx4~8 , soc_inst|m0_1|u_logic|S71wx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mgawx4~1 , soc_inst|m0_1|u_logic|Mgawx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J61wx4~1 , soc_inst|m0_1|u_logic|J61wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J61wx4~0 , soc_inst|m0_1|u_logic|J61wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O51wx4~0 , soc_inst|m0_1|u_logic|O51wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S71wx4 , soc_inst|m0_1|u_logic|S71wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M41wx4~0 , soc_inst|m0_1|u_logic|M41wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o~2 , soc_inst|m0_1|u_logic|hwdata_o~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z0uvx4 , soc_inst|m0_1|u_logic|Z0uvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lhd3z4 , soc_inst|m0_1|u_logic|Lhd3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qwowx4 , soc_inst|m0_1|u_logic|Qwowx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K7pwx4 , soc_inst|m0_1|u_logic|K7pwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L0uvx4 , soc_inst|m0_1|u_logic|L0uvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q6l2z4 , soc_inst|m0_1|u_logic|Q6l2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E0uvx4 , soc_inst|m0_1|u_logic|E0uvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K3uvx4~0 , soc_inst|m0_1|u_logic|K3uvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W2uvx4 , soc_inst|m0_1|u_logic|W2uvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aqp2z4 , soc_inst|m0_1|u_logic|Aqp2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qztvx4 , soc_inst|m0_1|u_logic|Qztvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jxs2z4 , soc_inst|m0_1|u_logic|Jxs2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I2uvx4~0 , soc_inst|m0_1|u_logic|I2uvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B1a3z4 , soc_inst|m0_1|u_logic|B1a3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Repwx4~0 , soc_inst|m0_1|u_logic|Repwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Repwx4~1 , soc_inst|m0_1|u_logic|Repwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lns2z4~feeder , soc_inst|m0_1|u_logic|Lns2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vytvx4 , soc_inst|m0_1|u_logic|Vytvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lns2z4 , soc_inst|m0_1|u_logic|Lns2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Repwx4~2 , soc_inst|m0_1|u_logic|Repwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ncpwx4~0 , soc_inst|m0_1|u_logic|Ncpwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[30]~29 , soc_inst|ram_1|data_to_memory[30]~29, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a14 , soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a14, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bq5wx4~0 , soc_inst|m0_1|u_logic|Bq5wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[14]~30 , soc_inst|ram_1|data_to_memory[14]~30, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[30]~34 , soc_inst|interconnect_1|HRDATA[30]~34, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kepwx4~1 , soc_inst|m0_1|u_logic|Kepwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xmdwx4~1 , soc_inst|m0_1|u_logic|Xmdwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J7ewx4~0 , soc_inst|m0_1|u_logic|J7ewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A9iwx4~0 , soc_inst|m0_1|u_logic|A9iwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C0ewx4~0 , soc_inst|m0_1|u_logic|C0ewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sndwx4~1 , soc_inst|m0_1|u_logic|Sndwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tkdwx4~1 , soc_inst|m0_1|u_logic|Tkdwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o~4 , soc_inst|m0_1|u_logic|hwdata_o~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J9d3z4 , soc_inst|m0_1|u_logic|J9d3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xdb3z4~DUPLICATE , soc_inst|m0_1|u_logic|Xdb3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J7b3z4~0 , soc_inst|m0_1|u_logic|J7b3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J7b3z4 , soc_inst|m0_1|u_logic|J7b3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~89 , soc_inst|m0_1|u_logic|Add0~89, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ormvx4~0 , soc_inst|m0_1|u_logic|Ormvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z8b3z4 , soc_inst|m0_1|u_logic|Z8b3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jkc3z4~0 , soc_inst|m0_1|u_logic|Jkc3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jkc3z4 , soc_inst|m0_1|u_logic|Jkc3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F4c3z4~DUPLICATE , soc_inst|m0_1|u_logic|F4c3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jruvx4~0 , soc_inst|m0_1|u_logic|Jruvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D1ivx4~0 , soc_inst|m0_1|u_logic|D1ivx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F4c3z4 , soc_inst|m0_1|u_logic|F4c3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wkpwx4~0 , soc_inst|m0_1|u_logic|Wkpwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gcb3z4 , soc_inst|m0_1|u_logic|Gcb3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pab3z4 , soc_inst|m0_1|u_logic|Pab3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wkpwx4~1 , soc_inst|m0_1|u_logic|Wkpwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wkpwx4~2 , soc_inst|m0_1|u_logic|Wkpwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wkpwx4~3 , soc_inst|m0_1|u_logic|Wkpwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|switch_store[0][6] , soc_inst|switches_1|switch_store[0][6], de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[6]~36 , soc_inst|interconnect_1|HRDATA[6]~36, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O9iwx4~0 , soc_inst|m0_1|u_logic|O9iwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O9iwx4~1 , soc_inst|m0_1|u_logic|O9iwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ba0wx4~0 , soc_inst|m0_1|u_logic|Ba0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ba0wx4 , soc_inst|m0_1|u_logic|Ba0wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pw03z4 , soc_inst|m0_1|u_logic|Pw03z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vzz2z4 , soc_inst|m0_1|u_logic|Vzz2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wa0wx4~4 , soc_inst|m0_1|u_logic|Wa0wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N3n2z4 , soc_inst|m0_1|u_logic|N3n2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cy13z4 , soc_inst|m0_1|u_logic|Cy13z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wa0wx4~0 , soc_inst|m0_1|u_logic|Wa0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y1n2z4 , soc_inst|m0_1|u_logic|Y1n2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gha3z4 , soc_inst|m0_1|u_logic|Gha3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bec3z4 , soc_inst|m0_1|u_logic|Bec3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bec3z4~0 , soc_inst|m0_1|u_logic|Bec3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bec3z4~DUPLICATE , soc_inst|m0_1|u_logic|Bec3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Trq2z4 , soc_inst|m0_1|u_logic|Trq2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ckuvx4~0 , soc_inst|m0_1|u_logic|Ckuvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F2ivx4~0 , soc_inst|m0_1|u_logic|F2ivx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pxb3z4 , soc_inst|m0_1|u_logic|Pxb3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mbt2z4~feeder , soc_inst|m0_1|u_logic|Mbt2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mbt2z4 , soc_inst|m0_1|u_logic|Mbt2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yrqwx4~0 , soc_inst|m0_1|u_logic|Yrqwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ojmwx4~0 , soc_inst|m0_1|u_logic|Ojmwx4~0, de1_soc_wrapper, 1
instance = comp, \SW[2]~input , SW[2]~input, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|switch_store[0][2] , soc_inst|switches_1|switch_store[0][2], de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[2]~7 , soc_inst|ram_1|data_to_memory[2]~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a2 , soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ld1xx4~0 , soc_inst|m0_1|u_logic|Ld1xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F7qwx4 , soc_inst|m0_1|u_logic|F7qwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M7qwx4~0 , soc_inst|m0_1|u_logic|M7qwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S5b3z4~feeder , soc_inst|m0_1|u_logic|S5b3z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S5b3z4 , soc_inst|m0_1|u_logic|S5b3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R3uvx4~0 , soc_inst|m0_1|u_logic|R3uvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ynvvx4 , soc_inst|m0_1|u_logic|Ynvvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C1lvx4~0 , soc_inst|m0_1|u_logic|C1lvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lgi3z4 , soc_inst|m0_1|u_logic|Lgi3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pbl2z4 , soc_inst|m0_1|u_logic|Pbl2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C193z4 , soc_inst|m0_1|u_logic|C193z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N3v2z4 , soc_inst|m0_1|u_logic|N3v2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Edl2z4 , soc_inst|m0_1|u_logic|Edl2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U7uwx4~0 , soc_inst|m0_1|u_logic|U7uwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nz73z4 , soc_inst|m0_1|u_logic|Nz73z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eq63z4 , soc_inst|m0_1|u_logic|Eq63z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eut2z4 , soc_inst|m0_1|u_logic|Eut2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tel2z4 , soc_inst|m0_1|u_logic|Tel2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U7uwx4~1 , soc_inst|m0_1|u_logic|U7uwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U7uwx4 , soc_inst|m0_1|u_logic|U7uwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xhl2z4 , soc_inst|m0_1|u_logic|Xhl2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Igl2z4~DUPLICATE , soc_inst|m0_1|u_logic|Igl2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M082z4~0 , soc_inst|m0_1|u_logic|M082z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uo13z4 , soc_inst|m0_1|u_logic|Uo13z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dy23z4 , soc_inst|m0_1|u_logic|Dy23z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Py72z4~1 , soc_inst|m0_1|u_logic|Py72z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wo03z4 , soc_inst|m0_1|u_logic|Wo03z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Py72z4~2 , soc_inst|m0_1|u_logic|Py72z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vg53z4 , soc_inst|m0_1|u_logic|Vg53z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M743z4 , soc_inst|m0_1|u_logic|M743z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Py72z4~0 , soc_inst|m0_1|u_logic|Py72z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Py72z4~3 , soc_inst|m0_1|u_logic|Py72z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oa3wx4 , soc_inst|m0_1|u_logic|Oa3wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T7cwx4~0 , soc_inst|m0_1|u_logic|T7cwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bf9wx4~0 , soc_inst|m0_1|u_logic|Bf9wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M4j2z4 , soc_inst|m0_1|u_logic|M4j2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pgf3z4 , soc_inst|m0_1|u_logic|Pgf3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eif3z4 , soc_inst|m0_1|u_logic|Eif3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bc82z4~0 , soc_inst|m0_1|u_logic|Bc82z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uuf3z4~feeder , soc_inst|m0_1|u_logic|Uuf3z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uuf3z4 , soc_inst|m0_1|u_logic|Uuf3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tjf3z4 , soc_inst|m0_1|u_logic|Tjf3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ilf3z4~DUPLICATE , soc_inst|m0_1|u_logic|Ilf3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bc82z4~1 , soc_inst|m0_1|u_logic|Bc82z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qrf3z4 , soc_inst|m0_1|u_logic|Qrf3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ftf3z4 , soc_inst|m0_1|u_logic|Ftf3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bc82z4~2 , soc_inst|m0_1|u_logic|Bc82z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bc82z4~3 , soc_inst|m0_1|u_logic|Bc82z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aff3z4 , soc_inst|m0_1|u_logic|Aff3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fpi2z4~DUPLICATE , soc_inst|m0_1|u_logic|Fpi2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Icxwx4~0 , soc_inst|m0_1|u_logic|Icxwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Orj2z4 , soc_inst|m0_1|u_logic|Orj2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wbf3z4 , soc_inst|m0_1|u_logic|Wbf3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Icxwx4~1 , soc_inst|m0_1|u_logic|Icxwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bqf3z4 , soc_inst|m0_1|u_logic|Bqf3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Icxwx4~2 , soc_inst|m0_1|u_logic|Icxwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mof3z4 , soc_inst|m0_1|u_logic|Mof3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xmf3z4 , soc_inst|m0_1|u_logic|Xmf3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Icxwx4~3 , soc_inst|m0_1|u_logic|Icxwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Icxwx4 , soc_inst|m0_1|u_logic|Icxwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bc82z4~4 , soc_inst|m0_1|u_logic|Bc82z4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ntnvx4~0 , soc_inst|m0_1|u_logic|Ntnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rbmvx4~0 , soc_inst|m0_1|u_logic|Rbmvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V3o2z4 , soc_inst|m0_1|u_logic|V3o2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bk23z4 , soc_inst|m0_1|u_logic|Bk23z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T253z4 , soc_inst|m0_1|u_logic|T253z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nd3wx4~3 , soc_inst|m0_1|u_logic|Nd3wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jc1xx4~0 , soc_inst|m0_1|u_logic|Jc1xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sa13z4 , soc_inst|m0_1|u_logic|Sa13z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Isi2z4 , soc_inst|m0_1|u_logic|Isi2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nd3wx4~0 , soc_inst|m0_1|u_logic|Nd3wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X2j2z4 , soc_inst|m0_1|u_logic|X2j2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xti2z4 , soc_inst|m0_1|u_logic|Xti2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cc63z4 , soc_inst|m0_1|u_logic|Cc63z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nd3wx4~5 , soc_inst|m0_1|u_logic|Nd3wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lpu2z4 , soc_inst|m0_1|u_logic|Lpu2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nd3wx4~6 , soc_inst|m0_1|u_logic|Nd3wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ll73z4 , soc_inst|m0_1|u_logic|Ll73z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nd3wx4~7 , soc_inst|m0_1|u_logic|Nd3wx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Glj2z4 , soc_inst|m0_1|u_logic|Glj2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U71xx4~0 , soc_inst|m0_1|u_logic|U71xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ta1xx4~0 , soc_inst|m0_1|u_logic|Ta1xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V1l2z4 , soc_inst|m0_1|u_logic|V1l2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Phh2z4~0 , soc_inst|m0_1|u_logic|Phh2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eb72z4~0 , soc_inst|m0_1|u_logic|Eb72z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pfz2z4 , soc_inst|m0_1|u_logic|Pfz2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kt33z4 , soc_inst|m0_1|u_logic|Kt33z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H972z4~0 , soc_inst|m0_1|u_logic|H972z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yd03z4~feeder , soc_inst|m0_1|u_logic|Yd03z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yd03z4 , soc_inst|m0_1|u_logic|Yd03z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ehz2z4 , soc_inst|m0_1|u_logic|Ehz2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H972z4~2 , soc_inst|m0_1|u_logic|H972z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H972z4~1 , soc_inst|m0_1|u_logic|H972z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H972z4~3 , soc_inst|m0_1|u_logic|H972z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A67wx4~0 , soc_inst|m0_1|u_logic|A67wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zwcvx4 , soc_inst|m0_1|u_logic|Zwcvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ec62z4~2 , soc_inst|m0_1|u_logic|Ec62z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vr23z4 , soc_inst|m0_1|u_logic|Vr23z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mi13z4~DUPLICATE , soc_inst|m0_1|u_logic|Mi13z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ec62z4~1 , soc_inst|m0_1|u_logic|Ec62z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cai3z4~DUPLICATE , soc_inst|m0_1|u_logic|Cai3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Be62z4~0 , soc_inst|m0_1|u_logic|Be62z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Na53z4 , soc_inst|m0_1|u_logic|Na53z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ec62z4~0 , soc_inst|m0_1|u_logic|Ec62z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ec62z4~3 , soc_inst|m0_1|u_logic|Ec62z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q8zvx4~0 , soc_inst|m0_1|u_logic|Q8zvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ovcvx4 , soc_inst|m0_1|u_logic|Ovcvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dih2z4~0 , soc_inst|m0_1|u_logic|Dih2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~117 , soc_inst|m0_1|u_logic|Add5~117, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~9 , soc_inst|m0_1|u_logic|Add5~9, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~77 , soc_inst|m0_1|u_logic|Add5~77, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R5zvx4~2 , soc_inst|m0_1|u_logic|R5zvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kaf3z4~DUPLICATE , soc_inst|m0_1|u_logic|Kaf3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~105 , soc_inst|m0_1|u_logic|Add2~105, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~117 , soc_inst|m0_1|u_logic|Add2~117, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~113 , soc_inst|m0_1|u_logic|Add2~113, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~77 , soc_inst|m0_1|u_logic|Add2~77, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~29 , soc_inst|m0_1|u_logic|Add2~29, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lrx2z4 , soc_inst|m0_1|u_logic|Lrx2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~65 , soc_inst|m0_1|u_logic|Add3~65, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~61 , soc_inst|m0_1|u_logic|Add3~61, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~57 , soc_inst|m0_1|u_logic|Add3~57, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~101 , soc_inst|m0_1|u_logic|Add3~101, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~113 , soc_inst|m0_1|u_logic|Add3~113, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~109 , soc_inst|m0_1|u_logic|Add3~109, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~73 , soc_inst|m0_1|u_logic|Add3~73, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~21 , soc_inst|m0_1|u_logic|Add3~21, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nhzvx4 , soc_inst|m0_1|u_logic|Nhzvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R5lvx4~0 , soc_inst|m0_1|u_logic|R5lvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S8k2z4 , soc_inst|m0_1|u_logic|S8k2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nz83z4 , soc_inst|m0_1|u_logic|Nz83z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V0k2z4 , soc_inst|m0_1|u_logic|V0k2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y1v2z4 , soc_inst|m0_1|u_logic|Y1v2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K2k2z4 , soc_inst|m0_1|u_logic|K2k2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Feqwx4~0 , soc_inst|m0_1|u_logic|Feqwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Po63z4 , soc_inst|m0_1|u_logic|Po63z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pst2z4 , soc_inst|m0_1|u_logic|Pst2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yx73z4 , soc_inst|m0_1|u_logic|Yx73z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z3k2z4 , soc_inst|m0_1|u_logic|Z3k2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Feqwx4~1 , soc_inst|m0_1|u_logic|Feqwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Feqwx4 , soc_inst|m0_1|u_logic|Feqwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D7k2z4 , soc_inst|m0_1|u_logic|D7k2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O5k2z4~feeder , soc_inst|m0_1|u_logic|O5k2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O5k2z4 , soc_inst|m0_1|u_logic|O5k2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Au72z4~0 , soc_inst|m0_1|u_logic|Au72z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ow23z4~DUPLICATE , soc_inst|m0_1|u_logic|Ow23z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fn13z4 , soc_inst|m0_1|u_logic|Fn13z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ds72z4~1 , soc_inst|m0_1|u_logic|Ds72z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hn03z4~DUPLICATE , soc_inst|m0_1|u_logic|Hn03z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nqz2z4 , soc_inst|m0_1|u_logic|Nqz2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ds72z4~2 , soc_inst|m0_1|u_logic|Ds72z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X543z4 , soc_inst|m0_1|u_logic|X543z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gf53z4~feeder , soc_inst|m0_1|u_logic|Gf53z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gf53z4 , soc_inst|m0_1|u_logic|Gf53z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ds72z4~0 , soc_inst|m0_1|u_logic|Ds72z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ds72z4~3 , soc_inst|m0_1|u_logic|Ds72z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hlzvx4~0 , soc_inst|m0_1|u_logic|Hlzvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wpcvx4 , soc_inst|m0_1|u_logic|Wpcvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H3awx4~0 , soc_inst|m0_1|u_logic|H3awx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Locvx4 , soc_inst|m0_1|u_logic|Locvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J4awx4~0 , soc_inst|m0_1|u_logic|J4awx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ancvx4 , soc_inst|m0_1|u_logic|Ancvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~125 , soc_inst|m0_1|u_logic|Add5~125, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~121 , soc_inst|m0_1|u_logic|Add5~121, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~57 , soc_inst|m0_1|u_logic|Add5~57, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~5 , soc_inst|m0_1|u_logic|Add5~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hihvx4~1 , soc_inst|m0_1|u_logic|Hihvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hihvx4~2 , soc_inst|m0_1|u_logic|Hihvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hihvx4~0 , soc_inst|m0_1|u_logic|Hihvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lrx2z4~DUPLICATE , soc_inst|m0_1|u_logic|Lrx2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~21 , soc_inst|m0_1|u_logic|Add2~21, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~9 , soc_inst|m0_1|u_logic|Add2~9, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~13 , soc_inst|m0_1|u_logic|Add2~13, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~1 , soc_inst|m0_1|u_logic|Add2~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~5 , soc_inst|m0_1|u_logic|Add2~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wthvx4~0 , soc_inst|m0_1|u_logic|Wthvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wthvx4~1 , soc_inst|m0_1|u_logic|Wthvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J0l2z4 , soc_inst|m0_1|u_logic|J0l2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O3ivx4~0 , soc_inst|m0_1|u_logic|O3ivx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y5zvx4~0 , soc_inst|m0_1|u_logic|Y5zvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Phh2z4~1 , soc_inst|m0_1|u_logic|Phh2z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y5zvx4~1 , soc_inst|m0_1|u_logic|Y5zvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y5zvx4~2 , soc_inst|m0_1|u_logic|Y5zvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uvdwx4~0 , soc_inst|m0_1|u_logic|Uvdwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vmj2z4 , soc_inst|m0_1|u_logic|Vmj2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C5v2z4 , soc_inst|m0_1|u_logic|C5v2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mnvwx4~3 , soc_inst|m0_1|u_logic|Mnvwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zpj2z4~feeder , soc_inst|m0_1|u_logic|Zpj2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zpj2z4 , soc_inst|m0_1|u_logic|Zpj2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R293z4 , soc_inst|m0_1|u_logic|R293z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mnvwx4~1 , soc_inst|m0_1|u_logic|Mnvwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tr63z4 , soc_inst|m0_1|u_logic|Tr63z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F9j2z4 , soc_inst|m0_1|u_logic|F9j2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mnvwx4~0 , soc_inst|m0_1|u_logic|Mnvwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C183z4~DUPLICATE , soc_inst|m0_1|u_logic|C183z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tvt2z4 , soc_inst|m0_1|u_logic|Tvt2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mnvwx4~2 , soc_inst|m0_1|u_logic|Mnvwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mnvwx4 , soc_inst|m0_1|u_logic|Mnvwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mrdwx4~0 , soc_inst|m0_1|u_logic|Mrdwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uvdwx4~1 , soc_inst|m0_1|u_logic|Uvdwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fwtwx4~0 , soc_inst|m0_1|u_logic|Fwtwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yih2z4~0 , soc_inst|m0_1|u_logic|Yih2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zbbwx4~0 , soc_inst|m0_1|u_logic|Zbbwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~89 , soc_inst|m0_1|u_logic|Add5~89, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cfzvx4~0 , soc_inst|m0_1|u_logic|Cfzvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cfzvx4~1 , soc_inst|m0_1|u_logic|Cfzvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gfq2z4 , soc_inst|m0_1|u_logic|Gfq2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vgq2z4 , soc_inst|m0_1|u_logic|Vgq2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yx83z4 , soc_inst|m0_1|u_logic|Yx83z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J0v2z4 , soc_inst|m0_1|u_logic|J0v2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fexwx4~0 , soc_inst|m0_1|u_logic|Fexwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Art2z4~DUPLICATE , soc_inst|m0_1|u_logic|Art2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kiq2z4 , soc_inst|m0_1|u_logic|Kiq2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|An63z4 , soc_inst|m0_1|u_logic|An63z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jw73z4~DUPLICATE , soc_inst|m0_1|u_logic|Jw73z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fexwx4~1 , soc_inst|m0_1|u_logic|Fexwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fexwx4 , soc_inst|m0_1|u_logic|Fexwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zkk2z4 , soc_inst|m0_1|u_logic|Zkk2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ggk2z4 , soc_inst|m0_1|u_logic|Ggk2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aru2z4~feeder , soc_inst|m0_1|u_logic|Aru2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aru2z4 , soc_inst|m0_1|u_logic|Aru2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kjk2z4 , soc_inst|m0_1|u_logic|Kjk2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F8wwx4~0 , soc_inst|m0_1|u_logic|F8wwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rd63z4 , soc_inst|m0_1|u_logic|Rd63z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rht2z4 , soc_inst|m0_1|u_logic|Rht2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|An73z4 , soc_inst|m0_1|u_logic|An73z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vhk2z4~feeder , soc_inst|m0_1|u_logic|Vhk2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vhk2z4~DUPLICATE , soc_inst|m0_1|u_logic|Vhk2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F8wwx4~1 , soc_inst|m0_1|u_logic|F8wwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F8wwx4 , soc_inst|m0_1|u_logic|F8wwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yvtwx4~0 , soc_inst|m0_1|u_logic|Yvtwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xs7wx4~0 , soc_inst|m0_1|u_logic|Xs7wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xs7wx4~1 , soc_inst|m0_1|u_logic|Xs7wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U72wx4~0 , soc_inst|m0_1|u_logic|U72wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tme3z4~DUPLICATE , soc_inst|m0_1|u_logic|Tme3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~109 , soc_inst|m0_1|u_logic|Add2~109, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~101 , soc_inst|m0_1|u_logic|Add2~101, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~97 , soc_inst|m0_1|u_logic|Add2~97, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ns9wx4~0 , soc_inst|m0_1|u_logic|Ns9wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mi23z4 , soc_inst|m0_1|u_logic|Mi23z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Psh3z4 , soc_inst|m0_1|u_logic|Psh3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ft83z4 , soc_inst|m0_1|u_logic|Ft83z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vr33z4 , soc_inst|m0_1|u_logic|Vr33z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z62wx4~7 , soc_inst|m0_1|u_logic|Z62wx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Naq2z4~feeder , soc_inst|m0_1|u_logic|Naq2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Naq2z4 , soc_inst|m0_1|u_logic|Naq2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wj73z4 , soc_inst|m0_1|u_logic|Wj73z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z62wx4~6 , soc_inst|m0_1|u_logic|Z62wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z62wx4~8 , soc_inst|m0_1|u_logic|Z62wx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ns9wx4~1 , soc_inst|m0_1|u_logic|Ns9wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~61 , soc_inst|m0_1|u_logic|Add5~61, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~65 , soc_inst|m0_1|u_logic|Add5~65, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sdhvx4~1 , soc_inst|m0_1|u_logic|Sdhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sdhvx4~2 , soc_inst|m0_1|u_logic|Sdhvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sdhvx4~0 , soc_inst|m0_1|u_logic|Sdhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jwf3z4 , soc_inst|m0_1|u_logic|Jwf3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~97 , soc_inst|m0_1|u_logic|Add3~97, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~93 , soc_inst|m0_1|u_logic|Add3~93, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|haddr_o~3 , soc_inst|m0_1|u_logic|haddr_o~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zcivx4~0 , soc_inst|m0_1|u_logic|Zcivx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y8q2z4 , soc_inst|m0_1|u_logic|Y8q2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ym93z4 , soc_inst|m0_1|u_logic|Ym93z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cao2z4 , soc_inst|m0_1|u_logic|Cao2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rbo2z4~DUPLICATE , soc_inst|m0_1|u_logic|Rbo2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jl93z4 , soc_inst|m0_1|u_logic|Jl93z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J773z4 , soc_inst|m0_1|u_logic|J773z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W21wx4~7 , soc_inst|m0_1|u_logic|W21wx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sg83z4~DUPLICATE , soc_inst|m0_1|u_logic|Sg83z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z52xx4~0 , soc_inst|m0_1|u_logic|Z52xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W21wx4~8 , soc_inst|m0_1|u_logic|W21wx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kfawx4~0 , soc_inst|m0_1|u_logic|Kfawx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N8o2z4 , soc_inst|m0_1|u_logic|N8o2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z523z4~DUPLICATE , soc_inst|m0_1|u_logic|Z523z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W21wx4~1 , soc_inst|m0_1|u_logic|W21wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I113z4 , soc_inst|m0_1|u_logic|I113z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O403z4~DUPLICATE , soc_inst|m0_1|u_logic|O403z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W21wx4~5 , soc_inst|m0_1|u_logic|W21wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jbu2z4~feeder , soc_inst|m0_1|u_logic|Jbu2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jbu2z4 , soc_inst|m0_1|u_logic|Jbu2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Skv2z4 , soc_inst|m0_1|u_logic|Skv2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W21wx4~0 , soc_inst|m0_1|u_logic|W21wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|If33z4~feeder , soc_inst|m0_1|u_logic|If33z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|If33z4 , soc_inst|m0_1|u_logic|If33z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ay53z4 , soc_inst|m0_1|u_logic|Ay53z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W21wx4~3 , soc_inst|m0_1|u_logic|W21wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ro43z4 , soc_inst|m0_1|u_logic|Ro43z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J5o2z4~DUPLICATE , soc_inst|m0_1|u_logic|J5o2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W21wx4~2 , soc_inst|m0_1|u_logic|W21wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y6o2z4 , soc_inst|m0_1|u_logic|Y6o2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W21wx4~4 , soc_inst|m0_1|u_logic|W21wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W21wx4~6 , soc_inst|m0_1|u_logic|W21wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kfawx4~1 , soc_inst|m0_1|u_logic|Kfawx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~69 , soc_inst|m0_1|u_logic|Add5~69, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~89 , soc_inst|m0_1|u_logic|Add3~89, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vpovx4 , soc_inst|m0_1|u_logic|Vpovx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eijvx4~0 , soc_inst|m0_1|u_logic|Eijvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ym93z4~DUPLICATE , soc_inst|m0_1|u_logic|Ym93z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rbo2z4 , soc_inst|m0_1|u_logic|Rbo2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hs92z4~0 , soc_inst|m0_1|u_logic|Hs92z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z523z4 , soc_inst|m0_1|u_logic|Z523z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kq92z4~1 , soc_inst|m0_1|u_logic|Kq92z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O403z4 , soc_inst|m0_1|u_logic|O403z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I113z4~DUPLICATE , soc_inst|m0_1|u_logic|I113z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kq92z4~2 , soc_inst|m0_1|u_logic|Kq92z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kq92z4~0 , soc_inst|m0_1|u_logic|Kq92z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kq92z4~3 , soc_inst|m0_1|u_logic|Kq92z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U11wx4~0 , soc_inst|m0_1|u_logic|U11wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G11wx4~1 , soc_inst|m0_1|u_logic|G11wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G11wx4~0 , soc_inst|m0_1|u_logic|G11wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W21wx4 , soc_inst|m0_1|u_logic|W21wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qz0wx4~1 , soc_inst|m0_1|u_logic|Qz0wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qz0wx4~2 , soc_inst|m0_1|u_logic|Qz0wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qz0wx4~0 , soc_inst|m0_1|u_logic|Qz0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sg83z4 , soc_inst|m0_1|u_logic|Sg83z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nrvwx4~2 , soc_inst|m0_1|u_logic|Nrvwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y6o2z4~DUPLICATE , soc_inst|m0_1|u_logic|Y6o2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nrvwx4~3 , soc_inst|m0_1|u_logic|Nrvwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J5o2z4 , soc_inst|m0_1|u_logic|J5o2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nrvwx4~1 , soc_inst|m0_1|u_logic|Nrvwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nrvwx4~0 , soc_inst|m0_1|u_logic|Nrvwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nrvwx4 , soc_inst|m0_1|u_logic|Nrvwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rdq2z4 , soc_inst|m0_1|u_logic|Rdq2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ey9wx4~0 , soc_inst|m0_1|u_logic|Ey9wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fxv2z4 , soc_inst|m0_1|u_logic|Fxv2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ccq2z4 , soc_inst|m0_1|u_logic|Ccq2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ey9wx4~3 , soc_inst|m0_1|u_logic|Ey9wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wnu2z4 , soc_inst|m0_1|u_logic|Wnu2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ey9wx4~2 , soc_inst|m0_1|u_logic|Ey9wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E0d3z4 , soc_inst|m0_1|u_logic|E0d3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Naq2z4~DUPLICATE , soc_inst|m0_1|u_logic|Naq2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ey9wx4~1 , soc_inst|m0_1|u_logic|Ey9wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ey9wx4 , soc_inst|m0_1|u_logic|Ey9wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yxdwx4~0 , soc_inst|m0_1|u_logic|Yxdwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~69 , soc_inst|m0_1|u_logic|Add3~69, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tvn2z4~DUPLICATE , soc_inst|m0_1|u_logic|Tvn2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F8u2z4 , soc_inst|m0_1|u_logic|F8u2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ohv2z4 , soc_inst|m0_1|u_logic|Ohv2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|St0wx4~7 , soc_inst|m0_1|u_logic|St0wx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Od83z4 , soc_inst|m0_1|u_logic|Od83z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F473z4 , soc_inst|m0_1|u_logic|F473z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fi93z4 , soc_inst|m0_1|u_logic|Fi93z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|St0wx4~6 , soc_inst|m0_1|u_logic|St0wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|St0wx4~8 , soc_inst|m0_1|u_logic|St0wx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ecawx4~0 , soc_inst|m0_1|u_logic|Ecawx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ixn2z4~DUPLICATE , soc_inst|m0_1|u_logic|Ixn2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jq1xx4~0 , soc_inst|m0_1|u_logic|Jq1xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wu53z4 , soc_inst|m0_1|u_logic|Wu53z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ec33z4~DUPLICATE , soc_inst|m0_1|u_logic|Ec33z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|St0wx4~3 , soc_inst|m0_1|u_logic|St0wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nl43z4 , soc_inst|m0_1|u_logic|Nl43z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Arn2z4 , soc_inst|m0_1|u_logic|Arn2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|St0wx4~2 , soc_inst|m0_1|u_logic|St0wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ey03z4~feeder , soc_inst|m0_1|u_logic|Ey03z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ey03z4 , soc_inst|m0_1|u_logic|Ey03z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K103z4 , soc_inst|m0_1|u_logic|K103z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|St0wx4~4 , soc_inst|m0_1|u_logic|St0wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V223z4 , soc_inst|m0_1|u_logic|V223z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eun2z4~DUPLICATE , soc_inst|m0_1|u_logic|Eun2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|St0wx4~0 , soc_inst|m0_1|u_logic|St0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|St0wx4~1 , soc_inst|m0_1|u_logic|St0wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|St0wx4~5 , soc_inst|m0_1|u_logic|St0wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ecawx4~1 , soc_inst|m0_1|u_logic|Ecawx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gdawx4~0 , soc_inst|m0_1|u_logic|Gdawx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~73 , soc_inst|m0_1|u_logic|Add5~73, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~85 , soc_inst|m0_1|u_logic|Add3~85, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bv0wx4 , soc_inst|m0_1|u_logic|Bv0wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tmjvx4~0 , soc_inst|m0_1|u_logic|Tmjvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H4p2z4 , soc_inst|m0_1|u_logic|H4p2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U573z4~feeder , soc_inst|m0_1|u_logic|U573z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U573z4 , soc_inst|m0_1|u_logic|U573z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ozo2z4 , soc_inst|m0_1|u_logic|Ozo2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U9u2z4 , soc_inst|m0_1|u_logic|U9u2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Df83z4~DUPLICATE , soc_inst|m0_1|u_logic|Df83z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xcuwx4~1 , soc_inst|m0_1|u_logic|Xcuwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zxo2z4 , soc_inst|m0_1|u_logic|Zxo2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Djv2z4 , soc_inst|m0_1|u_logic|Djv2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uj93z4 , soc_inst|m0_1|u_logic|Uj93z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kwo2z4 , soc_inst|m0_1|u_logic|Kwo2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xcuwx4~0 , soc_inst|m0_1|u_logic|Xcuwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xcuwx4 , soc_inst|m0_1|u_logic|Xcuwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S2p2z4 , soc_inst|m0_1|u_logic|S2p2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Td33z4 , soc_inst|m0_1|u_logic|Td33z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K423z4 , soc_inst|m0_1|u_logic|K423z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yj92z4~1 , soc_inst|m0_1|u_logic|Yj92z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D1p2z4~DUPLICATE , soc_inst|m0_1|u_logic|D1p2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vl92z4~0 , soc_inst|m0_1|u_logic|Vl92z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z203z4 , soc_inst|m0_1|u_logic|Z203z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tz03z4 , soc_inst|m0_1|u_logic|Tz03z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yj92z4~2 , soc_inst|m0_1|u_logic|Yj92z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lw53z4~feeder , soc_inst|m0_1|u_logic|Lw53z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lw53z4 , soc_inst|m0_1|u_logic|Lw53z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cn43z4 , soc_inst|m0_1|u_logic|Cn43z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yj92z4~0 , soc_inst|m0_1|u_logic|Yj92z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yj92z4~3 , soc_inst|m0_1|u_logic|Yj92z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hy0wx4~0 , soc_inst|m0_1|u_logic|Hy0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fx0wx4~0 , soc_inst|m0_1|u_logic|Fx0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M92xx4~0 , soc_inst|m0_1|u_logic|M92xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yw0wx4~3 , soc_inst|m0_1|u_logic|Yw0wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yw0wx4~1 , soc_inst|m0_1|u_logic|Yw0wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yw0wx4~4 , soc_inst|m0_1|u_logic|Yw0wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yw0wx4~2 , soc_inst|m0_1|u_logic|Yw0wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K423z4~DUPLICATE , soc_inst|m0_1|u_logic|K423z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yw0wx4~0 , soc_inst|m0_1|u_logic|Yw0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yw0wx4~5 , soc_inst|m0_1|u_logic|Yw0wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yw0wx4 , soc_inst|m0_1|u_logic|Yw0wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Iv0wx4~1 , soc_inst|m0_1|u_logic|Iv0wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vzdwx4~0 , soc_inst|m0_1|u_logic|Vzdwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yxdwx4~1 , soc_inst|m0_1|u_logic|Yxdwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o[9]~6 , soc_inst|m0_1|u_logic|hwdata_o[9]~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kxe3z4 , soc_inst|m0_1|u_logic|Kxe3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o[8]~7 , soc_inst|m0_1|u_logic|hwdata_o[8]~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W3f3z4 , soc_inst|m0_1|u_logic|W3f3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~9 , soc_inst|m0_1|u_logic|Add0~9, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nfb3z4~0 , soc_inst|m0_1|u_logic|Nfb3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nfb3z4 , soc_inst|m0_1|u_logic|Nfb3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hrmvx4~0 , soc_inst|m0_1|u_logic|Hrmvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dhb3z4 , soc_inst|m0_1|u_logic|Dhb3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~77 , soc_inst|m0_1|u_logic|Add0~77, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Armvx4~0 , soc_inst|m0_1|u_logic|Armvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M5f3z4 , soc_inst|m0_1|u_logic|M5f3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~25 , soc_inst|m0_1|u_logic|Add0~25, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tqmvx4~0 , soc_inst|m0_1|u_logic|Tqmvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aze3z4 , soc_inst|m0_1|u_logic|Aze3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I2twx4~0 , soc_inst|m0_1|u_logic|I2twx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ecowx4 , soc_inst|m0_1|u_logic|Ecowx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[9]~5 , soc_inst|interconnect_1|HRDATA[9]~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[6]~9 , soc_inst|interconnect_1|HRDATA[6]~9, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[9]~15 , soc_inst|interconnect_1|HRDATA[9]~15, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|switch_store[0][9] , soc_inst|switches_1|switch_store[0][9], de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[9]~16 , soc_inst|interconnect_1|HRDATA[9]~16, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mxa2z4~0 , soc_inst|m0_1|u_logic|Mxa2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I0ivx4~0 , soc_inst|m0_1|u_logic|I0ivx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y9l2z4 , soc_inst|m0_1|u_logic|Y9l2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vve3z4~0 , soc_inst|m0_1|u_logic|Vve3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vve3z4 , soc_inst|m0_1|u_logic|Vve3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Khfwx4~0 , soc_inst|m0_1|u_logic|Khfwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Khfwx4~1 , soc_inst|m0_1|u_logic|Khfwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Khfwx4~2 , soc_inst|m0_1|u_logic|Khfwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Khfwx4~3 , soc_inst|m0_1|u_logic|Khfwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mx0wx4~0 , soc_inst|m0_1|u_logic|Mx0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qdtwx4 , soc_inst|m0_1|u_logic|Qdtwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gvdwx4~0 , soc_inst|m0_1|u_logic|Gvdwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gftwx4~0 , soc_inst|m0_1|u_logic|Gftwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gftwx4~1 , soc_inst|m0_1|u_logic|Gftwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M5ewx4~0 , soc_inst|m0_1|u_logic|M5ewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pgfwx4~0 , soc_inst|m0_1|u_logic|Pgfwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pgfwx4~1 , soc_inst|m0_1|u_logic|Pgfwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mrdwx4~1 , soc_inst|m0_1|u_logic|Mrdwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M9awx4~0 , soc_inst|m0_1|u_logic|M9awx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Olg3z4 , soc_inst|m0_1|u_logic|Olg3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wrg3z4~DUPLICATE , soc_inst|m0_1|u_logic|Wrg3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hk0wx4~0 , soc_inst|m0_1|u_logic|Hk0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ltg3z4 , soc_inst|m0_1|u_logic|Ltg3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Avg3z4 , soc_inst|m0_1|u_logic|Avg3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hk0wx4~4 , soc_inst|m0_1|u_logic|Hk0wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kig3z4 , soc_inst|m0_1|u_logic|Kig3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ccg3z4 , soc_inst|m0_1|u_logic|Ccg3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hk0wx4~2 , soc_inst|m0_1|u_logic|Hk0wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eyg3z4 , soc_inst|m0_1|u_logic|Eyg3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xi2xx4~0 , soc_inst|m0_1|u_logic|Xi2xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zjg3z4~DUPLICATE , soc_inst|m0_1|u_logic|Zjg3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vgg3z4 , soc_inst|m0_1|u_logic|Vgg3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hk0wx4~3 , soc_inst|m0_1|u_logic|Hk0wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sog3z4 , soc_inst|m0_1|u_logic|Sog3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hk0wx4~1 , soc_inst|m0_1|u_logic|Hk0wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hk0wx4~5 , soc_inst|m0_1|u_logic|Hk0wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dng3z4 , soc_inst|m0_1|u_logic|Dng3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hqg3z4 , soc_inst|m0_1|u_logic|Hqg3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hk0wx4~7 , soc_inst|m0_1|u_logic|Hk0wx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pwg3z4 , soc_inst|m0_1|u_logic|Pwg3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gfg3z4 , soc_inst|m0_1|u_logic|Gfg3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nag3z4 , soc_inst|m0_1|u_logic|Nag3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hk0wx4~6 , soc_inst|m0_1|u_logic|Hk0wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hk0wx4~8 , soc_inst|m0_1|u_logic|Hk0wx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M9awx4~1 , soc_inst|m0_1|u_logic|M9awx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xyh3z4 , soc_inst|m0_1|u_logic|Xyh3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q6u2z4~DUPLICATE , soc_inst|m0_1|u_logic|Q6u2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zfv2z4 , soc_inst|m0_1|u_logic|Zfv2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nn0wx4~7 , soc_inst|m0_1|u_logic|Nn0wx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zb83z4 , soc_inst|m0_1|u_logic|Zb83z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qg93z4 , soc_inst|m0_1|u_logic|Qg93z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q273z4~DUPLICATE , soc_inst|m0_1|u_logic|Q273z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nn0wx4~6 , soc_inst|m0_1|u_logic|Nn0wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nn0wx4~8 , soc_inst|m0_1|u_logic|Nn0wx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nn0wx4 , soc_inst|m0_1|u_logic|Nn0wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X892z4~0 , soc_inst|m0_1|u_logic|X892z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yj43z4~DUPLICATE , soc_inst|m0_1|u_logic|Yj43z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ht53z4~DUPLICATE , soc_inst|m0_1|u_logic|Ht53z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A792z4~0 , soc_inst|m0_1|u_logic|A792z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M0i3z4 , soc_inst|m0_1|u_logic|M0i3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G123z4 , soc_inst|m0_1|u_logic|G123z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pa33z4 , soc_inst|m0_1|u_logic|Pa33z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A792z4~1 , soc_inst|m0_1|u_logic|A792z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tvh3z4 , soc_inst|m0_1|u_logic|Tvh3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ixh3z4 , soc_inst|m0_1|u_logic|Ixh3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A792z4~2 , soc_inst|m0_1|u_logic|A792z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A792z4~3 , soc_inst|m0_1|u_logic|A792z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A9p2z4 , soc_inst|m0_1|u_logic|A9p2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pap2z4 , soc_inst|m0_1|u_logic|Pap2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qg93z4~DUPLICATE , soc_inst|m0_1|u_logic|Qg93z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bjxwx4~0 , soc_inst|m0_1|u_logic|Bjxwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q6u2z4 , soc_inst|m0_1|u_logic|Q6u2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ecp2z4 , soc_inst|m0_1|u_logic|Ecp2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q273z4 , soc_inst|m0_1|u_logic|Q273z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zb83z4~DUPLICATE , soc_inst|m0_1|u_logic|Zb83z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bjxwx4~1 , soc_inst|m0_1|u_logic|Bjxwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bjxwx4 , soc_inst|m0_1|u_logic|Bjxwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wo0wx4~0 , soc_inst|m0_1|u_logic|Wo0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~21 , soc_inst|m0_1|u_logic|Add5~21, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~49 , soc_inst|m0_1|u_logic|Add5~49, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Un0wx4~0 , soc_inst|m0_1|u_logic|Un0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xl0wx4~1 , soc_inst|m0_1|u_logic|Xl0wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vzdwx4~1 , soc_inst|m0_1|u_logic|Vzdwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R1w2z4 , soc_inst|m0_1|u_logic|R1w2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K9vvx4~0 , soc_inst|m0_1|u_logic|K9vvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uzhvx4~0 , soc_inst|m0_1|u_logic|Uzhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ble3z4 , soc_inst|m0_1|u_logic|Ble3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lee3z4~0 , soc_inst|m0_1|u_logic|Lee3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lee3z4 , soc_inst|m0_1|u_logic|Lee3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Whlwx4~0 , soc_inst|m0_1|u_logic|Whlwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[11]~17 , soc_inst|ram_1|data_to_memory[11]~17, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a11 , soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a11, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|byte_select[2]~DUPLICATE , soc_inst|ram_1|byte_select[2]~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o[19]~14 , soc_inst|m0_1|u_logic|hwdata_o[19]~14, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[19]~18 , soc_inst|ram_1|data_to_memory[19]~18, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[11]~24 , soc_inst|interconnect_1|HRDATA[11]~24, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Whlwx4~1 , soc_inst|m0_1|u_logic|Whlwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Whlwx4~2 , soc_inst|m0_1|u_logic|Whlwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Whlwx4~3 , soc_inst|m0_1|u_logic|Whlwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bo0wx4~0 , soc_inst|m0_1|u_logic|Bo0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[27]~19 , soc_inst|ram_1|data_to_memory[27]~19, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a3 , soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a3, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[3]~20 , soc_inst|ram_1|data_to_memory[3]~20, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mjlwx4~0 , soc_inst|m0_1|u_logic|Mjlwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kvtwx4 , soc_inst|m0_1|u_logic|Kvtwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kw7wx4~0 , soc_inst|m0_1|u_logic|Kw7wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kw7wx4~1 , soc_inst|m0_1|u_logic|Kw7wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Iutwx4~0 , soc_inst|m0_1|u_logic|Iutwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mjlwx4~1 , soc_inst|m0_1|u_logic|Mjlwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bo0wx4 , soc_inst|m0_1|u_logic|Bo0wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xl0wx4~0 , soc_inst|m0_1|u_logic|Xl0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ht53z4~feeder , soc_inst|m0_1|u_logic|Ht53z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ht53z4 , soc_inst|m0_1|u_logic|Ht53z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pa33z4~DUPLICATE , soc_inst|m0_1|u_logic|Pa33z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nn0wx4~3 , soc_inst|m0_1|u_logic|Nn0wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nn0wx4~0 , soc_inst|m0_1|u_logic|Nn0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nn0wx4~4 , soc_inst|m0_1|u_logic|Nn0wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yj43z4 , soc_inst|m0_1|u_logic|Yj43z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nn0wx4~2 , soc_inst|m0_1|u_logic|Nn0wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M0i3z4~DUPLICATE , soc_inst|m0_1|u_logic|M0i3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nr2xx4~0 , soc_inst|m0_1|u_logic|Nr2xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nn0wx4~1 , soc_inst|m0_1|u_logic|Nn0wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nn0wx4~5 , soc_inst|m0_1|u_logic|Nn0wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oaawx4~0 , soc_inst|m0_1|u_logic|Oaawx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oaawx4~1 , soc_inst|m0_1|u_logic|Oaawx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~53 , soc_inst|m0_1|u_logic|Add5~53, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dpc3z4~0 , soc_inst|m0_1|u_logic|Dpc3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dpc3z4 , soc_inst|m0_1|u_logic|Dpc3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kwa2z4~0 , soc_inst|m0_1|u_logic|Kwa2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nzhvx4~0 , soc_inst|m0_1|u_logic|Nzhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oar2z4 , soc_inst|m0_1|u_logic|Oar2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bsvwx4~0 , soc_inst|m0_1|u_logic|Bsvwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eudwx4~0 , soc_inst|m0_1|u_logic|Eudwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E1ewx4~0 , soc_inst|m0_1|u_logic|E1ewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E1ewx4~1 , soc_inst|m0_1|u_logic|E1ewx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L7a3z4 , soc_inst|m0_1|u_logic|L7a3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o[10]~9 , soc_inst|m0_1|u_logic|hwdata_o[10]~9, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C9a3z4 , soc_inst|m0_1|u_logic|C9a3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~13 , soc_inst|m0_1|u_logic|Add0~13, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mqmvx4~0 , soc_inst|m0_1|u_logic|Mqmvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zva3z4 , soc_inst|m0_1|u_logic|Zva3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~49 , soc_inst|m0_1|u_logic|Add0~49, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~37 , soc_inst|m0_1|u_logic|Add0~37, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ypmvx4~0 , soc_inst|m0_1|u_logic|Ypmvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Iua3z4 , soc_inst|m0_1|u_logic|Iua3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[12]~22 , soc_inst|interconnect_1|HRDATA[12]~22, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L7a3z4~DUPLICATE , soc_inst|m0_1|u_logic|L7a3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xrmwx4~0 , soc_inst|m0_1|u_logic|Xrmwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C0ewx4~1 , soc_inst|m0_1|u_logic|C0ewx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xrmwx4~1 , soc_inst|m0_1|u_logic|Xrmwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sta2z4~0 , soc_inst|m0_1|u_logic|Sta2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uyv2z4 , soc_inst|m0_1|u_logic|Uyv2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kofwx4~0 , soc_inst|m0_1|u_logic|Kofwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cr0xx4~1 , soc_inst|m0_1|u_logic|Cr0xx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zx3wx4~0 , soc_inst|m0_1|u_logic|Zx3wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H6mvx4~0 , soc_inst|m0_1|u_logic|H6mvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uyv2z4~DUPLICATE , soc_inst|m0_1|u_logic|Uyv2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wwywx4~0 , soc_inst|m0_1|u_logic|Wwywx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qrp2z4 , soc_inst|m0_1|u_logic|Qrp2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Douvx4~0 , soc_inst|m0_1|u_logic|Douvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W0ivx4~0 , soc_inst|m0_1|u_logic|W0ivx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X0c3z4 , soc_inst|m0_1|u_logic|X0c3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ylc3z4 , soc_inst|m0_1|u_logic|Ylc3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ylc3z4~0 , soc_inst|m0_1|u_logic|Ylc3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ylc3z4~DUPLICATE , soc_inst|m0_1|u_logic|Ylc3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z4l2z4~DUPLICATE , soc_inst|m0_1|u_logic|Z4l2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q6l2z4~DUPLICATE , soc_inst|m0_1|u_logic|Q6l2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G8n2z4 , soc_inst|m0_1|u_logic|G8n2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H8l2z4 , soc_inst|m0_1|u_logic|H8l2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A50xx4~0 , soc_inst|m0_1|u_logic|A50xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jkc3z4~DUPLICATE , soc_inst|m0_1|u_logic|Jkc3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ayzwx4 , soc_inst|m0_1|u_logic|Ayzwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jjuwx4~1 , soc_inst|m0_1|u_logic|Jjuwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wvzwx4~0 , soc_inst|m0_1|u_logic|Wvzwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F40xx4~0 , soc_inst|m0_1|u_logic|F40xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Usl2z4~DUPLICATE , soc_inst|m0_1|u_logic|Usl2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bmb3z4 , soc_inst|m0_1|u_logic|Bmb3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Axm2z4~0 , soc_inst|m0_1|u_logic|Axm2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Axm2z4 , soc_inst|m0_1|u_logic|Axm2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bmb3z4~DUPLICATE , soc_inst|m0_1|u_logic|Bmb3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wzvwx4~0 , soc_inst|m0_1|u_logic|Wzvwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uic3z4~DUPLICATE , soc_inst|m0_1|u_logic|Uic3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ipb3z4~DUPLICATE , soc_inst|m0_1|u_logic|Ipb3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wzvwx4~1 , soc_inst|m0_1|u_logic|Wzvwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N10xx4~0 , soc_inst|m0_1|u_logic|N10xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Adzwx4~0 , soc_inst|m0_1|u_logic|Adzwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mcc3z4~0 , soc_inst|m0_1|u_logic|Mcc3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mcc3z4 , soc_inst|m0_1|u_logic|Mcc3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K9ovx4~0 , soc_inst|m0_1|u_logic|K9ovx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T2ivx4~0 , soc_inst|m0_1|u_logic|T2ivx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gxk2z4~DUPLICATE , soc_inst|m0_1|u_logic|Gxk2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ztc3z4 , soc_inst|m0_1|u_logic|Ztc3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ztc3z4~0 , soc_inst|m0_1|u_logic|Ztc3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ztc3z4~DUPLICATE , soc_inst|m0_1|u_logic|Ztc3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J9d3z4~DUPLICATE , soc_inst|m0_1|u_logic|J9d3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T7d3z4~DUPLICATE , soc_inst|m0_1|u_logic|T7d3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zad3z4 , soc_inst|m0_1|u_logic|Zad3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pcd3z4~0 , soc_inst|m0_1|u_logic|Pcd3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pcd3z4 , soc_inst|m0_1|u_logic|Pcd3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ruvvx4~0 , soc_inst|m0_1|u_logic|Ruvvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M2ivx4~0 , soc_inst|m0_1|u_logic|M2ivx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vac3z4 , soc_inst|m0_1|u_logic|Vac3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G10xx4~0 , soc_inst|m0_1|u_logic|G10xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G10xx4~1 , soc_inst|m0_1|u_logic|G10xx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I90xx4~1 , soc_inst|m0_1|u_logic|I90xx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tb0xx4~0 , soc_inst|m0_1|u_logic|Tb0xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vfd3z4~DUPLICATE , soc_inst|m0_1|u_logic|Vfd3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bjd3z4 , soc_inst|m0_1|u_logic|Bjd3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pxb3z4~DUPLICATE , soc_inst|m0_1|u_logic|Pxb3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fed3z4~DUPLICATE , soc_inst|m0_1|u_logic|Fed3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qfc3z4~0 , soc_inst|m0_1|u_logic|Qfc3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qfc3z4 , soc_inst|m0_1|u_logic|Qfc3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lhd3z4~DUPLICATE , soc_inst|m0_1|u_logic|Lhd3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D0wwx4~0 , soc_inst|m0_1|u_logic|D0wwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D0wwx4~1 , soc_inst|m0_1|u_logic|D0wwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B90xx4~0 , soc_inst|m0_1|u_logic|B90xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hdzwx4~0 , soc_inst|m0_1|u_logic|Hdzwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A6zwx4~0 , soc_inst|m0_1|u_logic|A6zwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uls2z4 , soc_inst|m0_1|u_logic|Uls2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cps2z4 , soc_inst|m0_1|u_logic|Cps2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tqc3z4~0 , soc_inst|m0_1|u_logic|Tqc3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tqc3z4 , soc_inst|m0_1|u_logic|Tqc3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Txa2z4~0 , soc_inst|m0_1|u_logic|Txa2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zyhvx4~0 , soc_inst|m0_1|u_logic|Zyhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rym2z4 , soc_inst|m0_1|u_logic|Rym2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dks2z4~DUPLICATE , soc_inst|m0_1|u_logic|Dks2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jsc3z4~0 , soc_inst|m0_1|u_logic|Jsc3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jsc3z4 , soc_inst|m0_1|u_logic|Jsc3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jsa2z4~0 , soc_inst|m0_1|u_logic|Jsa2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Syhvx4~0 , soc_inst|m0_1|u_logic|Syhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lul2z4~DUPLICATE , soc_inst|m0_1|u_logic|Lul2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xwvwx4~0 , soc_inst|m0_1|u_logic|Xwvwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xwvwx4~1 , soc_inst|m0_1|u_logic|Xwvwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kizwx4~0 , soc_inst|m0_1|u_logic|Kizwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Arzwx4~1 , soc_inst|m0_1|u_logic|Arzwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D4g3z4 , soc_inst|m0_1|u_logic|D4g3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o[13]~11 , soc_inst|m0_1|u_logic|hwdata_o[13]~11, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D4g3z4~0 , soc_inst|m0_1|u_logic|D4g3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D4g3z4~DUPLICATE , soc_inst|m0_1|u_logic|D4g3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oar2z4~DUPLICATE , soc_inst|m0_1|u_logic|Oar2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dpc3z4~DUPLICATE , soc_inst|m0_1|u_logic|Dpc3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tib3z4~DUPLICATE , soc_inst|m0_1|u_logic|Tib3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mis2z4~0 , soc_inst|m0_1|u_logic|Mis2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mis2z4 , soc_inst|m0_1|u_logic|Mis2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wuq2z4 , soc_inst|m0_1|u_logic|Wuq2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yauvx4~0 , soc_inst|m0_1|u_logic|Yauvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gzhvx4~0 , soc_inst|m0_1|u_logic|Gzhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wuq2z4~DUPLICATE , soc_inst|m0_1|u_logic|Wuq2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vgs2z4 , soc_inst|m0_1|u_logic|Vgs2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zxvwx4~0 , soc_inst|m0_1|u_logic|Zxvwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zxvwx4~1 , soc_inst|m0_1|u_logic|Zxvwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tqzwx4~0 , soc_inst|m0_1|u_logic|Tqzwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tib3z4 , soc_inst|m0_1|u_logic|Tib3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dizwx4~0 , soc_inst|m0_1|u_logic|Dizwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fczwx4~0 , soc_inst|m0_1|u_logic|Fczwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nnc3z4~0 , soc_inst|m0_1|u_logic|Nnc3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nnc3z4 , soc_inst|m0_1|u_logic|Nnc3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wva2z4~0 , soc_inst|m0_1|u_logic|Wva2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B0ivx4~0 , soc_inst|m0_1|u_logic|B0ivx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ipn2z4 , soc_inst|m0_1|u_logic|Ipn2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Svs2z4~DUPLICATE , soc_inst|m0_1|u_logic|Svs2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Azs2z4~DUPLICATE , soc_inst|m0_1|u_logic|Azs2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bus2z4~DUPLICATE , soc_inst|m0_1|u_logic|Bus2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gyvwx4~0 , soc_inst|m0_1|u_logic|Gyvwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gyvwx4~1 , soc_inst|m0_1|u_logic|Gyvwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B6pwx4~0 , soc_inst|m0_1|u_logic|B6pwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kkb3z4 , soc_inst|m0_1|u_logic|Kkb3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tqs2z4 , soc_inst|m0_1|u_logic|Tqs2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H2f3z4~0 , soc_inst|m0_1|u_logic|H2f3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H2f3z4 , soc_inst|m0_1|u_logic|H2f3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mhvvx4~0 , soc_inst|m0_1|u_logic|Mhvvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P0ivx4~0 , soc_inst|m0_1|u_logic|P0ivx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T8f3z4~DUPLICATE , soc_inst|m0_1|u_logic|T8f3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kss2z4~0 , soc_inst|m0_1|u_logic|Kss2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kss2z4~DUPLICATE , soc_inst|m0_1|u_logic|Kss2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tqs2z4~DUPLICATE , soc_inst|m0_1|u_logic|Tqs2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gcb3z4~DUPLICATE , soc_inst|m0_1|u_logic|Gcb3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Whzwx4~0 , soc_inst|m0_1|u_logic|Whzwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Whzwx4~1 , soc_inst|m0_1|u_logic|Whzwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qlzwx4~0 , soc_inst|m0_1|u_logic|Qlzwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fjzwx4~0 , soc_inst|m0_1|u_logic|Fjzwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yizwx4~0 , soc_inst|m0_1|u_logic|Yizwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mczwx4~0 , soc_inst|m0_1|u_logic|Mczwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bus2z4 , soc_inst|m0_1|u_logic|Bus2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ihzwx4~0 , soc_inst|m0_1|u_logic|Ihzwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Clzwx4~0 , soc_inst|m0_1|u_logic|Clzwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T5zwx4~0 , soc_inst|m0_1|u_logic|T5zwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B6pwx4~1 , soc_inst|m0_1|u_logic|B6pwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B6pwx4~2 , soc_inst|m0_1|u_logic|B6pwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lns2z4~DUPLICATE , soc_inst|m0_1|u_logic|Lns2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Iazwx4~0 , soc_inst|m0_1|u_logic|Iazwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Arzwx4~0 , soc_inst|m0_1|u_logic|Arzwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pazwx4 , soc_inst|m0_1|u_logic|Pazwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J7zwx4~0 , soc_inst|m0_1|u_logic|J7zwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B6pwx4~3 , soc_inst|m0_1|u_logic|B6pwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H6zwx4~0 , soc_inst|m0_1|u_logic|H6zwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G2zwx4~0 , soc_inst|m0_1|u_logic|G2zwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J0zwx4~0 , soc_inst|m0_1|u_logic|J0zwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vzywx4~0 , soc_inst|m0_1|u_logic|Vzywx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vzywx4~1 , soc_inst|m0_1|u_logic|Vzywx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C0zwx4~0 , soc_inst|m0_1|u_logic|C0zwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Viuwx4~0 , soc_inst|m0_1|u_logic|Viuwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kkrvx4~1 , soc_inst|m0_1|u_logic|Kkrvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Arzwx4~2 , soc_inst|m0_1|u_logic|Arzwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kkrvx4~0 , soc_inst|m0_1|u_logic|Kkrvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fb0xx4~0 , soc_inst|m0_1|u_logic|Fb0xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S00xx4~0 , soc_inst|m0_1|u_logic|S00xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kbzwx4~0 , soc_inst|m0_1|u_logic|Kbzwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xdb3z4 , soc_inst|m0_1|u_logic|Xdb3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jzzwx4~0 , soc_inst|m0_1|u_logic|Jzzwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qzzwx4~0 , soc_inst|m0_1|u_logic|Qzzwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Czzwx4~0 , soc_inst|m0_1|u_logic|Czzwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U5pwx4~0 , soc_inst|m0_1|u_logic|U5pwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jjuwx4~2 , soc_inst|m0_1|u_logic|Jjuwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cjuwx4~0 , soc_inst|m0_1|u_logic|Cjuwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kkrvx4~2 , soc_inst|m0_1|u_logic|Kkrvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kkrvx4~3 , soc_inst|m0_1|u_logic|Kkrvx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B6pwx4~4 , soc_inst|m0_1|u_logic|B6pwx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kkrvx4~4 , soc_inst|m0_1|u_logic|Kkrvx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P2a3z4 , soc_inst|m0_1|u_logic|P2a3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uqi2z4 , soc_inst|m0_1|u_logic|Uqi2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hzywx4~0 , soc_inst|m0_1|u_logic|Hzywx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X9n2z4 , soc_inst|m0_1|u_logic|X9n2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tyywx4~0 , soc_inst|m0_1|u_logic|Tyywx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ozywx4~0 , soc_inst|m0_1|u_logic|Ozywx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pwywx4~0 , soc_inst|m0_1|u_logic|Pwywx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gvywx4~0 , soc_inst|m0_1|u_logic|Gvywx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E5owx4~0 , soc_inst|m0_1|u_logic|E5owx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kkrvx4~5 , soc_inst|m0_1|u_logic|Kkrvx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kkrvx4~6 , soc_inst|m0_1|u_logic|Kkrvx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xrmwx4~2 , soc_inst|m0_1|u_logic|Xrmwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xtdwx4~0 , soc_inst|m0_1|u_logic|Xtdwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M3u2z4~feeder , soc_inst|m0_1|u_logic|M3u2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M3u2z4 , soc_inst|m0_1|u_logic|M3u2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G4qwx4~2 , soc_inst|m0_1|u_logic|G4qwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mz63z4~DUPLICATE , soc_inst|m0_1|u_logic|Mz63z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G4qwx4~0 , soc_inst|m0_1|u_logic|G4qwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vcv2z4~feeder , soc_inst|m0_1|u_logic|Vcv2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vcv2z4 , soc_inst|m0_1|u_logic|Vcv2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G4qwx4~3 , soc_inst|m0_1|u_logic|G4qwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Md93z4 , soc_inst|m0_1|u_logic|Md93z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J0n2z4 , soc_inst|m0_1|u_logic|J0n2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G4qwx4~1 , soc_inst|m0_1|u_logic|G4qwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G4qwx4 , soc_inst|m0_1|u_logic|G4qwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Asdwx4~0 , soc_inst|m0_1|u_logic|Asdwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xtdwx4~1 , soc_inst|m0_1|u_logic|Xtdwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|switch_store[1][4] , soc_inst|switches_1|switch_store[1][4], de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hk0wx4 , soc_inst|m0_1|u_logic|Hk0wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o[20]~16 , soc_inst|m0_1|u_logic|hwdata_o[20]~16, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[20]~16 , soc_inst|ram_1|data_to_memory[20]~16, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a4 , soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sjvwx4~0 , soc_inst|m0_1|u_logic|Sjvwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I1h3z4 , soc_inst|m0_1|u_logic|I1h3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O24wx4~0 , soc_inst|m0_1|u_logic|O24wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gdo2z4 , soc_inst|m0_1|u_logic|Gdo2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U5a3z4~feeder , soc_inst|m0_1|u_logic|U5a3z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U5a3z4 , soc_inst|m0_1|u_logic|U5a3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~61 , soc_inst|m0_1|u_logic|Add0~61, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T5g3z4 , soc_inst|m0_1|u_logic|T5g3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rpmvx4~0 , soc_inst|m0_1|u_logic|Rpmvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K7g3z4 , soc_inst|m0_1|u_logic|K7g3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~81 , soc_inst|m0_1|u_logic|Add0~81, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kpmvx4~0 , soc_inst|m0_1|u_logic|Kpmvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rsa3z4 , soc_inst|m0_1|u_logic|Rsa3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~1 , soc_inst|m0_1|u_logic|Add0~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D4a3z4~0 , soc_inst|m0_1|u_logic|D4a3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D4a3z4 , soc_inst|m0_1|u_logic|D4a3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dpmvx4~0 , soc_inst|m0_1|u_logic|Dpmvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ara3z4 , soc_inst|m0_1|u_logic|Ara3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~73 , soc_inst|m0_1|u_logic|Add0~73, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Womvx4~0 , soc_inst|m0_1|u_logic|Womvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xeo2z4 , soc_inst|m0_1|u_logic|Xeo2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~29 , soc_inst|m0_1|u_logic|Add0~29, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o[17]~17 , soc_inst|m0_1|u_logic|hwdata_o[17]~17, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B2i3z4 , soc_inst|m0_1|u_logic|B2i3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pomvx4~0 , soc_inst|m0_1|u_logic|Pomvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S3i3z4 , soc_inst|m0_1|u_logic|S3i3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~17 , soc_inst|m0_1|u_logic|Add0~17, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~53 , soc_inst|m0_1|u_logic|Add0~53, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L8m2z4 , soc_inst|m0_1|u_logic|L8m2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bomvx4~0 , soc_inst|m0_1|u_logic|Bomvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jpa3z4 , soc_inst|m0_1|u_logic|Jpa3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~45 , soc_inst|m0_1|u_logic|Add0~45, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Unmvx4~0 , soc_inst|m0_1|u_logic|Unmvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z2h3z4 , soc_inst|m0_1|u_logic|Z2h3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ntmwx4~0 , soc_inst|m0_1|u_logic|Ntmwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zudwx4~0 , soc_inst|m0_1|u_logic|Zudwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nvdwx4~0 , soc_inst|m0_1|u_logic|Nvdwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nvdwx4~1 , soc_inst|m0_1|u_logic|Nvdwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ntmwx4~1 , soc_inst|m0_1|u_logic|Ntmwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tj0wx4~0 , soc_inst|m0_1|u_logic|Tj0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tj0wx4 , soc_inst|m0_1|u_logic|Tj0wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wh0wx4~0 , soc_inst|m0_1|u_logic|Wh0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ri0wx4~1 , soc_inst|m0_1|u_logic|Ri0wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ri0wx4~0 , soc_inst|m0_1|u_logic|Ri0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bh0wx4~0 , soc_inst|m0_1|u_logic|Bh0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ia0wx4 , soc_inst|m0_1|u_logic|Ia0wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bh0wx4~1 , soc_inst|m0_1|u_logic|Bh0wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rdg3z4 , soc_inst|m0_1|u_logic|Rdg3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wrg3z4 , soc_inst|m0_1|u_logic|Wrg3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dmvwx4~1 , soc_inst|m0_1|u_logic|Dmvwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sog3z4~DUPLICATE , soc_inst|m0_1|u_logic|Sog3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dmvwx4~0 , soc_inst|m0_1|u_logic|Dmvwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dmvwx4 , soc_inst|m0_1|u_logic|Dmvwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jtdwx4~0 , soc_inst|m0_1|u_logic|Jtdwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jtdwx4~1 , soc_inst|m0_1|u_logic|Jtdwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|switch_store[1][1] , soc_inst|switches_1|switch_store[1][1], de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mbtwx4~0 , soc_inst|m0_1|u_logic|Mbtwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S3i3z4~DUPLICATE , soc_inst|m0_1|u_logic|S3i3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bgfwx4~0 , soc_inst|m0_1|u_logic|Bgfwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bgfwx4~1 , soc_inst|m0_1|u_logic|Bgfwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mx0wx4 , soc_inst|m0_1|u_logic|Mx0wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Iv0wx4~0 , soc_inst|m0_1|u_logic|Iv0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Df83z4 , soc_inst|m0_1|u_logic|Df83z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D1p2z4 , soc_inst|m0_1|u_logic|D1p2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yw0wx4~6 , soc_inst|m0_1|u_logic|Yw0wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U9u2z4~DUPLICATE , soc_inst|m0_1|u_logic|U9u2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yw0wx4~7 , soc_inst|m0_1|u_logic|Yw0wx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yw0wx4~8 , soc_inst|m0_1|u_logic|Yw0wx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gdawx4~1 , soc_inst|m0_1|u_logic|Gdawx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fq0wx4 , soc_inst|m0_1|u_logic|Fq0wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Irjvx4~0 , soc_inst|m0_1|u_logic|Irjvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W5p2z4 , soc_inst|m0_1|u_logic|W5p2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tvn2z4 , soc_inst|m0_1|u_logic|Tvn2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jf92z4~0 , soc_inst|m0_1|u_logic|Jf92z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ixn2z4 , soc_inst|m0_1|u_logic|Ixn2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Md92z4~0 , soc_inst|m0_1|u_logic|Md92z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ec33z4 , soc_inst|m0_1|u_logic|Ec33z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Md92z4~1 , soc_inst|m0_1|u_logic|Md92z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ey03z4~DUPLICATE , soc_inst|m0_1|u_logic|Ey03z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Md92z4~2 , soc_inst|m0_1|u_logic|Md92z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Md92z4~3 , soc_inst|m0_1|u_logic|Md92z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qs0wx4~0 , soc_inst|m0_1|u_logic|Qs0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|St0wx4 , soc_inst|m0_1|u_logic|St0wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mq0wx4~1 , soc_inst|m0_1|u_logic|Mq0wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cs0wx4~1 , soc_inst|m0_1|u_logic|Cs0wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cs0wx4~0 , soc_inst|m0_1|u_logic|Cs0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mq0wx4~2 , soc_inst|m0_1|u_logic|Mq0wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mq0wx4~0 , soc_inst|m0_1|u_logic|Mq0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Psn2z4 , soc_inst|m0_1|u_logic|Psn2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H1qwx4~0 , soc_inst|m0_1|u_logic|H1qwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eun2z4 , soc_inst|m0_1|u_logic|Eun2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H1qwx4~1 , soc_inst|m0_1|u_logic|H1qwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H1qwx4 , soc_inst|m0_1|u_logic|H1qwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X0ewx4~0 , soc_inst|m0_1|u_logic|X0ewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X0ewx4~1 , soc_inst|m0_1|u_logic|X0ewx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tq7wx4~0 , soc_inst|m0_1|u_logic|Tq7wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fq7wx4~0 , soc_inst|m0_1|u_logic|Fq7wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Po7wx4~0 , soc_inst|m0_1|u_logic|Po7wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vr7wx4~0 , soc_inst|m0_1|u_logic|Vr7wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jmdwx4~0 , soc_inst|m0_1|u_logic|Jmdwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rw7wx4~1 , soc_inst|m0_1|u_logic|Rw7wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cuxwx4~0 , soc_inst|m0_1|u_logic|Cuxwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hr7wx4~0 , soc_inst|m0_1|u_logic|Hr7wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fc7wx4~0 , soc_inst|m0_1|u_logic|Fc7wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fc7wx4~1 , soc_inst|m0_1|u_logic|Fc7wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cb3wx4~0 , soc_inst|m0_1|u_logic|Cb3wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R38wx4~0 , soc_inst|m0_1|u_logic|R38wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R38wx4~1 , soc_inst|m0_1|u_logic|R38wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qb3wx4 , soc_inst|m0_1|u_logic|Qb3wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z9zvx4~0 , soc_inst|m0_1|u_logic|Z9zvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gci2z4~DUPLICATE , soc_inst|m0_1|u_logic|Gci2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~17 , soc_inst|m0_1|u_logic|Add3~17, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~13 , soc_inst|m0_1|u_logic|Add3~13, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~9 , soc_inst|m0_1|u_logic|Add3~9, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~5 , soc_inst|m0_1|u_logic|Add3~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add3~1 , soc_inst|m0_1|u_logic|Add3~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|haddr_o~0 , soc_inst|m0_1|u_logic|haddr_o~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O3ivx4~1 , soc_inst|m0_1|u_logic|O3ivx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V1l2z4~DUPLICATE , soc_inst|m0_1|u_logic|V1l2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nd3wx4~1 , soc_inst|m0_1|u_logic|Nd3wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yd03z4~DUPLICATE , soc_inst|m0_1|u_logic|Yd03z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ehz2z4~DUPLICATE , soc_inst|m0_1|u_logic|Ehz2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pfz2z4~DUPLICATE , soc_inst|m0_1|u_logic|Pfz2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nd3wx4~4 , soc_inst|m0_1|u_logic|Nd3wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V41xx4~0 , soc_inst|m0_1|u_logic|V41xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Koj2z4 , soc_inst|m0_1|u_logic|Koj2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ab1xx4~0 , soc_inst|m0_1|u_logic|Ab1xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nd3wx4~2 , soc_inst|m0_1|u_logic|Nd3wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nd3wx4 , soc_inst|m0_1|u_logic|Nd3wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o~0 , soc_inst|m0_1|u_logic|hwdata_o~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ux4wx4~0 , soc_inst|m0_1|u_logic|Ux4wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Owgvx4~0 , soc_inst|m0_1|u_logic|Owgvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ywi2z4 , soc_inst|m0_1|u_logic|Ywi2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q6mwx4~0 , soc_inst|m0_1|u_logic|Q6mwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X2rvx4~0 , soc_inst|m0_1|u_logic|X2rvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pjyvx4~0 , soc_inst|m0_1|u_logic|Pjyvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|DataValid~1 , soc_inst|switches_1|DataValid~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|DataValid[0] , soc_inst|switches_1|DataValid[0], de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[0]~27 , soc_inst|ram_1|data_to_memory[0]~27, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a0 , soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a0, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[8]~28 , soc_inst|ram_1|data_to_memory[8]~28, de1_soc_wrapper, 1
instance = comp, \SW[0]~input , SW[0]~input, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|switch_store[0][0] , soc_inst|switches_1|switch_store[0][0], de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[0]~32 , soc_inst|interconnect_1|HRDATA[0]~32, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B28wx4~0 , soc_inst|m0_1|u_logic|B28wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ahowx4~0 , soc_inst|m0_1|u_logic|Ahowx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tgowx4~0 , soc_inst|m0_1|u_logic|Tgowx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tlyvx4~0 , soc_inst|m0_1|u_logic|Tlyvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tlyvx4~1 , soc_inst|m0_1|u_logic|Tlyvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pjyvx4~1 , soc_inst|m0_1|u_logic|Pjyvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U18wx4~0 , soc_inst|m0_1|u_logic|U18wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pjyvx4~2 , soc_inst|m0_1|u_logic|Pjyvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T8f3z4 , soc_inst|m0_1|u_logic|T8f3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hmyvx4~0 , soc_inst|m0_1|u_logic|Hmyvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hmyvx4~1 , soc_inst|m0_1|u_logic|Hmyvx4~1, de1_soc_wrapper, 1
instance = comp, \SW[8]~input , SW[8]~input, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|switch_store[0][8] , soc_inst|switches_1|switch_store[0][8], de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[8]~33 , soc_inst|interconnect_1|HRDATA[8]~33, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S08wx4~0 , soc_inst|m0_1|u_logic|S08wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hmyvx4~2 , soc_inst|m0_1|u_logic|Hmyvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I21wx4~0 , soc_inst|m0_1|u_logic|I21wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q7ewx4~0 , soc_inst|m0_1|u_logic|Q7ewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q7ewx4~1 , soc_inst|m0_1|u_logic|Q7ewx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rkyvx4~0 , soc_inst|m0_1|u_logic|Rkyvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I21wx4 , soc_inst|m0_1|u_logic|I21wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~93 , soc_inst|m0_1|u_logic|Add2~93, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qjhvx4~0 , soc_inst|m0_1|u_logic|Qjhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tjlwx4~0 , soc_inst|m0_1|u_logic|Tjlwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qjhvx4~1 , soc_inst|m0_1|u_logic|Qjhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dkx2z4 , soc_inst|m0_1|u_logic|Dkx2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~89 , soc_inst|m0_1|u_logic|Add2~89, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jjhvx4~0 , soc_inst|m0_1|u_logic|Jjhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jjhvx4~1 , soc_inst|m0_1|u_logic|Jjhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Plx2z4 , soc_inst|m0_1|u_logic|Plx2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ql0wx4 , soc_inst|m0_1|u_logic|Ql0wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xvjvx4~0 , soc_inst|m0_1|u_logic|Xvjvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L7p2z4 , soc_inst|m0_1|u_logic|L7p2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xu82z4~0 , soc_inst|m0_1|u_logic|Xu82z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xu82z4~2 , soc_inst|m0_1|u_logic|Xu82z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pwg3z4~DUPLICATE , soc_inst|m0_1|u_logic|Pwg3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uw82z4~0 , soc_inst|m0_1|u_logic|Uw82z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zjg3z4 , soc_inst|m0_1|u_logic|Zjg3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Olg3z4~DUPLICATE , soc_inst|m0_1|u_logic|Olg3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xu82z4~1 , soc_inst|m0_1|u_logic|Xu82z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xu82z4~3 , soc_inst|m0_1|u_logic|Xu82z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fj0wx4~0 , soc_inst|m0_1|u_logic|Fj0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ug0wx4 , soc_inst|m0_1|u_logic|Ug0wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M0kvx4~0 , soc_inst|m0_1|u_logic|M0kvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tzg3z4 , soc_inst|m0_1|u_logic|Tzg3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ebh3z4~feeder , soc_inst|m0_1|u_logic|Ebh3z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ebh3z4 , soc_inst|m0_1|u_logic|Ebh3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Iq82z4~0 , soc_inst|m0_1|u_logic|Iq82z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rz13z4 , soc_inst|m0_1|u_logic|Rz13z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A933z4 , soc_inst|m0_1|u_logic|A933z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lo82z4~1 , soc_inst|m0_1|u_logic|Lo82z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tch3z4 , soc_inst|m0_1|u_logic|Tch3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sr53z4 , soc_inst|m0_1|u_logic|Sr53z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ji43z4 , soc_inst|m0_1|u_logic|Ji43z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lo82z4~0 , soc_inst|m0_1|u_logic|Lo82z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P9h3z4 , soc_inst|m0_1|u_logic|P9h3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A8h3z4 , soc_inst|m0_1|u_logic|A8h3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lo82z4~2 , soc_inst|m0_1|u_logic|Lo82z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lo82z4~3 , soc_inst|m0_1|u_logic|Lo82z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lf0wx4~0 , soc_inst|m0_1|u_logic|Lf0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U6awx4~0 , soc_inst|m0_1|u_logic|U6awx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ce0wx4~3 , soc_inst|m0_1|u_logic|Ce0wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eqq2z4 , soc_inst|m0_1|u_logic|Eqq2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ce0wx4~0 , soc_inst|m0_1|u_logic|Ce0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D03xx4~0 , soc_inst|m0_1|u_logic|D03xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ji43z4~DUPLICATE , soc_inst|m0_1|u_logic|Ji43z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Anq2z4 , soc_inst|m0_1|u_logic|Anq2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ce0wx4~2 , soc_inst|m0_1|u_logic|Ce0wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ce0wx4~4 , soc_inst|m0_1|u_logic|Ce0wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Poq2z4 , soc_inst|m0_1|u_logic|Poq2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ce0wx4~1 , soc_inst|m0_1|u_logic|Ce0wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ce0wx4~5 , soc_inst|m0_1|u_logic|Ce0wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ka83z4~feeder , soc_inst|m0_1|u_logic|Ka83z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ka83z4 , soc_inst|m0_1|u_logic|Ka83z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ebh3z4~DUPLICATE , soc_inst|m0_1|u_logic|Ebh3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kev2z4~DUPLICATE , soc_inst|m0_1|u_logic|Kev2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B5u2z4~feeder , soc_inst|m0_1|u_logic|B5u2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B5u2z4~DUPLICATE , soc_inst|m0_1|u_logic|B5u2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ce0wx4~7 , soc_inst|m0_1|u_logic|Ce0wx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B173z4 , soc_inst|m0_1|u_logic|B173z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bf93z4 , soc_inst|m0_1|u_logic|Bf93z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ce0wx4~6 , soc_inst|m0_1|u_logic|Ce0wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ce0wx4~8 , soc_inst|m0_1|u_logic|Ce0wx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U6awx4~1 , soc_inst|m0_1|u_logic|U6awx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~25 , soc_inst|m0_1|u_logic|Add5~25, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fc0wx4 , soc_inst|m0_1|u_logic|Fc0wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B5kvx4~0 , soc_inst|m0_1|u_logic|B5kvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Llq2z4 , soc_inst|m0_1|u_logic|Llq2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zfh3z4 , soc_inst|m0_1|u_logic|Zfh3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L733z4 , soc_inst|m0_1|u_logic|L733z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zh82z4~1 , soc_inst|m0_1|u_logic|Zh82z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zh82z4~2 , soc_inst|m0_1|u_logic|Zh82z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C5n2z4 , soc_inst|m0_1|u_logic|C5n2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wj82z4~0 , soc_inst|m0_1|u_logic|Wj82z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R6n2z4 , soc_inst|m0_1|u_logic|R6n2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dq53z4~DUPLICATE , soc_inst|m0_1|u_logic|Dq53z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ug43z4 , soc_inst|m0_1|u_logic|Ug43z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zh82z4~0 , soc_inst|m0_1|u_logic|Zh82z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zh82z4~3 , soc_inst|m0_1|u_logic|Zh82z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N90wx4~0 , soc_inst|m0_1|u_logic|N90wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~1 , soc_inst|m0_1|u_logic|Add5~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zdhvx4~0 , soc_inst|m0_1|u_logic|Zdhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zdhvx4~1 , soc_inst|m0_1|u_logic|Zdhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kaf3z4 , soc_inst|m0_1|u_logic|Kaf3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y92wx4 , soc_inst|m0_1|u_logic|Y92wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K8ivx4~0 , soc_inst|m0_1|u_logic|K8ivx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B6j2z4 , soc_inst|m0_1|u_logic|B6j2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Joi3z4 , soc_inst|m0_1|u_logic|Joi3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sz23z4 , soc_inst|m0_1|u_logic|Sz23z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jq13z4 , soc_inst|m0_1|u_logic|Jq13z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P582z4~1 , soc_inst|m0_1|u_logic|P582z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Umi3z4 , soc_inst|m0_1|u_logic|Umi3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M782z4~0 , soc_inst|m0_1|u_logic|M782z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ki53z4 , soc_inst|m0_1|u_logic|Ki53z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B943z4 , soc_inst|m0_1|u_logic|B943z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P582z4~0 , soc_inst|m0_1|u_logic|P582z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qji3z4 , soc_inst|m0_1|u_logic|Qji3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fli3z4~DUPLICATE , soc_inst|m0_1|u_logic|Fli3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P582z4~2 , soc_inst|m0_1|u_logic|P582z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P582z4~3 , soc_inst|m0_1|u_logic|P582z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gtnvx4~0 , soc_inst|m0_1|u_logic|Gtnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q9cwx4~0 , soc_inst|m0_1|u_logic|Q9cwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yqzvx4~0 , soc_inst|m0_1|u_logic|Yqzvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O3pvx4~0 , soc_inst|m0_1|u_logic|O3pvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O3pvx4~1 , soc_inst|m0_1|u_logic|O3pvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rqzvx4~0 , soc_inst|m0_1|u_logic|Rqzvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C5v2z4~feeder , soc_inst|m0_1|u_logic|C5v2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C5v2z4~DUPLICATE , soc_inst|m0_1|u_logic|C5v2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eacwx4~0 , soc_inst|m0_1|u_logic|Eacwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eacwx4~3 , soc_inst|m0_1|u_logic|Eacwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fli3z4 , soc_inst|m0_1|u_logic|Fli3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eacwx4~5 , soc_inst|m0_1|u_logic|Eacwx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eacwx4~2 , soc_inst|m0_1|u_logic|Eacwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eacwx4~4 , soc_inst|m0_1|u_logic|Eacwx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F9j2z4~DUPLICATE , soc_inst|m0_1|u_logic|F9j2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eacwx4~1 , soc_inst|m0_1|u_logic|Eacwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eacwx4~6 , soc_inst|m0_1|u_logic|Eacwx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C183z4 , soc_inst|m0_1|u_logic|C183z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eacwx4~7 , soc_inst|m0_1|u_logic|Eacwx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eacwx4~8 , soc_inst|m0_1|u_logic|Eacwx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eacwx4~9 , soc_inst|m0_1|u_logic|Eacwx4~9, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rih2z4~0 , soc_inst|m0_1|u_logic|Rih2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Duhvx4~0 , soc_inst|m0_1|u_logic|Duhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O3pvx4 , soc_inst|m0_1|u_logic|O3pvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Duhvx4~1 , soc_inst|m0_1|u_logic|Duhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xyk2z4 , soc_inst|m0_1|u_logic|Xyk2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vjnvx4~0 , soc_inst|m0_1|u_logic|Vjnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y1pvx4 , soc_inst|m0_1|u_logic|Y1pvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vjnvx4~1 , soc_inst|m0_1|u_logic|Vjnvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q7j2z4 , soc_inst|m0_1|u_logic|Q7j2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nozvx4~0 , soc_inst|m0_1|u_logic|Nozvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uozvx4~1 , soc_inst|m0_1|u_logic|Uozvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uozvx4~0 , soc_inst|m0_1|u_logic|Uozvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Znzvx4~0 , soc_inst|m0_1|u_logic|Znzvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xmzvx4~0 , soc_inst|m0_1|u_logic|Xmzvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xmzvx4~1 , soc_inst|m0_1|u_logic|Xmzvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Csz2z4 , soc_inst|m0_1|u_logic|Csz2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kqzvx4~4 , soc_inst|m0_1|u_logic|Kqzvx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vg53z4~DUPLICATE , soc_inst|m0_1|u_logic|Vg53z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kqzvx4~3 , soc_inst|m0_1|u_logic|Kqzvx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tel2z4~DUPLICATE , soc_inst|m0_1|u_logic|Tel2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kqzvx4~0 , soc_inst|m0_1|u_logic|Kqzvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kqzvx4~1 , soc_inst|m0_1|u_logic|Kqzvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Igl2z4 , soc_inst|m0_1|u_logic|Igl2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eq63z4~DUPLICATE , soc_inst|m0_1|u_logic|Eq63z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kqzvx4~5 , soc_inst|m0_1|u_logic|Kqzvx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kqzvx4~6 , soc_inst|m0_1|u_logic|Kqzvx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kqzvx4~7 , soc_inst|m0_1|u_logic|Kqzvx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kqzvx4~2 , soc_inst|m0_1|u_logic|Kqzvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kqzvx4 , soc_inst|m0_1|u_logic|Kqzvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o~18 , soc_inst|m0_1|u_logic|hwdata_o~18, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M5mvx4~0 , soc_inst|m0_1|u_logic|M5mvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M5mvx4~1 , soc_inst|m0_1|u_logic|M5mvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hzj2z4 , soc_inst|m0_1|u_logic|Hzj2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T7qwx4~0 , soc_inst|m0_1|u_logic|T7qwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jkmwx4~0 , soc_inst|m0_1|u_logic|Jkmwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Beowx4~0 , soc_inst|m0_1|u_logic|Beowx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zudwx4~1 , soc_inst|m0_1|u_logic|Zudwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A6ewx4~0 , soc_inst|m0_1|u_logic|A6ewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jkmwx4~1 , soc_inst|m0_1|u_logic|Jkmwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qkmwx4~0 , soc_inst|m0_1|u_logic|Qkmwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qkmwx4~1 , soc_inst|m0_1|u_logic|Qkmwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qkmwx4~2 , soc_inst|m0_1|u_logic|Qkmwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qkmwx4~3 , soc_inst|m0_1|u_logic|Qkmwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yjzvx4~0 , soc_inst|m0_1|u_logic|Yjzvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yjzvx4~1 , soc_inst|m0_1|u_logic|Yjzvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rjzvx4~1 , soc_inst|m0_1|u_logic|Rjzvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uhzvx4~1 , soc_inst|m0_1|u_logic|Uhzvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uhzvx4~0 , soc_inst|m0_1|u_logic|Uhzvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ow23z4 , soc_inst|m0_1|u_logic|Ow23z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Djzvx4~3 , soc_inst|m0_1|u_logic|Djzvx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y1v2z4~DUPLICATE , soc_inst|m0_1|u_logic|Y1v2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pst2z4~DUPLICATE , soc_inst|m0_1|u_logic|Pst2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Djzvx4~6 , soc_inst|m0_1|u_logic|Djzvx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Djzvx4~5 , soc_inst|m0_1|u_logic|Djzvx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Djzvx4~7 , soc_inst|m0_1|u_logic|Djzvx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fn13z4~DUPLICATE , soc_inst|m0_1|u_logic|Fn13z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Djzvx4~0 , soc_inst|m0_1|u_logic|Djzvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hn03z4 , soc_inst|m0_1|u_logic|Hn03z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D7k2z4~DUPLICATE , soc_inst|m0_1|u_logic|D7k2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Djzvx4~4 , soc_inst|m0_1|u_logic|Djzvx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Djzvx4~1 , soc_inst|m0_1|u_logic|Djzvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Djzvx4~2 , soc_inst|m0_1|u_logic|Djzvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Djzvx4 , soc_inst|m0_1|u_logic|Djzvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o~10 , soc_inst|m0_1|u_logic|hwdata_o~10, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[26]~8 , soc_inst|ram_1|data_to_memory[26]~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[2]~14 , soc_inst|interconnect_1|HRDATA[2]~14, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ojmwx4~1 , soc_inst|m0_1|u_logic|Ojmwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ojmwx4~2 , soc_inst|m0_1|u_logic|Ojmwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Et0wx4~0 , soc_inst|m0_1|u_logic|Et0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Et0wx4 , soc_inst|m0_1|u_logic|Et0wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~73 , soc_inst|m0_1|u_logic|Add2~73, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cjhvx4~0 , soc_inst|m0_1|u_logic|Cjhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cjhvx4~1 , soc_inst|m0_1|u_logic|Cjhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bnx2z4 , soc_inst|m0_1|u_logic|Bnx2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~69 , soc_inst|m0_1|u_logic|Add2~69, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ithvx4~0 , soc_inst|m0_1|u_logic|Ithvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ithvx4~1 , soc_inst|m0_1|u_logic|Ithvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zjq2z4 , soc_inst|m0_1|u_logic|Zjq2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~65 , soc_inst|m0_1|u_logic|Add2~65, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ldhvx4~0 , soc_inst|m0_1|u_logic|Ldhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ldhvx4~1 , soc_inst|m0_1|u_logic|Ldhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B9g3z4 , soc_inst|m0_1|u_logic|B9g3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~61 , soc_inst|m0_1|u_logic|Add2~61, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gehvx4~0 , soc_inst|m0_1|u_logic|Gehvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gehvx4~1 , soc_inst|m0_1|u_logic|Gehvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Foe3z4 , soc_inst|m0_1|u_logic|Foe3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vihvx4~0 , soc_inst|m0_1|u_logic|Vihvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vihvx4~1 , soc_inst|m0_1|u_logic|Vihvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nox2z4 , soc_inst|m0_1|u_logic|Nox2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C70wx4 , soc_inst|m0_1|u_logic|C70wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q9kvx4~0 , soc_inst|m0_1|u_logic|Q9kvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zfh3z4~DUPLICATE , soc_inst|m0_1|u_logic|Zfh3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wa0wx4~1 , soc_inst|m0_1|u_logic|Wa0wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dq53z4 , soc_inst|m0_1|u_logic|Dq53z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wa0wx4~3 , soc_inst|m0_1|u_logic|Wa0wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T83xx4~0 , soc_inst|m0_1|u_logic|T83xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wa0wx4~2 , soc_inst|m0_1|u_logic|Wa0wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wa0wx4~5 , soc_inst|m0_1|u_logic|Wa0wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E5awx4~0 , soc_inst|m0_1|u_logic|E5awx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E5awx4~1 , soc_inst|m0_1|u_logic|E5awx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J70wx4~1 , soc_inst|m0_1|u_logic|J70wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z80wx4~1 , soc_inst|m0_1|u_logic|Z80wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z80wx4~0 , soc_inst|m0_1|u_logic|Z80wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J70wx4~2 , soc_inst|m0_1|u_logic|J70wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J70wx4~0 , soc_inst|m0_1|u_logic|J70wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V883z4 , soc_inst|m0_1|u_logic|V883z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mz63z4 , soc_inst|m0_1|u_logic|Mz63z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wa0wx4~6 , soc_inst|m0_1|u_logic|Wa0wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M3u2z4~DUPLICATE , soc_inst|m0_1|u_logic|M3u2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wa0wx4~7 , soc_inst|m0_1|u_logic|Wa0wx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wa0wx4~8 , soc_inst|m0_1|u_logic|Wa0wx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wa0wx4 , soc_inst|m0_1|u_logic|Wa0wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o[22]~3 , soc_inst|m0_1|u_logic|hwdata_o[22]~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cma3z4~0 , soc_inst|m0_1|u_logic|Cma3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cma3z4 , soc_inst|m0_1|u_logic|Cma3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~69 , soc_inst|m0_1|u_logic|Add0~69, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ogo2z4 , soc_inst|m0_1|u_logic|Ogo2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ce0wx4 , soc_inst|m0_1|u_logic|Ce0wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o[21]~15 , soc_inst|m0_1|u_logic|hwdata_o[21]~15, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ieh3z4~feeder , soc_inst|m0_1|u_logic|Ieh3z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ieh3z4~DUPLICATE , soc_inst|m0_1|u_logic|Ieh3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nnmvx4~0 , soc_inst|m0_1|u_logic|Nnmvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ogo2z4~DUPLICATE , soc_inst|m0_1|u_logic|Ogo2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~85 , soc_inst|m0_1|u_logic|Add0~85, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gnmvx4~0 , soc_inst|m0_1|u_logic|Gnmvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ddi3z4 , soc_inst|m0_1|u_logic|Ddi3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y7iwx4~0 , soc_inst|m0_1|u_logic|Y7iwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fed3z4 , soc_inst|m0_1|u_logic|Fed3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G8n2z4~DUPLICATE , soc_inst|m0_1|u_logic|G8n2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Avowx4~0 , soc_inst|m0_1|u_logic|Avowx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Avowx4~1 , soc_inst|m0_1|u_logic|Avowx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Avowx4~2 , soc_inst|m0_1|u_logic|Avowx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y7iwx4~1 , soc_inst|m0_1|u_logic|Y7iwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Asdwx4~1 , soc_inst|m0_1|u_logic|Asdwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y7iwx4~2 , soc_inst|m0_1|u_logic|Y7iwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X61wx4~0 , soc_inst|m0_1|u_logic|X61wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X61wx4~1 , soc_inst|m0_1|u_logic|X61wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M41wx4~1 , soc_inst|m0_1|u_logic|M41wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B1q2z4 , soc_inst|m0_1|u_logic|B1q2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hmqwx4~3 , soc_inst|m0_1|u_logic|Hmqwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mzp2z4 , soc_inst|m0_1|u_logic|Mzp2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hmqwx4~1 , soc_inst|m0_1|u_logic|Hmqwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hmqwx4~0 , soc_inst|m0_1|u_logic|Hmqwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hmqwx4~2 , soc_inst|m0_1|u_logic|Hmqwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hmqwx4 , soc_inst|m0_1|u_logic|Hmqwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mydwx4~0 , soc_inst|m0_1|u_logic|Mydwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mydwx4~1 , soc_inst|m0_1|u_logic|Mydwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eudwx4~1 , soc_inst|m0_1|u_logic|Eudwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qapwx4~0 , soc_inst|m0_1|u_logic|Qapwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D7iwx4~0 , soc_inst|m0_1|u_logic|D7iwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kss2z4 , soc_inst|m0_1|u_logic|Kss2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M1pwx4~0 , soc_inst|m0_1|u_logic|M1pwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M1pwx4~1 , soc_inst|m0_1|u_logic|M1pwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M1pwx4~2 , soc_inst|m0_1|u_logic|M1pwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M1pwx4~3 , soc_inst|m0_1|u_logic|M1pwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M1pwx4~4 , soc_inst|m0_1|u_logic|M1pwx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D7iwx4~1 , soc_inst|m0_1|u_logic|D7iwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E9zvx4~0 , soc_inst|m0_1|u_logic|E9zvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E9zvx4~1 , soc_inst|m0_1|u_logic|E9zvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jmdwx4~1 , soc_inst|m0_1|u_logic|Jmdwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F5ewx4 , soc_inst|m0_1|u_logic|F5ewx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W3ewx4~0 , soc_inst|m0_1|u_logic|W3ewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W3ewx4~1 , soc_inst|m0_1|u_logic|W3ewx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kqdwx4~1 , soc_inst|m0_1|u_logic|Kqdwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kqdwx4~2 , soc_inst|m0_1|u_logic|Kqdwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dqdwx4~0 , soc_inst|m0_1|u_logic|Dqdwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kqdwx4~0 , soc_inst|m0_1|u_logic|Kqdwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kqdwx4~3 , soc_inst|m0_1|u_logic|Kqdwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z78wx4~2 , soc_inst|m0_1|u_logic|Z78wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z78wx4~4 , soc_inst|m0_1|u_logic|Z78wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Widwx4~0 , soc_inst|m0_1|u_logic|Widwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Djdwx4~0 , soc_inst|m0_1|u_logic|Djdwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Djdwx4~2 , soc_inst|m0_1|u_logic|Djdwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Djdwx4~3 , soc_inst|m0_1|u_logic|Djdwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Djdwx4~1 , soc_inst|m0_1|u_logic|Djdwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z78wx4~3 , soc_inst|m0_1|u_logic|Z78wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z78wx4~5 , soc_inst|m0_1|u_logic|Z78wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z78wx4~0 , soc_inst|m0_1|u_logic|Z78wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wwdwx4~2 , soc_inst|m0_1|u_logic|Wwdwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wwdwx4~1 , soc_inst|m0_1|u_logic|Wwdwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wwdwx4~0 , soc_inst|m0_1|u_logic|Wwdwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z78wx4~1 , soc_inst|m0_1|u_logic|Z78wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z78wx4~6 , soc_inst|m0_1|u_logic|Z78wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N88wx4~0 , soc_inst|m0_1|u_logic|N88wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~29 , soc_inst|m0_1|u_logic|Add5~29, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Do8wx4~0 , soc_inst|m0_1|u_logic|Do8wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Do8wx4~1 , soc_inst|m0_1|u_logic|Do8wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Do8wx4~2 , soc_inst|m0_1|u_logic|Do8wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Do8wx4~3 , soc_inst|m0_1|u_logic|Do8wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Do8wx4~4 , soc_inst|m0_1|u_logic|Do8wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fyzvx4~0 , soc_inst|m0_1|u_logic|Fyzvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N88wx4~1 , soc_inst|m0_1|u_logic|N88wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L9zvx4~0 , soc_inst|m0_1|u_logic|L9zvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L9zvx4~2 , soc_inst|m0_1|u_logic|L9zvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L9zvx4~1 , soc_inst|m0_1|u_logic|L9zvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L9zvx4 , soc_inst|m0_1|u_logic|L9zvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Luzvx4~1 , soc_inst|m0_1|u_logic|Luzvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Luzvx4~0 , soc_inst|m0_1|u_logic|Luzvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N88wx4~13 , soc_inst|m0_1|u_logic|N88wx4~13, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G5qvx4~0 , soc_inst|m0_1|u_logic|G5qvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nyawx4~0 , soc_inst|m0_1|u_logic|Nyawx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N88wx4~19 , soc_inst|m0_1|u_logic|N88wx4~19, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N88wx4~21 , soc_inst|m0_1|u_logic|N88wx4~21, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N88wx4~18 , soc_inst|m0_1|u_logic|N88wx4~18, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N88wx4~8 , soc_inst|m0_1|u_logic|N88wx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N88wx4~7 , soc_inst|m0_1|u_logic|N88wx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N88wx4~20 , soc_inst|m0_1|u_logic|N88wx4~20, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N88wx4~9 , soc_inst|m0_1|u_logic|N88wx4~9, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N88wx4~10 , soc_inst|m0_1|u_logic|N88wx4~10, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ee8wx4~3 , soc_inst|m0_1|u_logic|Ee8wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ee8wx4~2 , soc_inst|m0_1|u_logic|Ee8wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ee8wx4~0 , soc_inst|m0_1|u_logic|Ee8wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ee8wx4~1 , soc_inst|m0_1|u_logic|Ee8wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G79wx4~0 , soc_inst|m0_1|u_logic|G79wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G79wx4~1 , soc_inst|m0_1|u_logic|G79wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C8zvx4~0 , soc_inst|m0_1|u_logic|C8zvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G79wx4~2 , soc_inst|m0_1|u_logic|G79wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dv8wx4~0 , soc_inst|m0_1|u_logic|Dv8wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G79wx4~3 , soc_inst|m0_1|u_logic|G79wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G79wx4~6 , soc_inst|m0_1|u_logic|G79wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G79wx4~5 , soc_inst|m0_1|u_logic|G79wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G79wx4~4 , soc_inst|m0_1|u_logic|G79wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G79wx4~7 , soc_inst|m0_1|u_logic|G79wx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N88wx4~11 , soc_inst|m0_1|u_logic|N88wx4~11, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N88wx4~12 , soc_inst|m0_1|u_logic|N88wx4~12, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N88wx4~17 , soc_inst|m0_1|u_logic|N88wx4~17, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N88wx4~2 , soc_inst|m0_1|u_logic|N88wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rjzvx4~0 , soc_inst|m0_1|u_logic|Rjzvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nf1wx4~0 , soc_inst|m0_1|u_logic|Nf1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N88wx4~3 , soc_inst|m0_1|u_logic|N88wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N88wx4~4 , soc_inst|m0_1|u_logic|N88wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N88wx4~5 , soc_inst|m0_1|u_logic|N88wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N88wx4~6 , soc_inst|m0_1|u_logic|N88wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N88wx4~14 , soc_inst|m0_1|u_logic|N88wx4~14, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D6cwx4~0 , soc_inst|m0_1|u_logic|D6cwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Va3wx4~0 , soc_inst|m0_1|u_logic|Va3wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Idk2z4 , soc_inst|m0_1|u_logic|Idk2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D47wx4~0 , soc_inst|m0_1|u_logic|D47wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zxpvx4~0 , soc_inst|m0_1|u_logic|Zxpvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S17wx4~0 , soc_inst|m0_1|u_logic|S17wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rhnvx4~0 , soc_inst|m0_1|u_logic|Rhnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rhnvx4~1 , soc_inst|m0_1|u_logic|Rhnvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Idk2z4~DUPLICATE , soc_inst|m0_1|u_logic|Idk2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mnawx4~0 , soc_inst|m0_1|u_logic|Mnawx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C3qvx4~0 , soc_inst|m0_1|u_logic|C3qvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N88wx4~15 , soc_inst|m0_1|u_logic|N88wx4~15, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N88wx4~16 , soc_inst|m0_1|u_logic|N88wx4~16, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z78wx4~7 , soc_inst|m0_1|u_logic|Z78wx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S9zvx4~0 , soc_inst|m0_1|u_logic|S9zvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Igi2z4 , soc_inst|m0_1|u_logic|Igi2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Velvx4~1 , soc_inst|m0_1|u_logic|Velvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rhi2z4 , soc_inst|m0_1|u_logic|Rhi2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O7zvx4~4 , soc_inst|m0_1|u_logic|O7zvx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vuo2z4 , soc_inst|m0_1|u_logic|Vuo2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mi13z4 , soc_inst|m0_1|u_logic|Mi13z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O7zvx4~1 , soc_inst|m0_1|u_logic|O7zvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Na53z4~DUPLICATE , soc_inst|m0_1|u_logic|Na53z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O7zvx4~3 , soc_inst|m0_1|u_logic|O7zvx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O7zvx4~6 , soc_inst|m0_1|u_logic|O7zvx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O7zvx4 , soc_inst|m0_1|u_logic|O7zvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F6zvx4~0 , soc_inst|m0_1|u_logic|F6zvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F6zvx4~1 , soc_inst|m0_1|u_logic|F6zvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fxu2z4 , soc_inst|m0_1|u_logic|Fxu2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Saqwx4~3 , soc_inst|m0_1|u_logic|Saqwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uu83z4 , soc_inst|m0_1|u_logic|Uu83z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Saqwx4~1 , soc_inst|m0_1|u_logic|Saqwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wj63z4 , soc_inst|m0_1|u_logic|Wj63z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Saqwx4~0 , soc_inst|m0_1|u_logic|Saqwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ft73z4 , soc_inst|m0_1|u_logic|Ft73z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Saqwx4~2 , soc_inst|m0_1|u_logic|Saqwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Saqwx4 , soc_inst|m0_1|u_logic|Saqwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kepwx4~0 , soc_inst|m0_1|u_logic|Kepwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Beowx4~1 , soc_inst|m0_1|u_logic|Beowx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X7ewx4~0 , soc_inst|m0_1|u_logic|X7ewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lsmwx4~1 , soc_inst|m0_1|u_logic|Lsmwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uf1wx4~0 , soc_inst|m0_1|u_logic|Uf1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uf1wx4~1 , soc_inst|m0_1|u_logic|Uf1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ekhvx4~1 , soc_inst|m0_1|u_logic|Ekhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fhx2z4 , soc_inst|m0_1|u_logic|Fhx2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L4jvx4~0 , soc_inst|m0_1|u_logic|L4jvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dkr2z4 , soc_inst|m0_1|u_logic|Dkr2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ze1wx4~7 , soc_inst|m0_1|u_logic|Ze1wx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ze1wx4~8 , soc_inst|m0_1|u_logic|Ze1wx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ze1wx4 , soc_inst|m0_1|u_logic|Ze1wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nf1wx4~1 , soc_inst|m0_1|u_logic|Nf1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qd1wx4~0 , soc_inst|m0_1|u_logic|Qd1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qd1wx4~1 , soc_inst|m0_1|u_logic|Qd1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lpv2z4 , soc_inst|m0_1|u_logic|Lpv2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vdr2z4 , soc_inst|m0_1|u_logic|Vdr2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H2wwx4~3 , soc_inst|m0_1|u_logic|H2wwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H2wwx4~2 , soc_inst|m0_1|u_logic|H2wwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gcr2z4~DUPLICATE , soc_inst|m0_1|u_logic|Gcr2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H2wwx4~1 , soc_inst|m0_1|u_logic|H2wwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kfr2z4 , soc_inst|m0_1|u_logic|Kfr2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cc73z4~DUPLICATE , soc_inst|m0_1|u_logic|Cc73z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H2wwx4~0 , soc_inst|m0_1|u_logic|H2wwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H2wwx4 , soc_inst|m0_1|u_logic|H2wwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zndwx4~0 , soc_inst|m0_1|u_logic|Zndwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nodwx4~0 , soc_inst|m0_1|u_logic|Nodwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zndwx4~1 , soc_inst|m0_1|u_logic|Zndwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cymwx4~3 , soc_inst|m0_1|u_logic|Cymwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ieh3z4 , soc_inst|m0_1|u_logic|Ieh3z4, de1_soc_wrapper, 1
instance = comp, \SW[5]~input , SW[5]~input, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|switch_store[1][5] , soc_inst|switches_1|switch_store[1][5], de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[21]~24 , soc_inst|ram_1|data_to_memory[21]~24, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a5 , soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a5, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[5]~23 , soc_inst|ram_1|data_to_memory[5]~23, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[21]~29 , soc_inst|interconnect_1|HRDATA[21]~29, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jymwx4~0 , soc_inst|m0_1|u_logic|Jymwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jymwx4~1 , soc_inst|m0_1|u_logic|Jymwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qe0wx4~0 , soc_inst|m0_1|u_logic|Qe0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qe0wx4 , soc_inst|m0_1|u_logic|Qe0wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Je0wx4~0 , soc_inst|m0_1|u_logic|Je0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mc0wx4~1 , soc_inst|m0_1|u_logic|Mc0wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mc0wx4~0 , soc_inst|m0_1|u_logic|Mc0wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bf93z4~DUPLICATE , soc_inst|m0_1|u_logic|Bf93z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D9uwx4~1 , soc_inst|m0_1|u_logic|D9uwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B5u2z4 , soc_inst|m0_1|u_logic|B5u2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D9uwx4~2 , soc_inst|m0_1|u_logic|D9uwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kev2z4 , soc_inst|m0_1|u_logic|Kev2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D9uwx4~3 , soc_inst|m0_1|u_logic|D9uwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B173z4~DUPLICATE , soc_inst|m0_1|u_logic|B173z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D9uwx4~0 , soc_inst|m0_1|u_logic|D9uwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D9uwx4 , soc_inst|m0_1|u_logic|D9uwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qtdwx4~0 , soc_inst|m0_1|u_logic|Qtdwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qtdwx4~1 , soc_inst|m0_1|u_logic|Qtdwx4~1, de1_soc_wrapper, 1
instance = comp, \SW[3]~input , SW[3]~input, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|switch_store[1][3] , soc_inst|switches_1|switch_store[1][3], de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[19]~25 , soc_inst|interconnect_1|HRDATA[19]~25, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rilwx4~0 , soc_inst|m0_1|u_logic|Rilwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rilwx4~1 , soc_inst|m0_1|u_logic|Rilwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rilwx4~2 , soc_inst|m0_1|u_logic|Rilwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ll1wx4~0 , soc_inst|m0_1|u_logic|Ll1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ll1wx4~1 , soc_inst|m0_1|u_logic|Ll1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aj1wx4~0 , soc_inst|m0_1|u_logic|Aj1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ibe3z4 , soc_inst|m0_1|u_logic|Ibe3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uo5xx4~0 , soc_inst|m0_1|u_logic|Uo5xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B5e3z4~DUPLICATE , soc_inst|m0_1|u_logic|B5e3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gm1wx4~4 , soc_inst|m0_1|u_logic|Gm1wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F8e3z4 , soc_inst|m0_1|u_logic|F8e3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q6e3z4 , soc_inst|m0_1|u_logic|Q6e3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gm1wx4~2 , soc_inst|m0_1|u_logic|Gm1wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gm1wx4~3 , soc_inst|m0_1|u_logic|Gm1wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gm1wx4~1 , soc_inst|m0_1|u_logic|Gm1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Exd3z4 , soc_inst|m0_1|u_logic|Exd3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gm1wx4~0 , soc_inst|m0_1|u_logic|Gm1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gm1wx4~5 , soc_inst|m0_1|u_logic|Gm1wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gm1wx4 , soc_inst|m0_1|u_logic|Gm1wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o[11]~8 , soc_inst|m0_1|u_logic|hwdata_o[11]~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bge3z4 , soc_inst|m0_1|u_logic|Bge3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fqmvx4~0 , soc_inst|m0_1|u_logic|Fqmvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|She3z4 , soc_inst|m0_1|u_logic|She3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oytvx4~1 , soc_inst|m0_1|u_logic|Oytvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add0~5 , soc_inst|m0_1|u_logic|Add0~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zmmvx4~0 , soc_inst|m0_1|u_logic|Zmmvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uei3z4 , soc_inst|m0_1|u_logic|Uei3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oytvx4~0 , soc_inst|m0_1|u_logic|Oytvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oytvx4~3 , soc_inst|m0_1|u_logic|Oytvx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xeo2z4~DUPLICATE , soc_inst|m0_1|u_logic|Xeo2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oytvx4~2 , soc_inst|m0_1|u_logic|Oytvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oytvx4~4 , soc_inst|m0_1|u_logic|Oytvx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oytvx4 , soc_inst|m0_1|u_logic|Oytvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F2o2z4 , soc_inst|m0_1|u_logic|F2o2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mxtvx4 , soc_inst|m0_1|u_logic|Mxtvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o[18]~13 , soc_inst|m0_1|u_logic|hwdata_o[18]~13, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xyn2z4 , soc_inst|m0_1|u_logic|Xyn2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Iomvx4~0 , soc_inst|m0_1|u_logic|Iomvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O0o2z4 , soc_inst|m0_1|u_logic|O0o2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|switch_store[1][2] , soc_inst|switches_1|switch_store[1][2], de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[18]~6 , soc_inst|ram_1|data_to_memory[18]~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a10 , soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a10, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[10]~5 , soc_inst|ram_1|data_to_memory[10]~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[18]~13 , soc_inst|interconnect_1|HRDATA[18]~13, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ajmwx4~0 , soc_inst|m0_1|u_logic|Ajmwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ajmwx4~1 , soc_inst|m0_1|u_logic|Ajmwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ajmwx4~2 , soc_inst|m0_1|u_logic|Ajmwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wn1wx4~0 , soc_inst|m0_1|u_logic|Wn1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wn1wx4~1 , soc_inst|m0_1|u_logic|Wn1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~45 , soc_inst|m0_1|u_logic|Add2~45, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~41 , soc_inst|m0_1|u_logic|Add2~41, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lkhvx4~1 , soc_inst|m0_1|u_logic|Lkhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lkhvx4~0 , soc_inst|m0_1|u_logic|Lkhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ufx2z4 , soc_inst|m0_1|u_logic|Ufx2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uehvx4~1 , soc_inst|m0_1|u_logic|Uehvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uehvx4~0 , soc_inst|m0_1|u_logic|Uehvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gmd3z4~DUPLICATE , soc_inst|m0_1|u_logic|Gmd3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wzivx4~0 , soc_inst|m0_1|u_logic|Wzivx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wce3z4 , soc_inst|m0_1|u_logic|Wce3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ibe3z4~DUPLICATE , soc_inst|m0_1|u_logic|Ibe3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U9e3z4 , soc_inst|m0_1|u_logic|U9e3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ge9wx4~0 , soc_inst|m0_1|u_logic|Ge9wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Exd3z4~DUPLICATE , soc_inst|m0_1|u_logic|Exd3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cc9wx4~1 , soc_inst|m0_1|u_logic|Cc9wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pvd3z4 , soc_inst|m0_1|u_logic|Pvd3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aud3z4 , soc_inst|m0_1|u_logic|Aud3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cc9wx4~0 , soc_inst|m0_1|u_logic|Cc9wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cc9wx4~2 , soc_inst|m0_1|u_logic|Cc9wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cc9wx4~3 , soc_inst|m0_1|u_logic|Cc9wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qk1wx4~0 , soc_inst|m0_1|u_logic|Qk1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Owovx4 , soc_inst|m0_1|u_logic|Owovx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|saved_word_address[9] , soc_inst|ram_1|saved_word_address[9], de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory.raddr_a[9]~9 , soc_inst|ram_1|memory.raddr_a[9]~9, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a7 , soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a7, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[23]~3 , soc_inst|ram_1|data_to_memory[23]~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[7]~11 , soc_inst|interconnect_1|HRDATA[7]~11, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wywwx4~0 , soc_inst|m0_1|u_logic|Wywwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wywwx4~1 , soc_inst|m0_1|u_logic|Wywwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wywwx4~2 , soc_inst|m0_1|u_logic|Wywwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wywwx4~3 , soc_inst|m0_1|u_logic|Wywwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G9lwx4~0 , soc_inst|m0_1|u_logic|G9lwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oa3wx4~0 , soc_inst|m0_1|u_logic|Oa3wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oa3wx4~1 , soc_inst|m0_1|u_logic|Oa3wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fa2wx4~0 , soc_inst|m0_1|u_logic|Fa2wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ldf3z4 , soc_inst|m0_1|u_logic|Ldf3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I852z4~0 , soc_inst|m0_1|u_logic|I852z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R6cwx4~2 , soc_inst|m0_1|u_logic|R6cwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fpi2z4 , soc_inst|m0_1|u_logic|Fpi2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ilf3z4 , soc_inst|m0_1|u_logic|Ilf3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R6cwx4~0 , soc_inst|m0_1|u_logic|R6cwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R6cwx4~1 , soc_inst|m0_1|u_logic|R6cwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aff3z4~DUPLICATE , soc_inst|m0_1|u_logic|Aff3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P852z4~0 , soc_inst|m0_1|u_logic|P852z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W852z4~0 , soc_inst|m0_1|u_logic|W852z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S652z4~0 , soc_inst|m0_1|u_logic|S652z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G752z4~0 , soc_inst|m0_1|u_logic|G752z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R6cwx4~4 , soc_inst|m0_1|u_logic|R6cwx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M352z4~0 , soc_inst|m0_1|u_logic|M352z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T352z4~0 , soc_inst|m0_1|u_logic|T352z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C552z4~0 , soc_inst|m0_1|u_logic|C552z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O452z4~0 , soc_inst|m0_1|u_logic|O452z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R6cwx4~3 , soc_inst|m0_1|u_logic|R6cwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R6cwx4~5 , soc_inst|m0_1|u_logic|R6cwx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[23]~0 , soc_inst|ram_1|data_to_memory[23]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V4ovx4~0 , soc_inst|m0_1|u_logic|V4ovx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jca3z4~0 , soc_inst|m0_1|u_logic|Jca3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jca3z4 , soc_inst|m0_1|u_logic|Jca3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vfd3z4 , soc_inst|m0_1|u_logic|Vfd3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z4l2z4 , soc_inst|m0_1|u_logic|Z4l2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R6xwx4~0 , soc_inst|m0_1|u_logic|R6xwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R6xwx4~1 , soc_inst|m0_1|u_logic|R6xwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R6xwx4~2 , soc_inst|m0_1|u_logic|R6xwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Walwx4~0 , soc_inst|m0_1|u_logic|Walwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Walwx4~1 , soc_inst|m0_1|u_logic|Walwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C3w2z4 , soc_inst|m0_1|u_logic|C3w2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Omyvx4~0 , soc_inst|m0_1|u_logic|Omyvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Omyvx4~1 , soc_inst|m0_1|u_logic|Omyvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L6nwx4 , soc_inst|m0_1|u_logic|L6nwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wjyvx4~0 , soc_inst|m0_1|u_logic|Wjyvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Amyvx4~1 , soc_inst|m0_1|u_logic|Amyvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Amyvx4~0 , soc_inst|m0_1|u_logic|Amyvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Amyvx4~2 , soc_inst|m0_1|u_logic|Amyvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ykyvx4~0 , soc_inst|m0_1|u_logic|Ykyvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W4zvx4~0 , soc_inst|m0_1|u_logic|W4zvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W4zvx4~1 , soc_inst|m0_1|u_logic|W4zvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z4qvx4 , soc_inst|m0_1|u_logic|Z4qvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eol2z4 , soc_inst|m0_1|u_logic|Eol2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gf63z4 , soc_inst|m0_1|u_logic|Gf63z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bywwx4~0 , soc_inst|m0_1|u_logic|Bywwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gjt2z4 , soc_inst|m0_1|u_logic|Gjt2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Po73z4~DUPLICATE , soc_inst|m0_1|u_logic|Po73z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bywwx4~2 , soc_inst|m0_1|u_logic|Bywwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bywwx4~1 , soc_inst|m0_1|u_logic|Bywwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bywwx4~3 , soc_inst|m0_1|u_logic|Bywwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bywwx4 , soc_inst|m0_1|u_logic|Bywwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fkdwx4~0 , soc_inst|m0_1|u_logic|Fkdwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nodwx4~1 , soc_inst|m0_1|u_logic|Nodwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qfc3z4~DUPLICATE , soc_inst|m0_1|u_logic|Qfc3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ihlwx4~0 , soc_inst|m0_1|u_logic|Ihlwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ihlwx4~1 , soc_inst|m0_1|u_logic|Ihlwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ihlwx4~2 , soc_inst|m0_1|u_logic|Ihlwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ihlwx4~3 , soc_inst|m0_1|u_logic|Ihlwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qfzvx4~0 , soc_inst|m0_1|u_logic|Qfzvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qfzvx4~1 , soc_inst|m0_1|u_logic|Qfzvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aihvx4~2 , soc_inst|m0_1|u_logic|Aihvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xsx2z4 , soc_inst|m0_1|u_logic|Xsx2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aihvx4~1 , soc_inst|m0_1|u_logic|Aihvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aihvx4~0 , soc_inst|m0_1|u_logic|Aihvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xsx2z4~DUPLICATE , soc_inst|m0_1|u_logic|Xsx2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vezvx4 , soc_inst|m0_1|u_logic|Vezvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Galvx4~0 , soc_inst|m0_1|u_logic|Galvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hak2z4 , soc_inst|m0_1|u_logic|Hak2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wnh3z4 , soc_inst|m0_1|u_logic|Wnh3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rd53z4 , soc_inst|m0_1|u_logic|Rd53z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I443z4~DUPLICATE , soc_inst|m0_1|u_logic|I443z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fm72z4~0 , soc_inst|m0_1|u_logic|Fm72z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hmh3z4 , soc_inst|m0_1|u_logic|Hmh3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Co72z4~0 , soc_inst|m0_1|u_logic|Co72z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zu23z4 , soc_inst|m0_1|u_logic|Zu23z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ql13z4 , soc_inst|m0_1|u_logic|Ql13z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fm72z4~1 , soc_inst|m0_1|u_logic|Fm72z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Djh3z4 , soc_inst|m0_1|u_logic|Djh3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Skh3z4 , soc_inst|m0_1|u_logic|Skh3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fm72z4~2 , soc_inst|m0_1|u_logic|Fm72z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fm72z4~3 , soc_inst|m0_1|u_logic|Fm72z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lsnvx4~0 , soc_inst|m0_1|u_logic|Lsnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hrcvx4 , soc_inst|m0_1|u_logic|Hrcvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~85 , soc_inst|m0_1|u_logic|Add5~85, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C3qvx4~1 , soc_inst|m0_1|u_logic|C3qvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zu33z4 , soc_inst|m0_1|u_logic|Zu33z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kjk2z4~DUPLICATE , soc_inst|m0_1|u_logic|Kjk2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Izpvx4~2 , soc_inst|m0_1|u_logic|Izpvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hc13z4 , soc_inst|m0_1|u_logic|Hc13z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vhk2z4 , soc_inst|m0_1|u_logic|Vhk2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Izpvx4~0 , soc_inst|m0_1|u_logic|Izpvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Izpvx4~1 , soc_inst|m0_1|u_logic|Izpvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I453z4~feeder , soc_inst|m0_1|u_logic|I453z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I453z4~DUPLICATE , soc_inst|m0_1|u_logic|I453z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ql23z4 , soc_inst|m0_1|u_logic|Ql23z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Izpvx4~3 , soc_inst|m0_1|u_logic|Izpvx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nf03z4 , soc_inst|m0_1|u_logic|Nf03z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tiz2z4 , soc_inst|m0_1|u_logic|Tiz2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aez2z4~DUPLICATE , soc_inst|m0_1|u_logic|Aez2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Izpvx4~4 , soc_inst|m0_1|u_logic|Izpvx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rek2z4 , soc_inst|m0_1|u_logic|Rek2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zkk2z4~DUPLICATE , soc_inst|m0_1|u_logic|Zkk2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Izpvx4~5 , soc_inst|m0_1|u_logic|Izpvx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Izpvx4~6 , soc_inst|m0_1|u_logic|Izpvx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Izpvx4~7 , soc_inst|m0_1|u_logic|Izpvx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Izpvx4 , soc_inst|m0_1|u_logic|Izpvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Whh2z4~0 , soc_inst|m0_1|u_logic|Whh2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mdzvx4~1 , soc_inst|m0_1|u_logic|Mdzvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fdzvx4~0 , soc_inst|m0_1|u_logic|Fdzvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kt23z4 , soc_inst|m0_1|u_logic|Kt23z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cc53z4~DUPLICATE , soc_inst|m0_1|u_logic|Cc53z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rtpvx4~3 , soc_inst|m0_1|u_logic|Rtpvx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rtpvx4~4 , soc_inst|m0_1|u_logic|Rtpvx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bk13z4~DUPLICATE , soc_inst|m0_1|u_logic|Bk13z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rtpvx4~0 , soc_inst|m0_1|u_logic|Rtpvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rtpvx4~1 , soc_inst|m0_1|u_logic|Rtpvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ymo2z4 , soc_inst|m0_1|u_logic|Ymo2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rtpvx4~5 , soc_inst|m0_1|u_logic|Rtpvx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uyu2z4 , soc_inst|m0_1|u_logic|Uyu2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rtpvx4~6 , soc_inst|m0_1|u_logic|Rtpvx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rtpvx4~7 , soc_inst|m0_1|u_logic|Rtpvx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fio2z4~DUPLICATE , soc_inst|m0_1|u_logic|Fio2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rtpvx4~2 , soc_inst|m0_1|u_logic|Rtpvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rtpvx4 , soc_inst|m0_1|u_logic|Rtpvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Et7wx4~0 , soc_inst|m0_1|u_logic|Et7wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mj7wx4~0 , soc_inst|m0_1|u_logic|Mj7wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ksm2z4~DUPLICATE , soc_inst|m0_1|u_logic|Ksm2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|It63z4 , soc_inst|m0_1|u_logic|It63z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qowwx4~1 , soc_inst|m0_1|u_logic|Qowwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qowwx4~0 , soc_inst|m0_1|u_logic|Qowwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qowwx4 , soc_inst|m0_1|u_logic|Qowwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ok7wx4~0 , soc_inst|m0_1|u_logic|Ok7wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jl7wx4~0 , soc_inst|m0_1|u_logic|Jl7wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mj7wx4~1 , soc_inst|m0_1|u_logic|Mj7wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nu7wx4~0 , soc_inst|m0_1|u_logic|Nu7wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dtpvx4~2 , soc_inst|m0_1|u_logic|Dtpvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dtpvx4~0 , soc_inst|m0_1|u_logic|Dtpvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~129 , soc_inst|m0_1|u_logic|Add5~129, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dtpvx4~1 , soc_inst|m0_1|u_logic|Dtpvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zei2z4~0 , soc_inst|m0_1|u_logic|Zei2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zei2z4~1 , soc_inst|m0_1|u_logic|Zei2z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zei2z4~DUPLICATE , soc_inst|m0_1|u_logic|Zei2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qynvx4~0 , soc_inst|m0_1|u_logic|Qynvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qynvx4~1 , soc_inst|m0_1|u_logic|Qynvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vxnvx4~1 , soc_inst|m0_1|u_logic|Vxnvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add5~134 , soc_inst|m0_1|u_logic|Add5~134, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qppvx4~1 , soc_inst|m0_1|u_logic|Qppvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qppvx4~2 , soc_inst|m0_1|u_logic|Qppvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dq73z4 , soc_inst|m0_1|u_logic|Dq73z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ruj2z4 , soc_inst|m0_1|u_logic|Ruj2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V7ywx4~1 , soc_inst|m0_1|u_logic|V7ywx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Duu2z4~DUPLICATE , soc_inst|m0_1|u_logic|Duu2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fwj2z4 , soc_inst|m0_1|u_logic|Fwj2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V7ywx4~0 , soc_inst|m0_1|u_logic|V7ywx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V7ywx4 , soc_inst|m0_1|u_logic|V7ywx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A7ywx4~0 , soc_inst|m0_1|u_logic|A7ywx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zetwx4 , soc_inst|m0_1|u_logic|Zetwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mouwx4~0 , soc_inst|m0_1|u_logic|Mouwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o~12 , soc_inst|m0_1|u_logic|hwdata_o~12, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[29]~22 , soc_inst|ram_1|data_to_memory[29]~22, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a13 , soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a13, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[13]~21 , soc_inst|ram_1|data_to_memory[13]~21, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hxmwx4~0 , soc_inst|m0_1|u_logic|Hxmwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hxmwx4~1 , soc_inst|m0_1|u_logic|Hxmwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mb1wx4~0 , soc_inst|m0_1|u_logic|Mb1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mb1wx4~1 , soc_inst|m0_1|u_logic|Mb1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nehvx4~1 , soc_inst|m0_1|u_logic|Nehvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nehvx4~0 , soc_inst|m0_1|u_logic|Nehvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tme3z4 , soc_inst|m0_1|u_logic|Tme3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A9jvx4~0 , soc_inst|m0_1|u_logic|A9jvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Slr2z4 , soc_inst|m0_1|u_logic|Slr2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ww92z4~0 , soc_inst|m0_1|u_logic|Ww92z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U5q2z4 , soc_inst|m0_1|u_logic|U5q2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xg33z4~DUPLICATE , soc_inst|m0_1|u_logic|Xg33z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O723z4 , soc_inst|m0_1|u_logic|O723z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ww92z4~1 , soc_inst|m0_1|u_logic|Ww92z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ty92z4~0 , soc_inst|m0_1|u_logic|Ty92z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X213z4~DUPLICATE , soc_inst|m0_1|u_logic|X213z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ww92z4~2 , soc_inst|m0_1|u_logic|Ww92z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ww92z4~3 , soc_inst|m0_1|u_logic|Ww92z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C61wx4~0 , soc_inst|m0_1|u_logic|C61wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xjhvx4~0 , soc_inst|m0_1|u_logic|Xjhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xjhvx4~1 , soc_inst|m0_1|u_logic|Xjhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rix2z4 , soc_inst|m0_1|u_logic|Rix2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|haddr_o~4 , soc_inst|m0_1|u_logic|haddr_o~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pdjvx4~0 , soc_inst|m0_1|u_logic|Pdjvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J7q2z4 , soc_inst|m0_1|u_logic|J7q2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Du9wx4~1 , soc_inst|m0_1|u_logic|Du9wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E153z4 , soc_inst|m0_1|u_logic|E153z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Du9wx4~0 , soc_inst|m0_1|u_logic|Du9wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Euh3z4 , soc_inst|m0_1|u_logic|Euh3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aw9wx4~0 , soc_inst|m0_1|u_logic|Aw9wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Arh3z4 , soc_inst|m0_1|u_logic|Arh3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lph3z4 , soc_inst|m0_1|u_logic|Lph3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Du9wx4~2 , soc_inst|m0_1|u_logic|Du9wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Du9wx4~3 , soc_inst|m0_1|u_logic|Du9wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P82wx4~0 , soc_inst|m0_1|u_logic|P82wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N72wx4~0 , soc_inst|m0_1|u_logic|N72wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q52wx4~0 , soc_inst|m0_1|u_logic|Q52wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q52wx4~1 , soc_inst|m0_1|u_logic|Q52wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Na63z4 , soc_inst|m0_1|u_logic|Na63z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E0d3z4~DUPLICATE , soc_inst|m0_1|u_logic|E0d3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z62wx4~1 , soc_inst|m0_1|u_logic|Z62wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E153z4~DUPLICATE , soc_inst|m0_1|u_logic|E153z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z62wx4~2 , soc_inst|m0_1|u_logic|Z62wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T04xx4~0 , soc_inst|m0_1|u_logic|T04xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z62wx4~3 , soc_inst|m0_1|u_logic|Z62wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z62wx4~4 , soc_inst|m0_1|u_logic|Z62wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z62wx4~0 , soc_inst|m0_1|u_logic|Z62wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z62wx4~5 , soc_inst|m0_1|u_logic|Z62wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z62wx4 , soc_inst|m0_1|u_logic|Z62wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o[15]~1 , soc_inst|m0_1|u_logic|hwdata_o[15]~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Usl2z4 , soc_inst|m0_1|u_logic|Usl2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T7d3z4 , soc_inst|m0_1|u_logic|T7d3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lul2z4 , soc_inst|m0_1|u_logic|Lul2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jsc3z4~DUPLICATE , soc_inst|m0_1|u_logic|Jsc3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wjxwx4~1 , soc_inst|m0_1|u_logic|Wjxwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wjxwx4~0 , soc_inst|m0_1|u_logic|Wjxwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wjxwx4~2 , soc_inst|m0_1|u_logic|Wjxwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wjxwx4~3 , soc_inst|m0_1|u_logic|Wjxwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wjxwx4~4 , soc_inst|m0_1|u_logic|Wjxwx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[15]~2 , soc_inst|ram_1|data_to_memory[15]~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a15 , soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a15, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[31]~1 , soc_inst|ram_1|data_to_memory[31]~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[15]~4 , soc_inst|interconnect_1|HRDATA[15]~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U9lwx4~0 , soc_inst|m0_1|u_logic|U9lwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N4rvx4~0 , soc_inst|m0_1|u_logic|N4rvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U9lwx4~1 , soc_inst|m0_1|u_logic|U9lwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R5zvx4~0 , soc_inst|m0_1|u_logic|R5zvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R5zvx4~1 , soc_inst|m0_1|u_logic|R5zvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J3qvx4~0 , soc_inst|m0_1|u_logic|J3qvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cgt2z4 , soc_inst|m0_1|u_logic|Cgt2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N3ywx4~2 , soc_inst|m0_1|u_logic|N3ywx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N3ywx4~1 , soc_inst|m0_1|u_logic|N3ywx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N3ywx4~0 , soc_inst|m0_1|u_logic|N3ywx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N3ywx4~3 , soc_inst|m0_1|u_logic|N3ywx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N3ywx4 , soc_inst|m0_1|u_logic|N3ywx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U2ewx4~0 , soc_inst|m0_1|u_logic|U2ewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ttwwx4~0 , soc_inst|m0_1|u_logic|Ttwwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B8nwx4~0 , soc_inst|m0_1|u_logic|B8nwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B8nwx4~1 , soc_inst|m0_1|u_logic|B8nwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vq1wx4~0 , soc_inst|m0_1|u_logic|Vq1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vq1wx4~1 , soc_inst|m0_1|u_logic|Vq1wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vq1wx4 , soc_inst|m0_1|u_logic|Vq1wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V4d3z4 , soc_inst|m0_1|u_logic|V4d3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bfhvx4~0 , soc_inst|m0_1|u_logic|Bfhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bfhvx4~1 , soc_inst|m0_1|u_logic|Bfhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V4d3z4~DUPLICATE , soc_inst|m0_1|u_logic|V4d3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dmivx4~0 , soc_inst|m0_1|u_logic|Dmivx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dmivx4~1 , soc_inst|m0_1|u_logic|Dmivx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G1s2z4 , soc_inst|m0_1|u_logic|G1s2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ql33z4 , soc_inst|m0_1|u_logic|Ql33z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hc23z4~DUPLICATE , soc_inst|m0_1|u_logic|Hc23z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uga2z4~1 , soc_inst|m0_1|u_logic|Uga2z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ria2z4~0 , soc_inst|m0_1|u_logic|Ria2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zu43z4~DUPLICATE , soc_inst|m0_1|u_logic|Zu43z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uga2z4~0 , soc_inst|m0_1|u_logic|Uga2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B613z4 , soc_inst|m0_1|u_logic|B613z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H903z4~DUPLICATE , soc_inst|m0_1|u_logic|H903z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uga2z4~2 , soc_inst|m0_1|u_logic|Uga2z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uga2z4~3 , soc_inst|m0_1|u_logic|Uga2z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hxnvx4~0 , soc_inst|m0_1|u_logic|Hxnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jxovx4 , soc_inst|m0_1|u_logic|Jxovx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qknvx4~0 , soc_inst|m0_1|u_logic|Qknvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ffs2z4 , soc_inst|m0_1|u_logic|Ffs2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B2uvx4~0 , soc_inst|m0_1|u_logic|B2uvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wfuwx4 , soc_inst|m0_1|u_logic|Wfuwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Geuwx4~0 , soc_inst|m0_1|u_logic|Geuwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[13]~27 , soc_inst|interconnect_1|HRDATA[13]~27, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Twmwx4~0 , soc_inst|m0_1|u_logic|Twmwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Twmwx4~1 , soc_inst|m0_1|u_logic|Twmwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Twmwx4~2 , soc_inst|m0_1|u_logic|Twmwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vcuvx4~0 , soc_inst|m0_1|u_logic|Vcuvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vcuvx4~1 , soc_inst|m0_1|u_logic|Vcuvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wamvx4~0 , soc_inst|m0_1|u_logic|Wamvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tdp2z4~DUPLICATE , soc_inst|m0_1|u_logic|Tdp2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rryvx4~0 , soc_inst|m0_1|u_logic|Rryvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Upyvx4~0 , soc_inst|m0_1|u_logic|Upyvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R3mwx4~0 , soc_inst|m0_1|u_logic|R3mwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pet2z4 , soc_inst|m0_1|u_logic|Pet2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nen2z4~0 , soc_inst|m0_1|u_logic|Nen2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nen2z4~1 , soc_inst|m0_1|u_logic|Nen2z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nen2z4~DUPLICATE , soc_inst|m0_1|u_logic|Nen2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C1zvx4 , soc_inst|m0_1|u_logic|C1zvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M1j2z4~0 , soc_inst|m0_1|u_logic|M1j2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M1j2z4~3 , soc_inst|m0_1|u_logic|M1j2z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M1j2z4~1 , soc_inst|m0_1|u_logic|M1j2z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fzyvx4~0 , soc_inst|m0_1|u_logic|Fzyvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H0zvx4~0 , soc_inst|m0_1|u_logic|H0zvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cuyvx4~0 , soc_inst|m0_1|u_logic|Cuyvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yyyvx4 , soc_inst|m0_1|u_logic|Yyyvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cuyvx4~1 , soc_inst|m0_1|u_logic|Cuyvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cuyvx4~2 , soc_inst|m0_1|u_logic|Cuyvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cuyvx4~3 , soc_inst|m0_1|u_logic|Cuyvx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M1j2z4~2 , soc_inst|m0_1|u_logic|M1j2z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M1j2z4~DUPLICATE , soc_inst|m0_1|u_logic|M1j2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G02wx4 , soc_inst|m0_1|u_logic|G02wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X6m2z4~DUPLICATE , soc_inst|m0_1|u_logic|X6m2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D7bwx4~2 , soc_inst|m0_1|u_logic|D7bwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ow13z4~DUPLICATE , soc_inst|m0_1|u_logic|Ow13z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D7bwx4~1 , soc_inst|m0_1|u_logic|D7bwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D7bwx4~0 , soc_inst|m0_1|u_logic|D7bwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A9bwx4~0 , soc_inst|m0_1|u_logic|A9bwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D7bwx4~3 , soc_inst|m0_1|u_logic|D7bwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aqnvx4~0 , soc_inst|m0_1|u_logic|Aqnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O2bwx4~0 , soc_inst|m0_1|u_logic|O2bwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I30wx4~0 , soc_inst|m0_1|u_logic|I30wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I30wx4~1 , soc_inst|m0_1|u_logic|I30wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U0vvx4~0 , soc_inst|m0_1|u_logic|U0vvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U0vvx4~1 , soc_inst|m0_1|u_logic|U0vvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U0vvx4~2 , soc_inst|m0_1|u_logic|U0vvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I30wx4~2 , soc_inst|m0_1|u_logic|I30wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hbv2z4 , soc_inst|m0_1|u_logic|Hbv2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yb93z4~DUPLICATE , soc_inst|m0_1|u_logic|Yb93z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fzxwx4~0 , soc_inst|m0_1|u_logic|Fzxwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fzxwx4~1 , soc_inst|m0_1|u_logic|Fzxwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fzxwx4 , soc_inst|m0_1|u_logic|Fzxwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wxxwx4~0 , soc_inst|m0_1|u_logic|Wxxwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y9nwx4~0 , soc_inst|m0_1|u_logic|Y9nwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pwdwx4~0 , soc_inst|m0_1|u_logic|Pwdwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Glnwx4~1 , soc_inst|m0_1|u_logic|Glnwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K22wx4~1 , soc_inst|m0_1|u_logic|K22wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K22wx4~0 , soc_inst|m0_1|u_logic|K22wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zz1wx4~0 , soc_inst|m0_1|u_logic|Zz1wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hq33z4 , soc_inst|m0_1|u_logic|Hq33z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kc03z4 , soc_inst|m0_1|u_logic|Kc03z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rvv2z4~DUPLICATE , soc_inst|m0_1|u_logic|Rvv2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P12wx4~6 , soc_inst|m0_1|u_logic|P12wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P12wx4~4 , soc_inst|m0_1|u_logic|P12wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eyr2z4~DUPLICATE , soc_inst|m0_1|u_logic|Eyr2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P12wx4~5 , soc_inst|m0_1|u_logic|P12wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E913z4~feeder , soc_inst|m0_1|u_logic|E913z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E913z4~DUPLICATE , soc_inst|m0_1|u_logic|E913z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P12wx4~7 , soc_inst|m0_1|u_logic|P12wx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P12wx4~0 , soc_inst|m0_1|u_logic|P12wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qz43z4 , soc_inst|m0_1|u_logic|Qz43z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yg23z4~DUPLICATE , soc_inst|m0_1|u_logic|Yg23z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P12wx4~1 , soc_inst|m0_1|u_logic|P12wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ii73z4 , soc_inst|m0_1|u_logic|Ii73z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qwr2z4~feeder , soc_inst|m0_1|u_logic|Qwr2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qwr2z4~DUPLICATE , soc_inst|m0_1|u_logic|Qwr2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z863z4~DUPLICATE , soc_inst|m0_1|u_logic|Z863z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P12wx4~2 , soc_inst|m0_1|u_logic|P12wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P12wx4~3 , soc_inst|m0_1|u_logic|P12wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P12wx4 , soc_inst|m0_1|u_logic|P12wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lk9wx4~1 , soc_inst|m0_1|u_logic|Lk9wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Skhvx4~1 , soc_inst|m0_1|u_logic|Skhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Skhvx4~0 , soc_inst|m0_1|u_logic|Skhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jex2z4~DUPLICATE , soc_inst|m0_1|u_logic|Jex2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ohivx4~0 , soc_inst|m0_1|u_logic|Ohivx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Szr2z4 , soc_inst|m0_1|u_logic|Szr2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E913z4 , soc_inst|m0_1|u_logic|E913z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kn9wx4~2 , soc_inst|m0_1|u_logic|Kn9wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yg23z4 , soc_inst|m0_1|u_logic|Yg23z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kn9wx4~1 , soc_inst|m0_1|u_logic|Kn9wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eyr2z4 , soc_inst|m0_1|u_logic|Eyr2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z863z4 , soc_inst|m0_1|u_logic|Z863z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kn9wx4~0 , soc_inst|m0_1|u_logic|Kn9wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qwr2z4 , soc_inst|m0_1|u_logic|Qwr2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hp9wx4~0 , soc_inst|m0_1|u_logic|Hp9wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kn9wx4~3 , soc_inst|m0_1|u_logic|Kn9wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F32wx4~0 , soc_inst|m0_1|u_logic|F32wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z6ovx4 , soc_inst|m0_1|u_logic|Z6ovx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|saved_word_address[6] , soc_inst|ram_1|saved_word_address[6], de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory.raddr_a[6]~6 , soc_inst|ram_1|memory.raddr_a[6]~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[17]~10 , soc_inst|ram_1|data_to_memory[17]~10, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a9 , soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a9, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[9]~9 , soc_inst|ram_1|data_to_memory[9]~9, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jqhvx4~0 , soc_inst|m0_1|u_logic|Jqhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bpsvx4~0 , soc_inst|m0_1|u_logic|Bpsvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mfw2z4 , soc_inst|m0_1|u_logic|Mfw2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pqrvx4~0 , soc_inst|m0_1|u_logic|Pqrvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S7nvx4~0 , soc_inst|m0_1|u_logic|S7nvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S7nvx4~1 , soc_inst|m0_1|u_logic|S7nvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rxl2z4 , soc_inst|m0_1|u_logic|Rxl2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Celwx4~0 , soc_inst|m0_1|u_logic|Celwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Celwx4~1 , soc_inst|m0_1|u_logic|Celwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fbfwx4~1 , soc_inst|m0_1|u_logic|Fbfwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Herwx4~0 , soc_inst|m0_1|u_logic|Herwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Herwx4~1 , soc_inst|m0_1|u_logic|Herwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wzy2z4~DUPLICATE , soc_inst|m0_1|u_logic|Wzy2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vb2wx4~0 , soc_inst|m0_1|u_logic|Vb2wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vb2wx4 , soc_inst|m0_1|u_logic|Vb2wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Meyvx4 , soc_inst|m0_1|u_logic|Meyvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lq03z4 , soc_inst|m0_1|u_logic|Lq03z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rtz2z4~feeder , soc_inst|m0_1|u_logic|Rtz2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rtz2z4 , soc_inst|m0_1|u_logic|Rtz2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qp62z4~2 , soc_inst|m0_1|u_logic|Qp62z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yr13z4~feeder , soc_inst|m0_1|u_logic|Yr13z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yr13z4 , soc_inst|m0_1|u_logic|Yr13z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H133z4~feeder , soc_inst|m0_1|u_logic|H133z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H133z4 , soc_inst|m0_1|u_logic|H133z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qp62z4~1 , soc_inst|m0_1|u_logic|Qp62z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ytm2z4~feeder , soc_inst|m0_1|u_logic|Ytm2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ytm2z4~DUPLICATE , soc_inst|m0_1|u_logic|Ytm2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nr62z4~0 , soc_inst|m0_1|u_logic|Nr62z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zj53z4~DUPLICATE , soc_inst|m0_1|u_logic|Zj53z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qa43z4~feeder , soc_inst|m0_1|u_logic|Qa43z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qa43z4 , soc_inst|m0_1|u_logic|Qa43z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qp62z4~0 , soc_inst|m0_1|u_logic|Qp62z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qp62z4~3 , soc_inst|m0_1|u_logic|Qp62z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Euzvx4~0 , soc_inst|m0_1|u_logic|Euzvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qtzvx4~0 , soc_inst|m0_1|u_logic|Qtzvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oszvx4~0 , soc_inst|m0_1|u_logic|Oszvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zuzvx4~0 , soc_inst|m0_1|u_logic|Zuzvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zuzvx4~1 , soc_inst|m0_1|u_logic|Zuzvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oszvx4~1 , soc_inst|m0_1|u_logic|Oszvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mvm2z4 , soc_inst|m0_1|u_logic|Mvm2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ytm2z4 , soc_inst|m0_1|u_logic|Ytm2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zj53z4 , soc_inst|m0_1|u_logic|Zj53z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uvzvx4~1 , soc_inst|m0_1|u_logic|Uvzvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lq03z4~DUPLICATE , soc_inst|m0_1|u_logic|Lq03z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uvzvx4~2 , soc_inst|m0_1|u_logic|Uvzvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uvzvx4~0 , soc_inst|m0_1|u_logic|Uvzvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uvzvx4 , soc_inst|m0_1|u_logic|Uvzvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uz9wx4~1 , soc_inst|m0_1|u_logic|Uz9wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~37 , soc_inst|m0_1|u_logic|Add2~37, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~57 , soc_inst|m0_1|u_logic|Add2~57, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Glhvx4~0 , soc_inst|m0_1|u_logic|Glhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Glhvx4~1 , soc_inst|m0_1|u_logic|Glhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nbx2z4 , soc_inst|m0_1|u_logic|Nbx2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zkhvx4~1 , soc_inst|m0_1|u_logic|Zkhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zkhvx4~0 , soc_inst|m0_1|u_logic|Zkhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ycx2z4 , soc_inst|m0_1|u_logic|Ycx2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S4qvx4 , soc_inst|m0_1|u_logic|S4qvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Elnvx4~0 , soc_inst|m0_1|u_logic|Elnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J6i2z4 , soc_inst|m0_1|u_logic|J6i2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D9ovx4 , soc_inst|m0_1|u_logic|D9ovx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Iuuvx4~0 , soc_inst|m0_1|u_logic|Iuuvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K1ivx4~0 , soc_inst|m0_1|u_logic|K1ivx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N7c3z4 , soc_inst|m0_1|u_logic|N7c3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jjuwx4~0 , soc_inst|m0_1|u_logic|Jjuwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wvzwx4~1 , soc_inst|m0_1|u_logic|Wvzwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G2zwx4~1 , soc_inst|m0_1|u_logic|G2zwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W5rvx4 , soc_inst|m0_1|u_logic|W5rvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jvqvx4~1 , soc_inst|m0_1|u_logic|Jvqvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fbnvx4~0 , soc_inst|m0_1|u_logic|Fbnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Owq2z4 , soc_inst|m0_1|u_logic|Owq2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Leuvx4~0 , soc_inst|m0_1|u_logic|Leuvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Leuvx4~1 , soc_inst|m0_1|u_logic|Leuvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pamvx4~0 , soc_inst|m0_1|u_logic|Pamvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Trq2z4~DUPLICATE , soc_inst|m0_1|u_logic|Trq2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J00wx4~0 , soc_inst|m0_1|u_logic|J00wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gpcwx4~0 , soc_inst|m0_1|u_logic|Gpcwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J00wx4~1 , soc_inst|m0_1|u_logic|J00wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C00wx4~0 , soc_inst|m0_1|u_logic|C00wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bn53z4 , soc_inst|m0_1|u_logic|Bn53z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U5r2z4 , soc_inst|m0_1|u_logic|U5r2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Twz2z4 , soc_inst|m0_1|u_logic|Twz2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J433z4 , soc_inst|m0_1|u_logic|J433z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Av13z4 , soc_inst|m0_1|u_logic|Av13z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nt03z4 , soc_inst|m0_1|u_logic|Nt03z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bjkvx4~0 , soc_inst|m0_1|u_logic|Bjkvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bjkvx4~1 , soc_inst|m0_1|u_logic|Bjkvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ovc3z4 , soc_inst|m0_1|u_logic|Ovc3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Am5wx4~2 , soc_inst|m0_1|u_logic|Am5wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I7r2z4 , soc_inst|m0_1|u_logic|I7r2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sd43z4 , soc_inst|m0_1|u_logic|Sd43z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Am5wx4~3 , soc_inst|m0_1|u_logic|Am5wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Am5wx4~0 , soc_inst|m0_1|u_logic|Am5wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Am5wx4~1 , soc_inst|m0_1|u_logic|Am5wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o[4] , soc_inst|m0_1|u_logic|hwdata_o[4], de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[4]~15 , soc_inst|ram_1|data_to_memory[4]~15, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[4]~23 , soc_inst|interconnect_1|HRDATA[4]~23, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pxrvx4~0 , soc_inst|m0_1|u_logic|Pxrvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xly2z4 , soc_inst|m0_1|u_logic|Xly2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X6nvx4~0 , soc_inst|m0_1|u_logic|X6nvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ophvx4~0 , soc_inst|m0_1|u_logic|Ophvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ckw2z4 , soc_inst|m0_1|u_logic|Ckw2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X6nvx4~1 , soc_inst|m0_1|u_logic|X6nvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xly2z4~DUPLICATE , soc_inst|m0_1|u_logic|Xly2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tecwx4~0 , soc_inst|m0_1|u_logic|Tecwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Afcwx4~0 , soc_inst|m0_1|u_logic|Afcwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ydcwx4~0 , soc_inst|m0_1|u_logic|Ydcwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rxzvx4 , soc_inst|m0_1|u_logic|Rxzvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|saved_word_address[3] , soc_inst|ram_1|saved_word_address[3], de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory.raddr_a[3]~3 , soc_inst|ram_1|memory.raddr_a[3]~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[25]~11 , soc_inst|ram_1|data_to_memory[25]~11, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a1 , soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a1, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[25]~18 , soc_inst|interconnect_1|HRDATA[25]~18, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pty2z4 , soc_inst|m0_1|u_logic|Pty2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O5nvx4~0 , soc_inst|m0_1|u_logic|O5nvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fohvx4~0 , soc_inst|m0_1|u_logic|Fohvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Urw2z4 , soc_inst|m0_1|u_logic|Urw2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O5nvx4~1 , soc_inst|m0_1|u_logic|O5nvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O5nvx4~2 , soc_inst|m0_1|u_logic|O5nvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pty2z4~DUPLICATE , soc_inst|m0_1|u_logic|Pty2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G27wx4~0 , soc_inst|m0_1|u_logic|G27wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X3xvx4~0 , soc_inst|m0_1|u_logic|X3xvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X3xvx4~1 , soc_inst|m0_1|u_logic|X3xvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U9swx4~0 , soc_inst|m0_1|u_logic|U9swx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S8swx4~0 , soc_inst|m0_1|u_logic|S8swx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G27wx4~1 , soc_inst|m0_1|u_logic|G27wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bkxvx4~1 , soc_inst|m0_1|u_logic|Bkxvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bkxvx4~2 , soc_inst|m0_1|u_logic|Bkxvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bkxvx4~0 , soc_inst|m0_1|u_logic|Bkxvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bkxvx4 , soc_inst|m0_1|u_logic|Bkxvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rfpvx4~0 , soc_inst|m0_1|u_logic|Rfpvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rfpvx4~2 , soc_inst|m0_1|u_logic|Rfpvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rfpvx4~3 , soc_inst|m0_1|u_logic|Rfpvx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rfpvx4~4 , soc_inst|m0_1|u_logic|Rfpvx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rfpvx4~5 , soc_inst|m0_1|u_logic|Rfpvx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zcn2z4~DUPLICATE , soc_inst|m0_1|u_logic|Zcn2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hnbwx4~0 , soc_inst|m0_1|u_logic|Hnbwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z4bwx4~1 , soc_inst|m0_1|u_logic|Z4bwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hnbwx4~1 , soc_inst|m0_1|u_logic|Hnbwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fcj2z4~DUPLICATE , soc_inst|m0_1|u_logic|Fcj2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~25 , soc_inst|m0_1|u_logic|Add2~25, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Imhvx4~0 , soc_inst|m0_1|u_logic|Imhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Imhvx4~1 , soc_inst|m0_1|u_logic|Imhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J4x2z4~DUPLICATE , soc_inst|m0_1|u_logic|J4x2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ekovx4 , soc_inst|m0_1|u_logic|Ekovx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|saved_word_address[1] , soc_inst|ram_1|saved_word_address[1], de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory.raddr_a[1]~1 , soc_inst|ram_1|memory.raddr_a[1]~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[1]~21 , soc_inst|interconnect_1|HRDATA[1]~21, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hcnvx4~0 , soc_inst|m0_1|u_logic|Hcnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dwl2z4 , soc_inst|m0_1|u_logic|Dwl2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fmqvx4~1 , soc_inst|m0_1|u_logic|Fmqvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A1yvx4~0 , soc_inst|m0_1|u_logic|A1yvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mnpvx4~0 , soc_inst|m0_1|u_logic|Mnpvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fmqvx4~0 , soc_inst|m0_1|u_logic|Fmqvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rmpvx4~0 , soc_inst|m0_1|u_logic|Rmpvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rmpvx4~1 , soc_inst|m0_1|u_logic|Rmpvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yplwx4~0 , soc_inst|m0_1|u_logic|Yplwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vopvx4~0 , soc_inst|m0_1|u_logic|Vopvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ljpvx4~0 , soc_inst|m0_1|u_logic|Ljpvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jvxvx4 , soc_inst|m0_1|u_logic|Jvxvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vnqvx4~0 , soc_inst|m0_1|u_logic|Vnqvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xipvx4~0 , soc_inst|m0_1|u_logic|Xipvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Onqvx4~0 , soc_inst|m0_1|u_logic|Onqvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hhpvx4~0 , soc_inst|m0_1|u_logic|Hhpvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fmqvx4~2 , soc_inst|m0_1|u_logic|Fmqvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fmqvx4~3 , soc_inst|m0_1|u_logic|Fmqvx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fzl2z4~feeder , soc_inst|m0_1|u_logic|Fzl2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fzl2z4~DUPLICATE , soc_inst|m0_1|u_logic|Fzl2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mmxvx4~0 , soc_inst|m0_1|u_logic|Mmxvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sbxvx4~1 , soc_inst|m0_1|u_logic|Sbxvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sbxvx4~2 , soc_inst|m0_1|u_logic|Sbxvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mbnvx4~0 , soc_inst|m0_1|u_logic|Mbnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gtp2z4 , soc_inst|m0_1|u_logic|Gtp2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gokwx4~0 , soc_inst|m0_1|u_logic|Gokwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sbxvx4~0 , soc_inst|m0_1|u_logic|Sbxvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gqxvx4 , soc_inst|m0_1|u_logic|Gqxvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y7xvx4 , soc_inst|m0_1|u_logic|Y7xvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hnxvx4~0 , soc_inst|m0_1|u_logic|Hnxvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sbxvx4~3 , soc_inst|m0_1|u_logic|Sbxvx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uup2z4 , soc_inst|m0_1|u_logic|Uup2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S4bwx4~0 , soc_inst|m0_1|u_logic|S4bwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q3bwx4~0 , soc_inst|m0_1|u_logic|Q3bwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~17 , soc_inst|m0_1|u_logic|Add2~17, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bmhvx4~0 , soc_inst|m0_1|u_logic|Bmhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bmhvx4~1 , soc_inst|m0_1|u_logic|Bmhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G7x2z4 , soc_inst|m0_1|u_logic|G7x2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mekvx4~0 , soc_inst|m0_1|u_logic|Mekvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mekvx4~1 , soc_inst|m0_1|u_logic|Mekvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xx93z4~DUPLICATE , soc_inst|m0_1|u_logic|Xx93z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bn53z4~DUPLICATE , soc_inst|m0_1|u_logic|Bn53z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C372z4~0 , soc_inst|m0_1|u_logic|C372z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C372z4~2 , soc_inst|m0_1|u_logic|C372z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C372z4~1 , soc_inst|m0_1|u_logic|C372z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z472z4~0 , soc_inst|m0_1|u_logic|Z472z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C372z4~3 , soc_inst|m0_1|u_logic|C372z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tpnvx4~0 , soc_inst|m0_1|u_logic|Tpnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add2~33 , soc_inst|m0_1|u_logic|Add2~33, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ulhvx4~0 , soc_inst|m0_1|u_logic|Ulhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ulhvx4~1 , soc_inst|m0_1|u_logic|Ulhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R8x2z4 , soc_inst|m0_1|u_logic|R8x2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nlhvx4~0 , soc_inst|m0_1|u_logic|Nlhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nlhvx4~1 , soc_inst|m0_1|u_logic|Nlhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cax2z4~DUPLICATE , soc_inst|m0_1|u_logic|Cax2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qnkvx4~0 , soc_inst|m0_1|u_logic|Qnkvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qnkvx4~1 , soc_inst|m0_1|u_logic|Qnkvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Efp2z4 , soc_inst|m0_1|u_logic|Efp2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ilp2z4 , soc_inst|m0_1|u_logic|Ilp2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ny62z4~0 , soc_inst|m0_1|u_logic|Ny62z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V233z4 , soc_inst|m0_1|u_logic|V233z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qw62z4~1 , soc_inst|m0_1|u_logic|Qw62z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ec43z4 , soc_inst|m0_1|u_logic|Ec43z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qw62z4~0 , soc_inst|m0_1|u_logic|Qw62z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qw62z4~2 , soc_inst|m0_1|u_logic|Qw62z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qw62z4~3 , soc_inst|m0_1|u_logic|Qw62z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mpnvx4~0 , soc_inst|m0_1|u_logic|Mpnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wccwx4~0 , soc_inst|m0_1|u_logic|Wccwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yxzvx4~0 , soc_inst|m0_1|u_logic|Yxzvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ujp2z4~feeder , soc_inst|m0_1|u_logic|Ujp2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ujp2z4 , soc_inst|m0_1|u_logic|Ujp2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wu63z4~feeder , soc_inst|m0_1|u_logic|Wu63z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wu63z4 , soc_inst|m0_1|u_logic|Wu63z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qxuwx4~0 , soc_inst|m0_1|u_logic|Qxuwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gip2z4~feeder , soc_inst|m0_1|u_logic|Gip2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gip2z4 , soc_inst|m0_1|u_logic|Gip2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F8v2z4 , soc_inst|m0_1|u_logic|F8v2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qxuwx4~3 , soc_inst|m0_1|u_logic|Qxuwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W893z4 , soc_inst|m0_1|u_logic|W893z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sgp2z4 , soc_inst|m0_1|u_logic|Sgp2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qxuwx4~1 , soc_inst|m0_1|u_logic|Qxuwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wyt2z4~feeder , soc_inst|m0_1|u_logic|Wyt2z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wyt2z4 , soc_inst|m0_1|u_logic|Wyt2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F483z4~feeder , soc_inst|m0_1|u_logic|F483z4~feeder, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F483z4 , soc_inst|m0_1|u_logic|F483z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qxuwx4~2 , soc_inst|m0_1|u_logic|Qxuwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qxuwx4 , soc_inst|m0_1|u_logic|Qxuwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rw7wx4~0 , soc_inst|m0_1|u_logic|Rw7wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fkdwx4~1 , soc_inst|m0_1|u_logic|Fkdwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R0t2z4~DUPLICATE , soc_inst|m0_1|u_logic|R0t2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q6twx4~0 , soc_inst|m0_1|u_logic|Q6twx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q6twx4~1 , soc_inst|m0_1|u_logic|Q6twx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C4b3z4~DUPLICATE , soc_inst|m0_1|u_logic|C4b3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rhfwx4~0 , soc_inst|m0_1|u_logic|Rhfwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rhfwx4~1 , soc_inst|m0_1|u_logic|Rhfwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rhfwx4~2 , soc_inst|m0_1|u_logic|Rhfwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ppzvx4~0 , soc_inst|m0_1|u_logic|Ppzvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ppzvx4~1 , soc_inst|m0_1|u_logic|Ppzvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oihvx4~2 , soc_inst|m0_1|u_logic|Oihvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zpx2z4 , soc_inst|m0_1|u_logic|Zpx2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oihvx4~1 , soc_inst|m0_1|u_logic|Oihvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oihvx4~0 , soc_inst|m0_1|u_logic|Oihvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zpx2z4~DUPLICATE , soc_inst|m0_1|u_logic|Zpx2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rnovx4 , soc_inst|m0_1|u_logic|Rnovx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nlovx4~5 , soc_inst|m0_1|u_logic|Nlovx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nlovx4~3 , soc_inst|m0_1|u_logic|Nlovx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nlovx4~1 , soc_inst|m0_1|u_logic|Nlovx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nlovx4~2 , soc_inst|m0_1|u_logic|Nlovx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nlovx4~4 , soc_inst|m0_1|u_logic|Nlovx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nlovx4~6 , soc_inst|m0_1|u_logic|Nlovx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nlovx4~8 , soc_inst|m0_1|u_logic|Nlovx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nlovx4~0 , soc_inst|m0_1|u_logic|Nlovx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nlovx4~7 , soc_inst|m0_1|u_logic|Nlovx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jknvx4~0 , soc_inst|m0_1|u_logic|Jknvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lz93z4 , soc_inst|m0_1|u_logic|Lz93z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N1uvx4 , soc_inst|m0_1|u_logic|N1uvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Azs2z4 , soc_inst|m0_1|u_logic|Azs2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S9ywx4~0 , soc_inst|m0_1|u_logic|S9ywx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S9ywx4~1 , soc_inst|m0_1|u_logic|S9ywx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S9ywx4~2 , soc_inst|m0_1|u_logic|S9ywx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Otxwx4~0 , soc_inst|m0_1|u_logic|Otxwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[31]~2 , soc_inst|interconnect_1|HRDATA[31]~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Palwx4~0 , soc_inst|m0_1|u_logic|Palwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mtwwx4~0 , soc_inst|m0_1|u_logic|Mtwwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zluvx4~0 , soc_inst|m0_1|u_logic|Zluvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zluvx4~1 , soc_inst|m0_1|u_logic|Zluvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zluvx4~2 , soc_inst|m0_1|u_logic|Zluvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U9mvx4~0 , soc_inst|m0_1|u_logic|U9mvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uaj2z4~DUPLICATE , soc_inst|m0_1|u_logic|Uaj2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pguvx4~0 , soc_inst|m0_1|u_logic|Pguvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y1ivx4~0 , soc_inst|m0_1|u_logic|Y1ivx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hub3z4~DUPLICATE , soc_inst|m0_1|u_logic|Hub3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I90xx4~0 , soc_inst|m0_1|u_logic|I90xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I90xx4~2 , soc_inst|m0_1|u_logic|I90xx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R4zwx4~0 , soc_inst|m0_1|u_logic|R4zwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I6pwx4~0 , soc_inst|m0_1|u_logic|I6pwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kzqvx4~1 , soc_inst|m0_1|u_logic|Kzqvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kzqvx4~2 , soc_inst|m0_1|u_logic|Kzqvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kzqvx4~0 , soc_inst|m0_1|u_logic|Kzqvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C9rvx4~4 , soc_inst|m0_1|u_logic|C9rvx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C9rvx4~0 , soc_inst|m0_1|u_logic|C9rvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C9rvx4~3 , soc_inst|m0_1|u_logic|C9rvx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C9rvx4~1 , soc_inst|m0_1|u_logic|C9rvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C9rvx4~2 , soc_inst|m0_1|u_logic|C9rvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Edovx4 , soc_inst|m0_1|u_logic|Edovx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add1~34 , soc_inst|m0_1|u_logic|Add1~34, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add1~5 , soc_inst|m0_1|u_logic|Add1~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ranvx4~0 , soc_inst|m0_1|u_logic|Ranvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I3y2z4 , soc_inst|m0_1|u_logic|I3y2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add1~9 , soc_inst|m0_1|u_logic|Add1~9, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kanvx4~0 , soc_inst|m0_1|u_logic|Kanvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W4y2z4 , soc_inst|m0_1|u_logic|W4y2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add1~21 , soc_inst|m0_1|u_logic|Add1~21, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Danvx4~0 , soc_inst|m0_1|u_logic|Danvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K6y2z4 , soc_inst|m0_1|u_logic|K6y2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add1~25 , soc_inst|m0_1|u_logic|Add1~25, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W9nvx4~0 , soc_inst|m0_1|u_logic|W9nvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y7y2z4 , soc_inst|m0_1|u_logic|Y7y2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add1~29 , soc_inst|m0_1|u_logic|Add1~29, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M9y2z4 , soc_inst|m0_1|u_logic|M9y2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P9nvx4~0 , soc_inst|m0_1|u_logic|P9nvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M9y2z4~DUPLICATE , soc_inst|m0_1|u_logic|M9y2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add1~13 , soc_inst|m0_1|u_logic|Add1~13, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I9nvx4~0 , soc_inst|m0_1|u_logic|I9nvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bby2z4 , soc_inst|m0_1|u_logic|Bby2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add1~1 , soc_inst|m0_1|u_logic|Add1~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B9nvx4~0 , soc_inst|m0_1|u_logic|B9nvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qcy2z4 , soc_inst|m0_1|u_logic|Qcy2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Add1~17 , soc_inst|m0_1|u_logic|Add1~17, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U8nvx4~0 , soc_inst|m0_1|u_logic|U8nvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bdm2z4 , soc_inst|m0_1|u_logic|Bdm2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oylwx4~0 , soc_inst|m0_1|u_logic|Oylwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oylwx4~1 , soc_inst|m0_1|u_logic|Oylwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|By4wx4 , soc_inst|m0_1|u_logic|By4wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y6t2z4 , soc_inst|m0_1|u_logic|Y6t2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ptgwx4~0 , soc_inst|m0_1|u_logic|Ptgwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V76wx4~0 , soc_inst|m0_1|u_logic|V76wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V76wx4~1 , soc_inst|m0_1|u_logic|V76wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wdqvx4~0 , soc_inst|m0_1|u_logic|Wdqvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D56wx4~0 , soc_inst|m0_1|u_logic|D56wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G27wx4~2 , soc_inst|m0_1|u_logic|G27wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P0hwx4~1 , soc_inst|m0_1|u_logic|P0hwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Px5wx4 , soc_inst|m0_1|u_logic|Px5wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uw5wx4~0 , soc_inst|m0_1|u_logic|Uw5wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mz5wx4~0 , soc_inst|m0_1|u_logic|Mz5wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xu5wx4~0 , soc_inst|m0_1|u_logic|Xu5wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xu5wx4~1 , soc_inst|m0_1|u_logic|Xu5wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xu5wx4~2 , soc_inst|m0_1|u_logic|Xu5wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dj6wx4~0 , soc_inst|m0_1|u_logic|Dj6wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vskwx4~0 , soc_inst|m0_1|u_logic|Vskwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H06wx4~0 , soc_inst|m0_1|u_logic|H06wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xu5wx4~3 , soc_inst|m0_1|u_logic|Xu5wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xu5wx4 , soc_inst|m0_1|u_logic|Xu5wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wai2z4 , soc_inst|m0_1|u_logic|Wai2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tzxwx4~0 , soc_inst|m0_1|u_logic|Tzxwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vy7wx4~0 , soc_inst|m0_1|u_logic|Vy7wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S8ewx4~0 , soc_inst|m0_1|u_logic|S8ewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H9iwx4~1 , soc_inst|m0_1|u_logic|H9iwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bspvx4~0 , soc_inst|m0_1|u_logic|Bspvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bspvx4~1 , soc_inst|m0_1|u_logic|Bspvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vvx2z4 , soc_inst|m0_1|u_logic|Vvx2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mhhvx4~0 , soc_inst|m0_1|u_logic|Mhhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mhhvx4~1 , soc_inst|m0_1|u_logic|Mhhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mhhvx4~2 , soc_inst|m0_1|u_logic|Mhhvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vvx2z4~DUPLICATE , soc_inst|m0_1|u_logic|Vvx2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|haddr_o[29] , soc_inst|m0_1|u_logic|haddr_o[29], de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S6ovx4~2 , soc_inst|m0_1|u_logic|S6ovx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Va62z4 , soc_inst|m0_1|u_logic|Va62z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|haddr_o[29]~2 , soc_inst|m0_1|u_logic|haddr_o[29]~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H362z4~0 , soc_inst|m0_1|u_logic|H362z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|htrans_o[1]~0 , soc_inst|m0_1|u_logic|htrans_o[1]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|half_word_address~1 , soc_inst|switches_1|half_word_address~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|half_word_address~3 , soc_inst|switches_1|half_word_address~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|half_word_address[0] , soc_inst|switches_1|half_word_address[0], de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[24]~6 , soc_inst|interconnect_1|HRDATA[24]~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[24]~17 , soc_inst|interconnect_1|HRDATA[24]~17, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|switch_store[1][8] , soc_inst|switches_1|switch_store[1][8], de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ny3wx4~1 , soc_inst|m0_1|u_logic|Ny3wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[24]~26 , soc_inst|ram_1|data_to_memory[24]~26, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a16 , soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a16, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[16]~25 , soc_inst|ram_1|data_to_memory[16]~25, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[24]~31 , soc_inst|interconnect_1|HRDATA[24]~31, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V5nvx4~0 , soc_inst|m0_1|u_logic|V5nvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mohvx4~0 , soc_inst|m0_1|u_logic|Mohvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gqw2z4 , soc_inst|m0_1|u_logic|Gqw2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V5nvx4~1 , soc_inst|m0_1|u_logic|V5nvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V5nvx4~2 , soc_inst|m0_1|u_logic|V5nvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bsy2z4 , soc_inst|m0_1|u_logic|Bsy2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ho3wx4~0 , soc_inst|m0_1|u_logic|Ho3wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Df3wx4~1 , soc_inst|m0_1|u_logic|Df3wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mn3wx4~0 , soc_inst|m0_1|u_logic|Mn3wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Df3wx4~0 , soc_inst|m0_1|u_logic|Df3wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Df3wx4~2 , soc_inst|m0_1|u_logic|Df3wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Df3wx4~5 , soc_inst|m0_1|u_logic|Df3wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Df3wx4~6 , soc_inst|m0_1|u_logic|Df3wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Df3wx4~7 , soc_inst|m0_1|u_logic|Df3wx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Df3wx4~8 , soc_inst|m0_1|u_logic|Df3wx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Df3wx4~9 , soc_inst|m0_1|u_logic|Df3wx4~9, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R1pvx4~0 , soc_inst|m0_1|u_logic|R1pvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K4mvx4~0 , soc_inst|m0_1|u_logic|K4mvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K4mvx4~1 , soc_inst|m0_1|u_logic|K4mvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jw93z4 , soc_inst|m0_1|u_logic|Jw93z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X563z4~DUPLICATE , soc_inst|m0_1|u_logic|X563z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xhbwx4~3 , soc_inst|m0_1|u_logic|Xhbwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xhbwx4~2 , soc_inst|m0_1|u_logic|Xhbwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xhbwx4~1 , soc_inst|m0_1|u_logic|Xhbwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xhbwx4~0 , soc_inst|m0_1|u_logic|Xhbwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qrnvx4~0 , soc_inst|m0_1|u_logic|Qrnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uzvvx4~0 , soc_inst|m0_1|u_logic|Uzvvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fvovx4 , soc_inst|m0_1|u_logic|Fvovx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|saved_word_address[0] , soc_inst|ram_1|saved_word_address[0], de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory.raddr_a[0]~0 , soc_inst|ram_1|memory.raddr_a[0]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[22]~31 , soc_inst|ram_1|data_to_memory[22]~31, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a6 , soc_inst|ram_1|memory_rtl_0|auto_generated|ram_block1a6, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|data_to_memory[6]~32 , soc_inst|ram_1|data_to_memory[6]~32, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[22]~35 , soc_inst|interconnect_1|HRDATA[22]~35, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J6nvx4~0 , soc_inst|m0_1|u_logic|J6nvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aphvx4~0 , soc_inst|m0_1|u_logic|Aphvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Enw2z4 , soc_inst|m0_1|u_logic|Enw2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J6nvx4~1 , soc_inst|m0_1|u_logic|J6nvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J6nvx4~2 , soc_inst|m0_1|u_logic|J6nvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zoy2z4 , soc_inst|m0_1|u_logic|Zoy2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W7hwx4~0 , soc_inst|m0_1|u_logic|W7hwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mhgwx4~0 , soc_inst|m0_1|u_logic|Mhgwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Iikwx4~0 , soc_inst|m0_1|u_logic|Iikwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xf6wx4~0 , soc_inst|m0_1|u_logic|Xf6wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lu6wx4~0 , soc_inst|m0_1|u_logic|Lu6wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uv6wx4 , soc_inst|m0_1|u_logic|Uv6wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Uijwx4~0 , soc_inst|m0_1|u_logic|Uijwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qf6wx4~0 , soc_inst|m0_1|u_logic|Qf6wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q86wx4~2 , soc_inst|m0_1|u_logic|Q86wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q86wx4~3 , soc_inst|m0_1|u_logic|Q86wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gpjwx4~0 , soc_inst|m0_1|u_logic|Gpjwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Og4wx4~0 , soc_inst|m0_1|u_logic|Og4wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ua6wx4~0 , soc_inst|m0_1|u_logic|Ua6wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q86wx4~0 , soc_inst|m0_1|u_logic|Q86wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q86wx4~1 , soc_inst|m0_1|u_logic|Q86wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q86wx4~4 , soc_inst|m0_1|u_logic|Q86wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q86wx4~5 , soc_inst|m0_1|u_logic|Q86wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q86wx4~6 , soc_inst|m0_1|u_logic|Q86wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jm6wx4~2 , soc_inst|m0_1|u_logic|Jm6wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jm6wx4~1 , soc_inst|m0_1|u_logic|Jm6wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jm6wx4~3 , soc_inst|m0_1|u_logic|Jm6wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ad7wx4~0 , soc_inst|m0_1|u_logic|Ad7wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jm6wx4~6 , soc_inst|m0_1|u_logic|Jm6wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jm6wx4~4 , soc_inst|m0_1|u_logic|Jm6wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hyewx4 , soc_inst|m0_1|u_logic|Hyewx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jm6wx4~0 , soc_inst|m0_1|u_logic|Jm6wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jm6wx4~5 , soc_inst|m0_1|u_logic|Jm6wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P28wx4 , soc_inst|m0_1|u_logic|P28wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xt6wx4~0 , soc_inst|m0_1|u_logic|Xt6wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q07wx4~1 , soc_inst|m0_1|u_logic|Q07wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X07wx4~0 , soc_inst|m0_1|u_logic|X07wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gci2z4 , soc_inst|m0_1|u_logic|Gci2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q07wx4~0 , soc_inst|m0_1|u_logic|Q07wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xt6wx4~1 , soc_inst|m0_1|u_logic|Xt6wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jm6wx4~7 , soc_inst|m0_1|u_logic|Jm6wx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eyhvx4~1 , soc_inst|m0_1|u_logic|Eyhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pdi2z4~DUPLICATE , soc_inst|m0_1|u_logic|Pdi2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bpzvx4~1 , soc_inst|m0_1|u_logic|Bpzvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G5qvx4~2 , soc_inst|m0_1|u_logic|G5qvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F9pvx4~0 , soc_inst|m0_1|u_logic|F9pvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F9pvx4~1 , soc_inst|m0_1|u_logic|F9pvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G5qvx4~1 , soc_inst|m0_1|u_logic|G5qvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qz33z4 , soc_inst|m0_1|u_logic|Qz33z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oxnvx4~0 , soc_inst|m0_1|u_logic|Oxnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Knz2z4 , soc_inst|m0_1|u_logic|Knz2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ek03z4 , soc_inst|m0_1|u_logic|Ek03z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oxnvx4~2 , soc_inst|m0_1|u_logic|Oxnvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oxnvx4~1 , soc_inst|m0_1|u_logic|Oxnvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oxnvx4~3 , soc_inst|m0_1|u_logic|Oxnvx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N5qvx4~0 , soc_inst|m0_1|u_logic|N5qvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|byte1~0 , soc_inst|ram_1|byte1~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|byte_select[1] , soc_inst|ram_1|byte_select[1], de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|read_cycle~DUPLICATE , soc_inst|ram_1|read_cycle~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[11]~3 , soc_inst|interconnect_1|HRDATA[11]~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[10]~12 , soc_inst|interconnect_1|HRDATA[10]~12, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dvy2z4 , soc_inst|m0_1|u_logic|Dvy2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dcsvx4~0 , soc_inst|m0_1|u_logic|Dcsvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H5nvx4~0 , soc_inst|m0_1|u_logic|H5nvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ynhvx4~0 , soc_inst|m0_1|u_logic|Ynhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Itw2z4 , soc_inst|m0_1|u_logic|Itw2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H5nvx4~1 , soc_inst|m0_1|u_logic|H5nvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dvy2z4~DUPLICATE , soc_inst|m0_1|u_logic|Dvy2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kxkwx4~0 , soc_inst|m0_1|u_logic|Kxkwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tykwx4~0 , soc_inst|m0_1|u_logic|Tykwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tykwx4~1 , soc_inst|m0_1|u_logic|Tykwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kxkwx4~1 , soc_inst|m0_1|u_logic|Kxkwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kxkwx4~2 , soc_inst|m0_1|u_logic|Kxkwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Svk2z4~DUPLICATE , soc_inst|m0_1|u_logic|Svk2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S61xx4~0 , soc_inst|m0_1|u_logic|S61xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jw73z4 , soc_inst|m0_1|u_logic|Jw73z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Art2z4 , soc_inst|m0_1|u_logic|Art2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pdbwx4~0 , soc_inst|m0_1|u_logic|Pdbwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pdbwx4~3 , soc_inst|m0_1|u_logic|Pdbwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pdbwx4~5 , soc_inst|m0_1|u_logic|Pdbwx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I443z4 , soc_inst|m0_1|u_logic|I443z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gfq2z4~DUPLICATE , soc_inst|m0_1|u_logic|Gfq2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pdbwx4~2 , soc_inst|m0_1|u_logic|Pdbwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pdbwx4~4 , soc_inst|m0_1|u_logic|Pdbwx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pdbwx4~1 , soc_inst|m0_1|u_logic|Pdbwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pdbwx4~6 , soc_inst|m0_1|u_logic|Pdbwx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wnh3z4~DUPLICATE , soc_inst|m0_1|u_logic|Wnh3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pdbwx4~7 , soc_inst|m0_1|u_logic|Pdbwx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pdbwx4~8 , soc_inst|m0_1|u_logic|Pdbwx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pdbwx4 , soc_inst|m0_1|u_logic|Pdbwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ny3wx4~0 , soc_inst|m0_1|u_logic|Ny3wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Knvvx4~0 , soc_inst|m0_1|u_logic|Knvvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T5mvx4~0 , soc_inst|m0_1|u_logic|T5mvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Imvvx4~0 , soc_inst|m0_1|u_logic|Imvvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T5mvx4~1 , soc_inst|m0_1|u_logic|T5mvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wbk2z4~DUPLICATE , soc_inst|m0_1|u_logic|Wbk2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S4pwx4~0 , soc_inst|m0_1|u_logic|S4pwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X2rvx4~1 , soc_inst|m0_1|u_logic|X2rvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X2rvx4~2 , soc_inst|m0_1|u_logic|X2rvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tbnvx4~0 , soc_inst|m0_1|u_logic|Tbnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lbn2z4 , soc_inst|m0_1|u_logic|Lbn2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cqhvx4~0 , soc_inst|m0_1|u_logic|Cqhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ahw2z4 , soc_inst|m0_1|u_logic|Ahw2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L7nvx4~1 , soc_inst|m0_1|u_logic|L7nvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L7nvx4~0 , soc_inst|m0_1|u_logic|L7nvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L7nvx4~2 , soc_inst|m0_1|u_logic|L7nvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Viy2z4 , soc_inst|m0_1|u_logic|Viy2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ggswx4~0 , soc_inst|m0_1|u_logic|Ggswx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ggswx4~1 , soc_inst|m0_1|u_logic|Ggswx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ggswx4~2 , soc_inst|m0_1|u_logic|Ggswx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yaz2z4 , soc_inst|m0_1|u_logic|Yaz2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Htyvx4~0 , soc_inst|m0_1|u_logic|Htyvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Htyvx4~1 , soc_inst|m0_1|u_logic|Htyvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L753z4~DUPLICATE , soc_inst|m0_1|u_logic|L753z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Htyvx4~2 , soc_inst|m0_1|u_logic|Htyvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Htyvx4~3 , soc_inst|m0_1|u_logic|Htyvx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwdata_o[1] , soc_inst|m0_1|u_logic|hwdata_o[1], de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R0t2z4 , soc_inst|m0_1|u_logic|R0t2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rexvx4~0 , soc_inst|m0_1|u_logic|Rexvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ppsvx4~0 , soc_inst|m0_1|u_logic|Ppsvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ppsvx4~1 , soc_inst|m0_1|u_logic|Ppsvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Una2z4~0 , soc_inst|m0_1|u_logic|Una2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Amjwx4~0 , soc_inst|m0_1|u_logic|Amjwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C5c2z4~1 , soc_inst|m0_1|u_logic|C5c2z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z6c2z4~0 , soc_inst|m0_1|u_logic|Z6c2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C5c2z4~0 , soc_inst|m0_1|u_logic|C5c2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C5c2z4~2 , soc_inst|m0_1|u_logic|C5c2z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ppsvx4~2 , soc_inst|m0_1|u_logic|Ppsvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ppsvx4 , soc_inst|m0_1|u_logic|Ppsvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S6ovx4~0 , soc_inst|m0_1|u_logic|S6ovx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S6ovx4~1 , soc_inst|m0_1|u_logic|S6ovx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|always1~0 , soc_inst|ram_1|always1~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|read_cycle~0 , soc_inst|ram_1|read_cycle~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|read_cycle , soc_inst|ram_1|read_cycle, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[6]~10 , soc_inst|interconnect_1|HRDATA[6]~10, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|switch_store[0][5] , soc_inst|switches_1|switch_store[0][5], de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[5]~28 , soc_inst|interconnect_1|HRDATA[5]~28, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yanvx4~0 , soc_inst|m0_1|u_logic|Yanvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F0y2z4 , soc_inst|m0_1|u_logic|F0y2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hphvx4~0 , soc_inst|m0_1|u_logic|Hphvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qlw2z4 , soc_inst|m0_1|u_logic|Qlw2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q6nvx4~1 , soc_inst|m0_1|u_logic|Q6nvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q6nvx4~0 , soc_inst|m0_1|u_logic|Q6nvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q6nvx4~2 , soc_inst|m0_1|u_logic|Q6nvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lny2z4~DUPLICATE , soc_inst|m0_1|u_logic|Lny2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gvrwx4~0 , soc_inst|m0_1|u_logic|Gvrwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ctrwx4~0 , soc_inst|m0_1|u_logic|Ctrwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ctrwx4~1 , soc_inst|m0_1|u_logic|Ctrwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kghvx4~0 , soc_inst|m0_1|u_logic|Kghvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I6z2z4 , soc_inst|m0_1|u_logic|I6z2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fjewx4~0 , soc_inst|m0_1|u_logic|Fjewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fjewx4~1 , soc_inst|m0_1|u_logic|Fjewx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I1c2z4 , soc_inst|m0_1|u_logic|I1c2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wpsvx4~0 , soc_inst|m0_1|u_logic|Wpsvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Scpvx4~0 , soc_inst|m0_1|u_logic|Scpvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dks2z4 , soc_inst|m0_1|u_logic|Dks2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N8b2z4 , soc_inst|m0_1|u_logic|N8b2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vsywx4~5 , soc_inst|m0_1|u_logic|Vsywx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Svs2z4 , soc_inst|m0_1|u_logic|Svs2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vsywx4~3 , soc_inst|m0_1|u_logic|Vsywx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vsywx4~2 , soc_inst|m0_1|u_logic|Vsywx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vsywx4~4 , soc_inst|m0_1|u_logic|Vsywx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vsywx4~0 , soc_inst|m0_1|u_logic|Vsywx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vsywx4~1 , soc_inst|m0_1|u_logic|Vsywx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vsywx4~6 , soc_inst|m0_1|u_logic|Vsywx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Inb2z4 , soc_inst|m0_1|u_logic|Inb2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Luywx4~4 , soc_inst|m0_1|u_logic|Luywx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Luywx4~3 , soc_inst|m0_1|u_logic|Luywx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Luywx4~0 , soc_inst|m0_1|u_logic|Luywx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Luywx4~5 , soc_inst|m0_1|u_logic|Luywx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Luywx4~2 , soc_inst|m0_1|u_logic|Luywx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Luywx4~1 , soc_inst|m0_1|u_logic|Luywx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Luywx4~6 , soc_inst|m0_1|u_logic|Luywx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ypa2z4~0 , soc_inst|m0_1|u_logic|Ypa2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Poa2z4~0 , soc_inst|m0_1|u_logic|Poa2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ik4wx4~0 , soc_inst|m0_1|u_logic|Ik4wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bk4wx4 , soc_inst|m0_1|u_logic|Bk4wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ik4wx4~1 , soc_inst|m0_1|u_logic|Ik4wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xtywx4~0 , soc_inst|m0_1|u_logic|Xtywx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ypa2z4~1 , soc_inst|m0_1|u_logic|Ypa2z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z5pvx4~0 , soc_inst|m0_1|u_logic|Z5pvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|It52z4~0 , soc_inst|m0_1|u_logic|It52z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ipsvx4~0 , soc_inst|m0_1|u_logic|Ipsvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|It52z4~1 , soc_inst|m0_1|u_logic|It52z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E7mwx4 , soc_inst|m0_1|u_logic|E7mwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vaw2z4 , soc_inst|m0_1|u_logic|Vaw2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pfovx4~0 , soc_inst|m0_1|u_logic|Pfovx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Knhvx4~0 , soc_inst|m0_1|u_logic|Knhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mww2z4 , soc_inst|m0_1|u_logic|Mww2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zgsvx4~0 , soc_inst|m0_1|u_logic|Zgsvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T4nvx4~0 , soc_inst|m0_1|u_logic|T4nvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T4nvx4~1 , soc_inst|m0_1|u_logic|T4nvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hyy2z4 , soc_inst|m0_1|u_logic|Hyy2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ocfwx4~0 , soc_inst|m0_1|u_logic|Ocfwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rafwx4~0 , soc_inst|m0_1|u_logic|Rafwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rni2z4 , soc_inst|m0_1|u_logic|Rni2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Po83z4 , soc_inst|m0_1|u_logic|Po83z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gf73z4~DUPLICATE , soc_inst|m0_1|u_logic|Gf73z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ylbwx4~1 , soc_inst|m0_1|u_logic|Ylbwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mhn2z4 , soc_inst|m0_1|u_logic|Mhn2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Psv2z4 , soc_inst|m0_1|u_logic|Psv2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yfn2z4 , soc_inst|m0_1|u_logic|Yfn2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ylbwx4~0 , soc_inst|m0_1|u_logic|Ylbwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ylbwx4 , soc_inst|m0_1|u_logic|Ylbwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vff2z4 , soc_inst|m0_1|u_logic|Vff2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aeg2z4 , soc_inst|m0_1|u_logic|Aeg2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tdg2z4 , soc_inst|m0_1|u_logic|Tdg2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qhe2z4 , soc_inst|m0_1|u_logic|Qhe2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hhd2z4 , soc_inst|m0_1|u_logic|Hhd2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jhe2z4 , soc_inst|m0_1|u_logic|Jhe2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ohd2z4 , soc_inst|m0_1|u_logic|Ohd2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mgd2z4~4 , soc_inst|m0_1|u_logic|Mgd2z4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cgf2z4 , soc_inst|m0_1|u_logic|Cgf2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mgd2z4~0 , soc_inst|m0_1|u_logic|Mgd2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gzvvx4~0 , soc_inst|m0_1|u_logic|Gzvvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gzvvx4~1 , soc_inst|m0_1|u_logic|Gzvvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gzvvx4~2 , soc_inst|m0_1|u_logic|Gzvvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O092z4~0 , soc_inst|m0_1|u_logic|O092z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T50wx4~0 , soc_inst|m0_1|u_logic|T50wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|half_word_address~0 , soc_inst|switches_1|half_word_address~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|byte2~0 , soc_inst|ram_1|byte2~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|byte_select[2] , soc_inst|ram_1|byte_select[2], de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[16]~7 , soc_inst|interconnect_1|HRDATA[16]~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|switch_store[1][0] , soc_inst|switches_1|switch_store[1][0], de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[16]~30 , soc_inst|interconnect_1|HRDATA[16]~30, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yzi2z4 , soc_inst|m0_1|u_logic|Yzi2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qdnvx4~0 , soc_inst|m0_1|u_logic|Qdnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qqhvx4~0 , soc_inst|m0_1|u_logic|Qqhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ydw2z4 , soc_inst|m0_1|u_logic|Ydw2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qdnvx4~1 , soc_inst|m0_1|u_logic|Qdnvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qdnvx4~2 , soc_inst|m0_1|u_logic|Qdnvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yzi2z4~DUPLICATE , soc_inst|m0_1|u_logic|Yzi2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kfpvx4~0 , soc_inst|m0_1|u_logic|Kfpvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kfpvx4~1 , soc_inst|m0_1|u_logic|Kfpvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kfpvx4~2 , soc_inst|m0_1|u_logic|Kfpvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kfpvx4~3 , soc_inst|m0_1|u_logic|Kfpvx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kfpvx4~4 , soc_inst|m0_1|u_logic|Kfpvx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jipvx4~0 , soc_inst|m0_1|u_logic|Jipvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kfpvx4~5 , soc_inst|m0_1|u_logic|Kfpvx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qzq2z4~DUPLICATE , soc_inst|m0_1|u_logic|Qzq2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W4ywx4~0 , soc_inst|m0_1|u_logic|W4ywx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mzxwx4~0 , soc_inst|m0_1|u_logic|Mzxwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pkwwx4~0 , soc_inst|m0_1|u_logic|Pkwwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kkyvx4~0 , soc_inst|m0_1|u_logic|Kkyvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C2rvx4~0 , soc_inst|m0_1|u_logic|C2rvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C2rvx4~1 , soc_inst|m0_1|u_logic|C2rvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C2rvx4~2 , soc_inst|m0_1|u_logic|C2rvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cxhvx4~0 , soc_inst|m0_1|u_logic|Cxhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cxhvx4~1 , soc_inst|m0_1|u_logic|Cxhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fcj2z4 , soc_inst|m0_1|u_logic|Fcj2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qbpvx4~0 , soc_inst|m0_1|u_logic|Qbpvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wmhvx4~0 , soc_inst|m0_1|u_logic|Wmhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qzw2z4 , soc_inst|m0_1|u_logic|Qzw2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M4nvx4~0 , soc_inst|m0_1|u_logic|M4nvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|N8nvx4~0 , soc_inst|m0_1|u_logic|N8nvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fey2z4 , soc_inst|m0_1|u_logic|Fey2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M4nvx4~1 , soc_inst|m0_1|u_logic|M4nvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M4nvx4~2 , soc_inst|m0_1|u_logic|M4nvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H9i2z4 , soc_inst|m0_1|u_logic|H9i2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C2yvx4 , soc_inst|m0_1|u_logic|C2yvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z5pvx4~2 , soc_inst|m0_1|u_logic|Z5pvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z5pvx4~3 , soc_inst|m0_1|u_logic|Z5pvx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|It52z4~2 , soc_inst|m0_1|u_logic|It52z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|byte3~0 , soc_inst|ram_1|byte3~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|byte_select[3]~DUPLICATE , soc_inst|ram_1|byte_select[3]~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[26]~0 , soc_inst|interconnect_1|HRDATA[26]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dnhvx4~0 , soc_inst|m0_1|u_logic|Dnhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Byw2z4 , soc_inst|m0_1|u_logic|Byw2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ajnvx4~1 , soc_inst|m0_1|u_logic|Ajnvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ajnvx4~0 , soc_inst|m0_1|u_logic|Ajnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ajnvx4~2 , soc_inst|m0_1|u_logic|Ajnvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qem2z4 , soc_inst|m0_1|u_logic|Qem2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qllwx4~1 , soc_inst|m0_1|u_logic|Qllwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pa7wx4~0 , soc_inst|m0_1|u_logic|Pa7wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q3xvx4~0 , soc_inst|m0_1|u_logic|Q3xvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q3xvx4~1 , soc_inst|m0_1|u_logic|Q3xvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qllwx4~2 , soc_inst|m0_1|u_logic|Qllwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qllwx4~3 , soc_inst|m0_1|u_logic|Qllwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qllwx4~4 , soc_inst|m0_1|u_logic|Qllwx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jeewx4 , soc_inst|m0_1|u_logic|Jeewx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zmlwx4~0 , soc_inst|m0_1|u_logic|Zmlwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hklwx4~0 , soc_inst|m0_1|u_logic|Hklwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hklwx4~2 , soc_inst|m0_1|u_logic|Hklwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hklwx4~3 , soc_inst|m0_1|u_logic|Hklwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hklwx4~4 , soc_inst|m0_1|u_logic|Hklwx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bthvx4~0 , soc_inst|m0_1|u_logic|Bthvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cyq2z4 , soc_inst|m0_1|u_logic|Cyq2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Emewx4~0 , soc_inst|m0_1|u_logic|Emewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wvswx4~0 , soc_inst|m0_1|u_logic|Wvswx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fjswx4~0 , soc_inst|m0_1|u_logic|Fjswx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fjswx4~1 , soc_inst|m0_1|u_logic|Fjswx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T1d3z4 , soc_inst|m0_1|u_logic|T1d3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eo5wx4~4 , soc_inst|m0_1|u_logic|Eo5wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eo5wx4~3 , soc_inst|m0_1|u_logic|Eo5wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eo5wx4~0 , soc_inst|m0_1|u_logic|Eo5wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ylwwx4~0 , soc_inst|m0_1|u_logic|Ylwwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ylwwx4~1 , soc_inst|m0_1|u_logic|Ylwwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ok7wx4~1 , soc_inst|m0_1|u_logic|Ok7wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Manwx4~0 , soc_inst|m0_1|u_logic|Manwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S1ewx4~0 , soc_inst|m0_1|u_logic|S1ewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|W6iwx4 , soc_inst|m0_1|u_logic|W6iwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wzpvx4~0 , soc_inst|m0_1|u_logic|Wzpvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wzpvx4~1 , soc_inst|m0_1|u_logic|Wzpvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Thhvx4~0 , soc_inst|m0_1|u_logic|Thhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Thhvx4~1 , soc_inst|m0_1|u_logic|Thhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Thhvx4~2 , soc_inst|m0_1|u_logic|Thhvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jux2z4 , soc_inst|m0_1|u_logic|Jux2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Khnvx4~0 , soc_inst|m0_1|u_logic|Khnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Khnvx4~1 , soc_inst|m0_1|u_logic|Khnvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ohh3z4 , soc_inst|m0_1|u_logic|Ohh3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qh72z4~0 , soc_inst|m0_1|u_logic|Qh72z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I453z4 , soc_inst|m0_1|u_logic|I453z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tf72z4~0 , soc_inst|m0_1|u_logic|Tf72z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aez2z4 , soc_inst|m0_1|u_logic|Aez2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tf72z4~1 , soc_inst|m0_1|u_logic|Tf72z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tiz2z4~DUPLICATE , soc_inst|m0_1|u_logic|Tiz2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tf72z4~2 , soc_inst|m0_1|u_logic|Tf72z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tf72z4~3 , soc_inst|m0_1|u_logic|Tf72z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Esnvx4~0 , soc_inst|m0_1|u_logic|Esnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V2qvx4 , soc_inst|m0_1|u_logic|V2qvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|LessThan1~0 , soc_inst|interconnect_1|LessThan1~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|mux_sel[2] , soc_inst|interconnect_1|mux_sel[2], de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|Equal1~0 , soc_inst|interconnect_1|Equal1~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|switch_store[0][3] , soc_inst|switches_1|switch_store[0][3], de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[3]~26 , soc_inst|interconnect_1|HRDATA[3]~26, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E7nvx4~0 , soc_inst|m0_1|u_logic|E7nvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vphvx4~0 , soc_inst|m0_1|u_logic|Vphvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oiw2z4 , soc_inst|m0_1|u_logic|Oiw2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E7nvx4~1 , soc_inst|m0_1|u_logic|E7nvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E7nvx4~2 , soc_inst|m0_1|u_logic|E7nvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jky2z4 , soc_inst|m0_1|u_logic|Jky2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gxxvx4~0 , soc_inst|m0_1|u_logic|Gxxvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Irxvx4~0 , soc_inst|m0_1|u_logic|Irxvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zpxvx4~0 , soc_inst|m0_1|u_logic|Zpxvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I6xvx4~0 , soc_inst|m0_1|u_logic|I6xvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qzq2z4 , soc_inst|m0_1|u_logic|Qzq2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z4xvx4~1 , soc_inst|m0_1|u_logic|Z4xvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z4xvx4~2 , soc_inst|m0_1|u_logic|Z4xvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z4xvx4~0 , soc_inst|m0_1|u_logic|Z4xvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z4xvx4~3 , soc_inst|m0_1|u_logic|Z4xvx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zcn2z4 , soc_inst|m0_1|u_logic|Zcn2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z9dwx4~0 , soc_inst|m0_1|u_logic|Z9dwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jk0xx4~0 , soc_inst|m0_1|u_logic|Jk0xx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aj0xx4 , soc_inst|m0_1|u_logic|Aj0xx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gjqvx4~0 , soc_inst|m0_1|u_logic|Gjqvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xdnvx4~0 , soc_inst|m0_1|u_logic|Xdnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Thm2z4 , soc_inst|m0_1|u_logic|Thm2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C34wx4~0 , soc_inst|m0_1|u_logic|C34wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C34wx4 , soc_inst|m0_1|u_logic|C34wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I0hwx4~1 , soc_inst|m0_1|u_logic|I0hwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I0hwx4~0 , soc_inst|m0_1|u_logic|I0hwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zygwx4~0 , soc_inst|m0_1|u_logic|Zygwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tvgwx4~0 , soc_inst|m0_1|u_logic|Tvgwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tvgwx4~1 , soc_inst|m0_1|u_logic|Tvgwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hvhwx4~0 , soc_inst|m0_1|u_logic|Hvhwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P0hwx4~0 , soc_inst|m0_1|u_logic|P0hwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bfgwx4~0 , soc_inst|m0_1|u_logic|Bfgwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kugwx4~0 , soc_inst|m0_1|u_logic|Kugwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Togwx4~0 , soc_inst|m0_1|u_logic|Togwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Togwx4~1 , soc_inst|m0_1|u_logic|Togwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Togwx4~2 , soc_inst|m0_1|u_logic|Togwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Togwx4~3 , soc_inst|m0_1|u_logic|Togwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ekgwx4~0 , soc_inst|m0_1|u_logic|Ekgwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Poa2z4~1 , soc_inst|m0_1|u_logic|Poa2z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bfgwx4~14 , soc_inst|m0_1|u_logic|Bfgwx4~14, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bfgwx4~13 , soc_inst|m0_1|u_logic|Bfgwx4~13, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bfgwx4~15 , soc_inst|m0_1|u_logic|Bfgwx4~15, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bfgwx4~16 , soc_inst|m0_1|u_logic|Bfgwx4~16, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Itgwx4~0 , soc_inst|m0_1|u_logic|Itgwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bfgwx4~6 , soc_inst|m0_1|u_logic|Bfgwx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bfgwx4~7 , soc_inst|m0_1|u_logic|Bfgwx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bfgwx4~5 , soc_inst|m0_1|u_logic|Bfgwx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bfgwx4~8 , soc_inst|m0_1|u_logic|Bfgwx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bfgwx4~9 , soc_inst|m0_1|u_logic|Bfgwx4~9, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P0hwx4~3 , soc_inst|m0_1|u_logic|P0hwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bfgwx4~10 , soc_inst|m0_1|u_logic|Bfgwx4~10, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bfgwx4~11 , soc_inst|m0_1|u_logic|Bfgwx4~11, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ugewx4~0 , soc_inst|m0_1|u_logic|Ugewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bfgwx4~18 , soc_inst|m0_1|u_logic|Bfgwx4~18, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hahwx4~0 , soc_inst|m0_1|u_logic|Hahwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Thgwx4~0 , soc_inst|m0_1|u_logic|Thgwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mhgwx4~1 , soc_inst|m0_1|u_logic|Mhgwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bfgwx4~1 , soc_inst|m0_1|u_logic|Bfgwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P0hwx4~2 , soc_inst|m0_1|u_logic|P0hwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bhewx4~0 , soc_inst|m0_1|u_logic|Bhewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bfgwx4~4 , soc_inst|m0_1|u_logic|Bfgwx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ahhwx4~0 , soc_inst|m0_1|u_logic|Ahhwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bfgwx4~2 , soc_inst|m0_1|u_logic|Bfgwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bfgwx4~3 , soc_inst|m0_1|u_logic|Bfgwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bfgwx4~12 , soc_inst|m0_1|u_logic|Bfgwx4~12, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bfgwx4~17 , soc_inst|m0_1|u_logic|Bfgwx4~17, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bfgwx4 , soc_inst|m0_1|u_logic|Bfgwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sgj2z4 , soc_inst|m0_1|u_logic|Sgj2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dcrwx4~0 , soc_inst|m0_1|u_logic|Dcrwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dcrwx4~1 , soc_inst|m0_1|u_logic|Dcrwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dcrwx4~2 , soc_inst|m0_1|u_logic|Dcrwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S4w2z4 , soc_inst|m0_1|u_logic|S4w2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zdc2z4~0 , soc_inst|m0_1|u_logic|Zdc2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mhc2z4~2 , soc_inst|m0_1|u_logic|Mhc2z4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mhc2z4~3 , soc_inst|m0_1|u_logic|Mhc2z4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wmc2z4~0 , soc_inst|m0_1|u_logic|Wmc2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mhc2z4~4 , soc_inst|m0_1|u_logic|Mhc2z4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Skc2z4~0 , soc_inst|m0_1|u_logic|Skc2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mhc2z4~0 , soc_inst|m0_1|u_logic|Mhc2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ekc2z4~0 , soc_inst|m0_1|u_logic|Ekc2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mhc2z4~1 , soc_inst|m0_1|u_logic|Mhc2z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dcrwx4~4 , soc_inst|m0_1|u_logic|Dcrwx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kgc2z4~0 , soc_inst|m0_1|u_logic|Kgc2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dcrwx4~3 , soc_inst|m0_1|u_logic|Dcrwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mac2z4~0 , soc_inst|m0_1|u_logic|Mac2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dcrwx4~5 , soc_inst|m0_1|u_logic|Dcrwx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dcrwx4~6 , soc_inst|m0_1|u_logic|Dcrwx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yghvx4~0 , soc_inst|m0_1|u_logic|Yghvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tyx2z4 , soc_inst|m0_1|u_logic|Tyx2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Scpvx4~1 , soc_inst|m0_1|u_logic|Scpvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Scpvx4~2 , soc_inst|m0_1|u_logic|Scpvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vapvx4 , soc_inst|m0_1|u_logic|Vapvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hjnvx4~0 , soc_inst|m0_1|u_logic|Hjnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G8nvx4~0 , soc_inst|m0_1|u_logic|G8nvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ufy2z4 , soc_inst|m0_1|u_logic|Ufy2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pmhvx4~0 , soc_inst|m0_1|u_logic|Pmhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F1x2z4 , soc_inst|m0_1|u_logic|F1x2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hjnvx4~1 , soc_inst|m0_1|u_logic|Hjnvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hjnvx4~2 , soc_inst|m0_1|u_logic|Hjnvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U2x2z4 , soc_inst|m0_1|u_logic|U2x2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wpkwx4~0 , soc_inst|m0_1|u_logic|Wpkwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Akewx4~1 , soc_inst|m0_1|u_logic|Akewx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yiewx4~0 , soc_inst|m0_1|u_logic|Yiewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lgkwx4~0 , soc_inst|m0_1|u_logic|Lgkwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Unewx4~0 , soc_inst|m0_1|u_logic|Unewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Unewx4 , soc_inst|m0_1|u_logic|Unewx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sfewx4~0 , soc_inst|m0_1|u_logic|Sfewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sfewx4~1 , soc_inst|m0_1|u_logic|Sfewx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fcewx4~0 , soc_inst|m0_1|u_logic|Fcewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fcewx4~1 , soc_inst|m0_1|u_logic|Fcewx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ws3wx4~0 , soc_inst|m0_1|u_logic|Ws3wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H3ivx4~0 , soc_inst|m0_1|u_logic|H3ivx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H3ivx4~2 , soc_inst|m0_1|u_logic|H3ivx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H3ivx4~3 , soc_inst|m0_1|u_logic|H3ivx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Si4wx4~0 , soc_inst|m0_1|u_logic|Si4wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pd4wx4~0 , soc_inst|m0_1|u_logic|Pd4wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pd4wx4~1 , soc_inst|m0_1|u_logic|Pd4wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pd4wx4~2 , soc_inst|m0_1|u_logic|Pd4wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q5vvx4~1 , soc_inst|m0_1|u_logic|Q5vvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Av3wx4~2 , soc_inst|m0_1|u_logic|Av3wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ipn2z4~DUPLICATE , soc_inst|m0_1|u_logic|Ipn2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Av3wx4~3 , soc_inst|m0_1|u_logic|Av3wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Av3wx4~4 , soc_inst|m0_1|u_logic|Av3wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Av3wx4~1 , soc_inst|m0_1|u_logic|Av3wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gxk2z4 , soc_inst|m0_1|u_logic|Gxk2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Av3wx4~5 , soc_inst|m0_1|u_logic|Av3wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Av3wx4~7 , soc_inst|m0_1|u_logic|Av3wx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Av3wx4~6 , soc_inst|m0_1|u_logic|Av3wx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Av3wx4~8 , soc_inst|m0_1|u_logic|Av3wx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Av3wx4~9 , soc_inst|m0_1|u_logic|Av3wx4~9, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ny3wx4~2 , soc_inst|m0_1|u_logic|Ny3wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ny3wx4~3 , soc_inst|m0_1|u_logic|Ny3wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ny3wx4~4 , soc_inst|m0_1|u_logic|Ny3wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ny3wx4~5 , soc_inst|m0_1|u_logic|Ny3wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Av3wx4~10 , soc_inst|m0_1|u_logic|Av3wx4~10, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Av3wx4~11 , soc_inst|m0_1|u_logic|Av3wx4~11, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Av3wx4~0 , soc_inst|m0_1|u_logic|Av3wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H3ivx4~1 , soc_inst|m0_1|u_logic|H3ivx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H3ivx4~4 , soc_inst|m0_1|u_logic|H3ivx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Gji2z4 , soc_inst|m0_1|u_logic|Gji2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pw6wx4~0 , soc_inst|m0_1|u_logic|Pw6wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pw6wx4~1 , soc_inst|m0_1|u_logic|Pw6wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|My6wx4~1 , soc_inst|m0_1|u_logic|My6wx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lfewx4 , soc_inst|m0_1|u_logic|Lfewx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pw6wx4~2 , soc_inst|m0_1|u_logic|Pw6wx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pw6wx4~3 , soc_inst|m0_1|u_logic|Pw6wx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pw6wx4~4 , soc_inst|m0_1|u_logic|Pw6wx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pw6wx4~5 , soc_inst|m0_1|u_logic|Pw6wx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vz6wx4 , soc_inst|m0_1|u_logic|Vz6wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pw6wx4 , soc_inst|m0_1|u_logic|Pw6wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tki2z4~DUPLICATE , soc_inst|m0_1|u_logic|Tki2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xnrvx4~0 , soc_inst|m0_1|u_logic|Xnrvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jvqvx4~0 , soc_inst|m0_1|u_logic|Jvqvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jnrvx4~0 , soc_inst|m0_1|u_logic|Jnrvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jhy2z4 , soc_inst|m0_1|u_logic|Jhy2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wfovx4 , soc_inst|m0_1|u_logic|Wfovx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Oesvx4~0 , soc_inst|m0_1|u_logic|Oesvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A5nvx4~0 , soc_inst|m0_1|u_logic|A5nvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rnhvx4~0 , soc_inst|m0_1|u_logic|Rnhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xuw2z4 , soc_inst|m0_1|u_logic|Xuw2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A5nvx4~1 , soc_inst|m0_1|u_logic|A5nvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Swy2z4 , soc_inst|m0_1|u_logic|Swy2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nkpvx4~0 , soc_inst|m0_1|u_logic|Nkpvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pyiwx4~0 , soc_inst|m0_1|u_logic|Pyiwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pyiwx4~1 , soc_inst|m0_1|u_logic|Pyiwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S3jwx4~0 , soc_inst|m0_1|u_logic|S3jwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|X2jwx4~0 , soc_inst|m0_1|u_logic|X2jwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ofjwx4~0 , soc_inst|m0_1|u_logic|Ofjwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ehjwx4~0 , soc_inst|m0_1|u_logic|Ehjwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lhjwx4~0 , soc_inst|m0_1|u_logic|Lhjwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ofjwx4~1 , soc_inst|m0_1|u_logic|Ofjwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ubjwx4~0 , soc_inst|m0_1|u_logic|Ubjwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ubjwx4~1 , soc_inst|m0_1|u_logic|Ubjwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lwiwx4~6 , soc_inst|m0_1|u_logic|Lwiwx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Eajwx4~0 , soc_inst|m0_1|u_logic|Eajwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q9jwx4~0 , soc_inst|m0_1|u_logic|Q9jwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Iyiwx4~0 , soc_inst|m0_1|u_logic|Iyiwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Iyiwx4~1 , soc_inst|m0_1|u_logic|Iyiwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lwiwx4~0 , soc_inst|m0_1|u_logic|Lwiwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q2jwx4~0 , soc_inst|m0_1|u_logic|Q2jwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lwiwx4~1 , soc_inst|m0_1|u_logic|Lwiwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lwiwx4~2 , soc_inst|m0_1|u_logic|Lwiwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lwiwx4~3 , soc_inst|m0_1|u_logic|Lwiwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lwiwx4~4 , soc_inst|m0_1|u_logic|Lwiwx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R6jwx4~0 , soc_inst|m0_1|u_logic|R6jwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T7jwx4 , soc_inst|m0_1|u_logic|T7jwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q6fwx4~0 , soc_inst|m0_1|u_logic|Q6fwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q6fwx4~1 , soc_inst|m0_1|u_logic|Q6fwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lwiwx4~5 , soc_inst|m0_1|u_logic|Lwiwx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fvhvx4~0 , soc_inst|m0_1|u_logic|Fvhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Npk2z4 , soc_inst|m0_1|u_logic|Npk2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y8pvx4~0 , soc_inst|m0_1|u_logic|Y8pvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ojnvx4~0 , soc_inst|m0_1|u_logic|Ojnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ojnvx4~1 , soc_inst|m0_1|u_logic|Ojnvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J4pvx4~0 , soc_inst|m0_1|u_logic|J4pvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|J4pvx4~1 , soc_inst|m0_1|u_logic|J4pvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ojnvx4~2 , soc_inst|m0_1|u_logic|Ojnvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z7i2z4~DUPLICATE , soc_inst|m0_1|u_logic|Z7i2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rbi3z4~0 , soc_inst|m0_1|u_logic|Rbi3z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rbi3z4~1 , soc_inst|m0_1|u_logic|Rbi3z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rbi3z4 , soc_inst|m0_1|u_logic|Rbi3z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ueovx4~0 , soc_inst|m0_1|u_logic|Ueovx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Slnvx4~0 , soc_inst|m0_1|u_logic|Slnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T1y2z4 , soc_inst|m0_1|u_logic|T1y2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Jcw2z4 , soc_inst|m0_1|u_logic|Jcw2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Llnvx4~0 , soc_inst|m0_1|u_logic|Llnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Llnvx4 , soc_inst|m0_1|u_logic|Llnvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qdj2z4 , soc_inst|m0_1|u_logic|Qdj2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U6wvx4~0 , soc_inst|m0_1|u_logic|U6wvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U6wvx4~2 , soc_inst|m0_1|u_logic|U6wvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U6wvx4~1 , soc_inst|m0_1|u_logic|U6wvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U6wvx4~4 , soc_inst|m0_1|u_logic|U6wvx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U6wvx4~3 , soc_inst|m0_1|u_logic|U6wvx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U6wvx4~5 , soc_inst|m0_1|u_logic|U6wvx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U6wvx4~6 , soc_inst|m0_1|u_logic|U6wvx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U6wvx4~7 , soc_inst|m0_1|u_logic|U6wvx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|F9wvx4~0 , soc_inst|m0_1|u_logic|F9wvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P3mvx4~0 , soc_inst|m0_1|u_logic|P3mvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P3mvx4~1 , soc_inst|m0_1|u_logic|P3mvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Auk2z4 , soc_inst|m0_1|u_logic|Auk2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E4xvx4~0 , soc_inst|m0_1|u_logic|E4xvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V8yvx4~0 , soc_inst|m0_1|u_logic|V8yvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D6yvx4~1 , soc_inst|m0_1|u_logic|D6yvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D6yvx4~0 , soc_inst|m0_1|u_logic|D6yvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D6yvx4~2 , soc_inst|m0_1|u_logic|D6yvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|H3d3z4~DUPLICATE , soc_inst|m0_1|u_logic|H3d3z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ujqvx4~0 , soc_inst|m0_1|u_logic|Ujqvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vsywx4~7 , soc_inst|m0_1|u_logic|Vsywx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C6mwx4~1 , soc_inst|m0_1|u_logic|C6mwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C6mwx4~2 , soc_inst|m0_1|u_logic|C6mwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C6mwx4~0 , soc_inst|m0_1|u_logic|C6mwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C6mwx4~3 , soc_inst|m0_1|u_logic|C6mwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Abovx4~0 , soc_inst|m0_1|u_logic|Abovx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vcnvx4~0 , soc_inst|m0_1|u_logic|Vcnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kyi2z4 , soc_inst|m0_1|u_logic|Kyi2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Kkyvx4~1 , soc_inst|m0_1|u_logic|Kkyvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ocnvx4~0 , soc_inst|m0_1|u_logic|Ocnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R1w2z4~DUPLICATE , soc_inst|m0_1|u_logic|R1w2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q7mvx4~0 , soc_inst|m0_1|u_logic|Q7mvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|U7w2z4 , soc_inst|m0_1|u_logic|U7w2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rqywx4~0 , soc_inst|m0_1|u_logic|Rqywx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|V5mwx4~0 , soc_inst|m0_1|u_logic|V5mwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G9w2z4~DUPLICATE , soc_inst|m0_1|u_logic|G9w2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ivewx4 , soc_inst|m0_1|u_logic|Ivewx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E7fwx4~0 , soc_inst|m0_1|u_logic|E7fwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R3fwx4~0 , soc_inst|m0_1|u_logic|R3fwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E0fwx4~0 , soc_inst|m0_1|u_logic|E0fwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E0fwx4~1 , soc_inst|m0_1|u_logic|E0fwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E0fwx4~2 , soc_inst|m0_1|u_logic|E0fwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dwewx4~1 , soc_inst|m0_1|u_logic|Dwewx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Dwewx4~0 , soc_inst|m0_1|u_logic|Dwewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bvewx4~0 , soc_inst|m0_1|u_logic|Bvewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Woewx4~0 , soc_inst|m0_1|u_logic|Woewx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Woewx4~5 , soc_inst|m0_1|u_logic|Woewx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Woewx4~4 , soc_inst|m0_1|u_logic|Woewx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Woewx4~3 , soc_inst|m0_1|u_logic|Woewx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Woewx4~1 , soc_inst|m0_1|u_logic|Woewx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Woewx4~2 , soc_inst|m0_1|u_logic|Woewx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Woewx4~6 , soc_inst|m0_1|u_logic|Woewx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Woewx4~7 , soc_inst|m0_1|u_logic|Woewx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Woewx4~8 , soc_inst|m0_1|u_logic|Woewx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Woewx4~9 , soc_inst|m0_1|u_logic|Woewx4~9, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qxhvx4~0 , soc_inst|m0_1|u_logic|Qxhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Emi2z4~DUPLICATE , soc_inst|m0_1|u_logic|Emi2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ajfwx4~0 , soc_inst|m0_1|u_logic|Ajfwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Infwx4~0 , soc_inst|m0_1|u_logic|Infwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lsfwx4~1 , soc_inst|m0_1|u_logic|Lsfwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Lsfwx4~0 , soc_inst|m0_1|u_logic|Lsfwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ajfwx4~3 , soc_inst|m0_1|u_logic|Ajfwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ajfwx4~1 , soc_inst|m0_1|u_logic|Ajfwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zlfwx4~0 , soc_inst|m0_1|u_logic|Zlfwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ajfwx4~2 , soc_inst|m0_1|u_logic|Ajfwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ajfwx4~4 , soc_inst|m0_1|u_logic|Ajfwx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ajfwx4~5 , soc_inst|m0_1|u_logic|Ajfwx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Vqfwx4~0 , soc_inst|m0_1|u_logic|Vqfwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cyfwx4~0 , soc_inst|m0_1|u_logic|Cyfwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B1gwx4~0 , soc_inst|m0_1|u_logic|B1gwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K2gwx4~0 , soc_inst|m0_1|u_logic|K2gwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B1gwx4~1 , soc_inst|m0_1|u_logic|B1gwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|B1gwx4~2 , soc_inst|m0_1|u_logic|B1gwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L6gwx4~0 , soc_inst|m0_1|u_logic|L6gwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rvfwx4~0 , soc_inst|m0_1|u_logic|Rvfwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rvfwx4~1 , soc_inst|m0_1|u_logic|Rvfwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rvfwx4~4 , soc_inst|m0_1|u_logic|Rvfwx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rvfwx4~2 , soc_inst|m0_1|u_logic|Rvfwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Y9gwx4~0 , soc_inst|m0_1|u_logic|Y9gwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K9gwx4~0 , soc_inst|m0_1|u_logic|K9gwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ccgwx4~0 , soc_inst|m0_1|u_logic|Ccgwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D9gwx4~0 , soc_inst|m0_1|u_logic|D9gwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E6gwx4~0 , soc_inst|m0_1|u_logic|E6gwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E6gwx4~1 , soc_inst|m0_1|u_logic|E6gwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rvfwx4~3 , soc_inst|m0_1|u_logic|Rvfwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ajfwx4 , soc_inst|m0_1|u_logic|Ajfwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ffj2z4 , soc_inst|m0_1|u_logic|Ffj2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wkiwx4~2 , soc_inst|m0_1|u_logic|Wkiwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wkiwx4~5 , soc_inst|m0_1|u_logic|Wkiwx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wkiwx4~3 , soc_inst|m0_1|u_logic|Wkiwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wkiwx4~0 , soc_inst|m0_1|u_logic|Wkiwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wkiwx4~1 , soc_inst|m0_1|u_logic|Wkiwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Wkiwx4~4 , soc_inst|m0_1|u_logic|Wkiwx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Agiwx4~0 , soc_inst|m0_1|u_logic|Agiwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Yeiwx4~0 , soc_inst|m0_1|u_logic|Yeiwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Idiwx4~0 , soc_inst|m0_1|u_logic|Idiwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sbiwx4~3 , soc_inst|m0_1|u_logic|Sbiwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ttiwx4~0 , soc_inst|m0_1|u_logic|Ttiwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ttiwx4~1 , soc_inst|m0_1|u_logic|Ttiwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sbiwx4~4 , soc_inst|m0_1|u_logic|Sbiwx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sbiwx4~5 , soc_inst|m0_1|u_logic|Sbiwx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sbiwx4~0 , soc_inst|m0_1|u_logic|Sbiwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sbiwx4~1 , soc_inst|m0_1|u_logic|Sbiwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hohwx4~0 , soc_inst|m0_1|u_logic|Hohwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sbiwx4~2 , soc_inst|m0_1|u_logic|Sbiwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sbiwx4~6 , soc_inst|m0_1|u_logic|Sbiwx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mvhvx4 , soc_inst|m0_1|u_logic|Mvhvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aok2z4 , soc_inst|m0_1|u_logic|Aok2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qr42z4~0 , soc_inst|m0_1|u_logic|Qr42z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qr42z4~1 , soc_inst|m0_1|u_logic|Qr42z4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|I6qvx4~0 , soc_inst|m0_1|u_logic|I6qvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nfnvx4~0 , soc_inst|m0_1|u_logic|Nfnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|A4t2z4 , soc_inst|m0_1|u_logic|A4t2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fuhwx4~0 , soc_inst|m0_1|u_logic|Fuhwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E6nwx4~0 , soc_inst|m0_1|u_logic|E6nwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R7iwx4~0 , soc_inst|m0_1|u_logic|R7iwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|R7iwx4~1 , soc_inst|m0_1|u_logic|R7iwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tvhvx4~0 , soc_inst|m0_1|u_logic|Tvhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tvhvx4~1 , soc_inst|m0_1|u_logic|Tvhvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tvhvx4~2 , soc_inst|m0_1|u_logic|Tvhvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Omk2z4 , soc_inst|m0_1|u_logic|Omk2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Msyvx4 , soc_inst|m0_1|u_logic|Msyvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xslwx4~3 , soc_inst|m0_1|u_logic|Xslwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xslwx4~1 , soc_inst|m0_1|u_logic|Xslwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xslwx4~2 , soc_inst|m0_1|u_logic|Xslwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xslwx4~4 , soc_inst|m0_1|u_logic|Xslwx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xslwx4~0 , soc_inst|m0_1|u_logic|Xslwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Etlwx4~0 , soc_inst|m0_1|u_logic|Etlwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ushvx4~0 , soc_inst|m0_1|u_logic|Ushvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O5t2z4 , soc_inst|m0_1|u_logic|O5t2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|M66wx4 , soc_inst|m0_1|u_logic|M66wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mtqvx4~0 , soc_inst|m0_1|u_logic|Mtqvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ag4wx4~0 , soc_inst|m0_1|u_logic|Ag4wx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mtqvx4 , soc_inst|m0_1|u_logic|Mtqvx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cdnvx4~0 , soc_inst|m0_1|u_logic|Cdnvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L8t2z4 , soc_inst|m0_1|u_logic|L8t2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fuhwx4~2 , soc_inst|m0_1|u_logic|Fuhwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K0iwx4~0 , soc_inst|m0_1|u_logic|K0iwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|K0iwx4~1 , soc_inst|m0_1|u_logic|K0iwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fuhwx4~1 , soc_inst|m0_1|u_logic|Fuhwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fuhwx4~3 , soc_inst|m0_1|u_logic|Fuhwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fuhwx4~4 , soc_inst|m0_1|u_logic|Fuhwx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fuhwx4~5 , soc_inst|m0_1|u_logic|Fuhwx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xphwx4~0 , soc_inst|m0_1|u_logic|Xphwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rmhwx4~0 , soc_inst|m0_1|u_logic|Rmhwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rmhwx4~2 , soc_inst|m0_1|u_logic|Rmhwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rmhwx4~1 , soc_inst|m0_1|u_logic|Rmhwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rmhwx4~3 , soc_inst|m0_1|u_logic|Rmhwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rmhwx4~4 , soc_inst|m0_1|u_logic|Rmhwx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Rmhwx4~5 , soc_inst|m0_1|u_logic|Rmhwx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sjhwx4~0 , soc_inst|m0_1|u_logic|Sjhwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ejhwx4 , soc_inst|m0_1|u_logic|Ejhwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ndhwx4~0 , soc_inst|m0_1|u_logic|Ndhwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ndhwx4~1 , soc_inst|m0_1|u_logic|Ndhwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ndhwx4~2 , soc_inst|m0_1|u_logic|Ndhwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tghwx4~0 , soc_inst|m0_1|u_logic|Tghwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fghwx4 , soc_inst|m0_1|u_logic|Fghwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ndhwx4~3 , soc_inst|m0_1|u_logic|Ndhwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ndhwx4~4 , soc_inst|m0_1|u_logic|Ndhwx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ndhwx4 , soc_inst|m0_1|u_logic|Ndhwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fij2z4~DUPLICATE , soc_inst|m0_1|u_logic|Fij2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Amjwx4~1 , soc_inst|m0_1|u_logic|Amjwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|D5kwx4~0 , soc_inst|m0_1|u_logic|D5kwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Amjwx4~2 , soc_inst|m0_1|u_logic|Amjwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Amjwx4~3 , soc_inst|m0_1|u_logic|Amjwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Amjwx4~4 , soc_inst|m0_1|u_logic|Amjwx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Amjwx4~5 , soc_inst|m0_1|u_logic|Amjwx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Qujwx4~0 , soc_inst|m0_1|u_logic|Qujwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Zvjwx4~0 , soc_inst|m0_1|u_logic|Zvjwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Xujwx4~0 , soc_inst|m0_1|u_logic|Xujwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|E2kwx4~0 , soc_inst|m0_1|u_logic|E2kwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Htjwx4~0 , soc_inst|m0_1|u_logic|Htjwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Htjwx4~1 , soc_inst|m0_1|u_logic|Htjwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Htjwx4~2 , soc_inst|m0_1|u_logic|Htjwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Htjwx4~3 , soc_inst|m0_1|u_logic|Htjwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Drjwx4~0 , soc_inst|m0_1|u_logic|Drjwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Krjwx4~0 , soc_inst|m0_1|u_logic|Krjwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tsjwx4~0 , soc_inst|m0_1|u_logic|Tsjwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Amjwx4 , soc_inst|m0_1|u_logic|Amjwx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ark2z4~DUPLICATE , soc_inst|m0_1|u_logic|Ark2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mrsvx4~0 , soc_inst|m0_1|u_logic|Mrsvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G6d2z4~0 , soc_inst|m0_1|u_logic|G6d2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z5d2z4~0 , soc_inst|m0_1|u_logic|Z5d2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L5d2z4~0 , soc_inst|m0_1|u_logic|L5d2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P7d2z4~0 , soc_inst|m0_1|u_logic|P7d2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L7fwx4~0 , soc_inst|m0_1|u_logic|L7fwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mrsvx4~2 , soc_inst|m0_1|u_logic|Mrsvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Aekwx4~0 , soc_inst|m0_1|u_logic|Aekwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|O3d2z4~0 , soc_inst|m0_1|u_logic|O3d2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mrsvx4~1 , soc_inst|m0_1|u_logic|Mrsvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C4d2z4~0 , soc_inst|m0_1|u_logic|C4d2z4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mrsvx4~3 , soc_inst|m0_1|u_logic|Mrsvx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mrsvx4~4 , soc_inst|m0_1|u_logic|Mrsvx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|haddr_o~1 , soc_inst|m0_1|u_logic|haddr_o~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|LessThan0~0 , soc_inst|interconnect_1|LessThan0~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|mux_sel[0] , soc_inst|interconnect_1|mux_sel[0], de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[25]~1 , soc_inst|interconnect_1|HRDATA[25]~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|switches_1|switch_store[1][7] , soc_inst|switches_1|switch_store[1][7], de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HRDATA[23]~8 , soc_inst|interconnect_1|HRDATA[23]~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Tohvx4~0 , soc_inst|m0_1|u_logic|Tohvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Sow2z4 , soc_inst|m0_1|u_logic|Sow2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C6nvx4~1 , soc_inst|m0_1|u_logic|C6nvx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C6nvx4~0 , soc_inst|m0_1|u_logic|C6nvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|C6nvx4~2 , soc_inst|m0_1|u_logic|C6nvx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nqy2z4 , soc_inst|m0_1|u_logic|Nqy2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Askwx4~1 , soc_inst|m0_1|u_logic|Askwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Pikwx4~0 , soc_inst|m0_1|u_logic|Pikwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mkkwx4~1 , soc_inst|m0_1|u_logic|Mkkwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mkkwx4~2 , soc_inst|m0_1|u_logic|Mkkwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T6kwx4~7 , soc_inst|m0_1|u_logic|T6kwx4~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Askwx4~0 , soc_inst|m0_1|u_logic|Askwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T6kwx4~8 , soc_inst|m0_1|u_logic|T6kwx4~8, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fkkwx4~0 , soc_inst|m0_1|u_logic|Fkkwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Fkkwx4~1 , soc_inst|m0_1|u_logic|Fkkwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T6kwx4~0 , soc_inst|m0_1|u_logic|T6kwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Hekwx4~0 , soc_inst|m0_1|u_logic|Hekwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T6kwx4~2 , soc_inst|m0_1|u_logic|T6kwx4~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T6kwx4~3 , soc_inst|m0_1|u_logic|T6kwx4~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Bbkwx4~0 , soc_inst|m0_1|u_logic|Bbkwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T6kwx4~1 , soc_inst|m0_1|u_logic|T6kwx4~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Mkkwx4~0 , soc_inst|m0_1|u_logic|Mkkwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Q8kwx4~0 , soc_inst|m0_1|u_logic|Q8kwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T6kwx4~4 , soc_inst|m0_1|u_logic|T6kwx4~4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T6kwx4~5 , soc_inst|m0_1|u_logic|T6kwx4~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|T6kwx4~6 , soc_inst|m0_1|u_logic|T6kwx4~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ruhvx4~0 , soc_inst|m0_1|u_logic|Ruhvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nsk2z4 , soc_inst|m0_1|u_logic|Nsk2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|G1mwx4~0 , soc_inst|m0_1|u_logic|G1mwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|P2mwx4~0 , soc_inst|m0_1|u_logic|P2mwx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|hwrite_o~0 , soc_inst|m0_1|u_logic|hwrite_o~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|write_cycle~0 , soc_inst|ram_1|write_cycle~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|ram_1|write_cycle , soc_inst|ram_1|write_cycle, de1_soc_wrapper, 1
instance = comp, \soc_inst|interconnect_1|HREADY~0 , soc_inst|interconnect_1|HREADY~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Nxqvx4~0 , soc_inst|m0_1|u_logic|Nxqvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|L8mvx4~0 , soc_inst|m0_1|u_logic|L8mvx4~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Cam2z4 , soc_inst|m0_1|u_logic|Cam2z4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Ye4wx4 , soc_inst|m0_1|u_logic|Ye4wx4, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|S4w2z4~DUPLICATE , soc_inst|m0_1|u_logic|S4w2z4~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \soc_inst|m0_1|u_logic|Z5pvx4~4 , soc_inst|m0_1|u_logic|Z5pvx4~4, de1_soc_wrapper, 1
instance = comp, \running~feeder , running~feeder, de1_soc_wrapper, 1
instance = comp, \raz_inst|Add1~37 , raz_inst|Add1~37, de1_soc_wrapper, 1
instance = comp, \raz_inst|Add0~25 , raz_inst|Add0~25, de1_soc_wrapper, 1
instance = comp, \raz_inst|H_count[0] , raz_inst|H_count[0], de1_soc_wrapper, 1
instance = comp, \raz_inst|Add0~29 , raz_inst|Add0~29, de1_soc_wrapper, 1
instance = comp, \raz_inst|H_count[1]~DUPLICATE , raz_inst|H_count[1]~DUPLICATE, de1_soc_wrapper, 1
instance = comp, \raz_inst|Add0~21 , raz_inst|Add0~21, de1_soc_wrapper, 1
instance = comp, \raz_inst|H_count[2] , raz_inst|H_count[2], de1_soc_wrapper, 1
instance = comp, \raz_inst|Add0~37 , raz_inst|Add0~37, de1_soc_wrapper, 1
instance = comp, \raz_inst|H_count[3] , raz_inst|H_count[3], de1_soc_wrapper, 1
instance = comp, \raz_inst|Add0~41 , raz_inst|Add0~41, de1_soc_wrapper, 1
instance = comp, \raz_inst|H_count[4] , raz_inst|H_count[4], de1_soc_wrapper, 1
instance = comp, \raz_inst|Add0~33 , raz_inst|Add0~33, de1_soc_wrapper, 1
instance = comp, \raz_inst|H_count[5] , raz_inst|H_count[5], de1_soc_wrapper, 1
instance = comp, \raz_inst|Add0~17 , raz_inst|Add0~17, de1_soc_wrapper, 1
instance = comp, \raz_inst|H_count[6] , raz_inst|H_count[6], de1_soc_wrapper, 1
instance = comp, \raz_inst|Add0~5 , raz_inst|Add0~5, de1_soc_wrapper, 1
instance = comp, \raz_inst|H_count[7] , raz_inst|H_count[7], de1_soc_wrapper, 1
instance = comp, \raz_inst|Add0~9 , raz_inst|Add0~9, de1_soc_wrapper, 1
instance = comp, \raz_inst|Add0~13 , raz_inst|Add0~13, de1_soc_wrapper, 1
instance = comp, \raz_inst|H_count[9] , raz_inst|H_count[9], de1_soc_wrapper, 1
instance = comp, \raz_inst|Add0~1 , raz_inst|Add0~1, de1_soc_wrapper, 1
instance = comp, \raz_inst|H_count[10] , raz_inst|H_count[10], de1_soc_wrapper, 1
instance = comp, \raz_inst|LessThan2~2 , raz_inst|LessThan2~2, de1_soc_wrapper, 1
instance = comp, \raz_inst|H_count[1] , raz_inst|H_count[1], de1_soc_wrapper, 1
instance = comp, \raz_inst|LessThan2~0 , raz_inst|LessThan2~0, de1_soc_wrapper, 1
instance = comp, \raz_inst|LessThan2~1 , raz_inst|LessThan2~1, de1_soc_wrapper, 1
instance = comp, \raz_inst|LessThan2~3 , raz_inst|LessThan2~3, de1_soc_wrapper, 1
instance = comp, \raz_inst|H_count[8] , raz_inst|H_count[8], de1_soc_wrapper, 1
instance = comp, \raz_inst|always0~2 , raz_inst|always0~2, de1_soc_wrapper, 1
instance = comp, \raz_inst|always0~3 , raz_inst|always0~3, de1_soc_wrapper, 1
instance = comp, \raz_inst|always0~4 , raz_inst|always0~4, de1_soc_wrapper, 1
instance = comp, \raz_inst|H_count~1 , raz_inst|H_count~1, de1_soc_wrapper, 1
instance = comp, \raz_inst|H_count~0 , raz_inst|H_count~0, de1_soc_wrapper, 1
instance = comp, \raz_inst|LessThan6~1 , raz_inst|LessThan6~1, de1_soc_wrapper, 1
instance = comp, \raz_inst|always0~13 , raz_inst|always0~13, de1_soc_wrapper, 1
instance = comp, \raz_inst|always0~14 , raz_inst|always0~14, de1_soc_wrapper, 1
instance = comp, \raz_inst|Equal0~1 , raz_inst|Equal0~1, de1_soc_wrapper, 1
instance = comp, \raz_inst|Equal0~0 , raz_inst|Equal0~0, de1_soc_wrapper, 1
instance = comp, \raz_inst|Equal0~3 , raz_inst|Equal0~3, de1_soc_wrapper, 1
instance = comp, \raz_inst|Equal0~4 , raz_inst|Equal0~4, de1_soc_wrapper, 1
instance = comp, \raz_inst|V_count[0] , raz_inst|V_count[0], de1_soc_wrapper, 1
instance = comp, \raz_inst|Add1~41 , raz_inst|Add1~41, de1_soc_wrapper, 1
instance = comp, \raz_inst|V_count[1] , raz_inst|V_count[1], de1_soc_wrapper, 1
instance = comp, \raz_inst|Add1~25 , raz_inst|Add1~25, de1_soc_wrapper, 1
instance = comp, \raz_inst|V_count[2] , raz_inst|V_count[2], de1_soc_wrapper, 1
instance = comp, \raz_inst|Add1~29 , raz_inst|Add1~29, de1_soc_wrapper, 1
instance = comp, \raz_inst|V_count[3] , raz_inst|V_count[3], de1_soc_wrapper, 1
instance = comp, \raz_inst|Add1~33 , raz_inst|Add1~33, de1_soc_wrapper, 1
instance = comp, \raz_inst|V_count[4] , raz_inst|V_count[4], de1_soc_wrapper, 1
instance = comp, \raz_inst|Add1~1 , raz_inst|Add1~1, de1_soc_wrapper, 1
instance = comp, \raz_inst|V_count[5] , raz_inst|V_count[5], de1_soc_wrapper, 1
instance = comp, \raz_inst|Add1~5 , raz_inst|Add1~5, de1_soc_wrapper, 1
instance = comp, \raz_inst|V_count[6] , raz_inst|V_count[6], de1_soc_wrapper, 1
instance = comp, \raz_inst|Add1~9 , raz_inst|Add1~9, de1_soc_wrapper, 1
instance = comp, \raz_inst|V_count[7] , raz_inst|V_count[7], de1_soc_wrapper, 1
instance = comp, \raz_inst|Add1~13 , raz_inst|Add1~13, de1_soc_wrapper, 1
instance = comp, \raz_inst|V_count[8] , raz_inst|V_count[8], de1_soc_wrapper, 1
instance = comp, \raz_inst|Add1~17 , raz_inst|Add1~17, de1_soc_wrapper, 1
instance = comp, \raz_inst|V_count[9] , raz_inst|V_count[9], de1_soc_wrapper, 1
instance = comp, \raz_inst|Add1~21 , raz_inst|Add1~21, de1_soc_wrapper, 1
instance = comp, \raz_inst|V_count[10] , raz_inst|V_count[10], de1_soc_wrapper, 1
instance = comp, \raz_inst|LessThan1~0 , raz_inst|LessThan1~0, de1_soc_wrapper, 1
instance = comp, \raz_inst|LessThan1~1 , raz_inst|LessThan1~1, de1_soc_wrapper, 1
instance = comp, \raz_inst|pixel_x[9]~7 , raz_inst|pixel_x[9]~7, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|Add1~17 , soc_inst|pix1|Add1~17, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|Add1~21 , soc_inst|pix1|Add1~21, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|Add1~25 , soc_inst|pix1|Add1~25, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|Add1~29 , soc_inst|pix1|Add1~29, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|Add1~9 , soc_inst|pix1|Add1~9, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|Add1~13 , soc_inst|pix1|Add1~13, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|Add1~5 , soc_inst|pix1|Add1~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|Add1~1 , soc_inst|pix1|Add1~1, de1_soc_wrapper, 1
instance = comp, \raz_inst|pixel_y[1]~1 , raz_inst|pixel_y[1]~1, de1_soc_wrapper, 1
instance = comp, \raz_inst|pixel_y[0]~0 , raz_inst|pixel_y[0]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|Add0~25 , soc_inst|pix1|Add0~25, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|Add0~29 , soc_inst|pix1|Add0~29, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|Add0~33 , soc_inst|pix1|Add0~33, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|Add0~37 , soc_inst|pix1|Add0~37, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|Add0~41 , soc_inst|pix1|Add0~41, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|Add0~45 , soc_inst|pix1|Add0~45, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|Add0~17 , soc_inst|pix1|Add0~17, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|Add0~21 , soc_inst|pix1|Add0~21, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|Add0~13 , soc_inst|pix1|Add0~13, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|Add0~9 , soc_inst|pix1|Add0~9, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|Add0~5 , soc_inst|pix1|Add0~5, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|Add0~1 , soc_inst|pix1|Add0~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|address_reg_b[5] , soc_inst|pix1|memory_rtl_0|auto_generated|address_reg_b[5], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|always0~0 , soc_inst|pix1|always0~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|word_address[15] , soc_inst|pix1|word_address[15], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|word_address[13] , soc_inst|pix1|word_address[13], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|word_address[14] , soc_inst|pix1|word_address[14], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|word_address[18] , soc_inst|pix1|word_address[18], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|word_address[17] , soc_inst|pix1|word_address[17], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|write_enable , soc_inst|pix1|write_enable, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|word_address[16] , soc_inst|pix1|word_address[16], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3099w[3]~2 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3099w[3]~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3119w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3119w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|word_address[0] , soc_inst|pix1|word_address[0], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|word_address[1] , soc_inst|pix1|word_address[1], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|word_address[2] , soc_inst|pix1|word_address[2], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|word_address[3] , soc_inst|pix1|word_address[3], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|word_address[4] , soc_inst|pix1|word_address[4], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|word_address[5] , soc_inst|pix1|word_address[5], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|word_address[6] , soc_inst|pix1|word_address[6], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|word_address[7] , soc_inst|pix1|word_address[7], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|word_address[8] , soc_inst|pix1|word_address[8], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|word_address[9] , soc_inst|pix1|word_address[9], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|word_address[10] , soc_inst|pix1|word_address[10], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|word_address[11] , soc_inst|pix1|word_address[11], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|word_address[12] , soc_inst|pix1|word_address[12], de1_soc_wrapper, 1
instance = comp, \raz_inst|LessThan0~0 , raz_inst|LessThan0~0, de1_soc_wrapper, 1
instance = comp, \raz_inst|pixel_x[0]~0 , raz_inst|pixel_x[0]~0, de1_soc_wrapper, 1
instance = comp, \raz_inst|pixel_x[1]~1 , raz_inst|pixel_x[1]~1, de1_soc_wrapper, 1
instance = comp, \raz_inst|pixel_x[2]~2 , raz_inst|pixel_x[2]~2, de1_soc_wrapper, 1
instance = comp, \raz_inst|pixel_x[3]~3 , raz_inst|pixel_x[3]~3, de1_soc_wrapper, 1
instance = comp, \raz_inst|pixel_x[4]~4 , raz_inst|pixel_x[4]~4, de1_soc_wrapper, 1
instance = comp, \raz_inst|pixel_x[5]~5 , raz_inst|pixel_x[5]~5, de1_soc_wrapper, 1
instance = comp, \raz_inst|pixel_x[6]~6 , raz_inst|pixel_x[6]~6, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a36 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a36, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|address_reg_b[1] , soc_inst|pix1|memory_rtl_0|auto_generated|address_reg_b[1], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|address_reg_b[2] , soc_inst|pix1|memory_rtl_0|auto_generated|address_reg_b[2], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3129w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3129w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a37 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a37, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|address_reg_b[0] , soc_inst|pix1|memory_rtl_0|auto_generated|address_reg_b[0], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3099w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3099w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3078w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3078w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a32 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a32, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3109w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3109w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a35 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a35, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3099w[3]~1 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3099w[3]~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a34 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a34, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3089w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3089w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a33 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a33, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 , soc_inst|pix1|memory_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0, de1_soc_wrapper, 1
instance = comp, \raz_inst|Red~0 , raz_inst|Red~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|address_reg_b[3] , soc_inst|pix1|memory_rtl_0|auto_generated|address_reg_b[3], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2943w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2943w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2943w[3]~1 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2943w[3]~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a21 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a21, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2963w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2963w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2963w[3]~1 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2963w[3]~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a23 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a23, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3026w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3026w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2933w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2933w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a20 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a20, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2953w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2953w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2953w[3]~1 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2953w[3]~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a22 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a22, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 , soc_inst|pix1|memory_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2892w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2892w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2923w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2923w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a19 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a19, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2903w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2903w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a17 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a17, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2892w[3]~1 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2892w[3]~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a16 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a16, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2913w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2913w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a18 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a18, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 , soc_inst|pix1|memory_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3056w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3056w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a31 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a31, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3046w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3046w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3046w[3]~1 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3046w[3]~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a30 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a30, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3036w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3036w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a29 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a29, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3026w[3]~1 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3026w[3]~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a28 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a28, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 , soc_inst|pix1|memory_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2985w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2985w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3016w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3016w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a27 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a27, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3006w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode3006w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a26 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a26, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2985w[3]~1 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2985w[3]~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a24 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a24, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2996w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2996w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a25 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a25, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 , soc_inst|pix1|memory_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 , soc_inst|pix1|memory_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4, de1_soc_wrapper, 1
instance = comp, \raz_inst|LessThan9~0 , raz_inst|LessThan9~0, de1_soc_wrapper, 1
instance = comp, \raz_inst|video_on_H , raz_inst|video_on_H, de1_soc_wrapper, 1
instance = comp, \raz_inst|LessThan6~0 , raz_inst|LessThan6~0, de1_soc_wrapper, 1
instance = comp, \raz_inst|always0~0 , raz_inst|always0~0, de1_soc_wrapper, 1
instance = comp, \raz_inst|always0~1 , raz_inst|always0~1, de1_soc_wrapper, 1
instance = comp, \raz_inst|LessThan10~2 , raz_inst|LessThan10~2, de1_soc_wrapper, 1
instance = comp, \raz_inst|LessThan10~3 , raz_inst|LessThan10~3, de1_soc_wrapper, 1
instance = comp, \raz_inst|Equal0~2 , raz_inst|Equal0~2, de1_soc_wrapper, 1
instance = comp, \raz_inst|LessThan10~1 , raz_inst|LessThan10~1, de1_soc_wrapper, 1
instance = comp, \raz_inst|LessThan10~0 , raz_inst|LessThan10~0, de1_soc_wrapper, 1
instance = comp, \raz_inst|LessThan10~4 , raz_inst|LessThan10~4, de1_soc_wrapper, 1
instance = comp, \raz_inst|video_on_V , raz_inst|video_on_V, de1_soc_wrapper, 1
instance = comp, \raz_inst|VGA_BLANK_N , raz_inst|VGA_BLANK_N, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|address_reg_b[4] , soc_inst|pix1|memory_rtl_0|auto_generated|address_reg_b[4], de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2699w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2699w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2716w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2716w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a1 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a1, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2810w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2810w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a9 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a9, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2746w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2746w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2756w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2756w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a5 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a5, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2850w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2850w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a13 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a13, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 , soc_inst|pix1|memory_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2766w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2766w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2870w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2870w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a15 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a15, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2736w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2736w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a3 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a3, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2776w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2776w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a7 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a7, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2830w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2830w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a11 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a11, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 , soc_inst|pix1|memory_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2840w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2840w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a12 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a12, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2746w[3]~1 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2746w[3]~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a4 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a4, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2799w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2799w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a8 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a8, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2699w[3]~1 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2699w[3]~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a0 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 , soc_inst|pix1|memory_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2860w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2860w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a14 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a14, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2820w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2820w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a10 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a10, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2766w[3]~1 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2766w[3]~1, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a6 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a6, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2726w[3]~0 , soc_inst|pix1|memory_rtl_0|auto_generated|decode2|w_anode2726w[3]~0, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a2 , soc_inst|pix1|memory_rtl_0|auto_generated|ram_block1a2, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 , soc_inst|pix1|memory_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2, de1_soc_wrapper, 1
instance = comp, \soc_inst|pix1|memory_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 , soc_inst|pix1|memory_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4, de1_soc_wrapper, 1
instance = comp, \raz_inst|Red~1 , raz_inst|Red~1, de1_soc_wrapper, 1
instance = comp, \raz_inst|always0~5 , raz_inst|always0~5, de1_soc_wrapper, 1
instance = comp, \raz_inst|always0~6 , raz_inst|always0~6, de1_soc_wrapper, 1
instance = comp, \raz_inst|always0~7 , raz_inst|always0~7, de1_soc_wrapper, 1
instance = comp, \raz_inst|VGA_HS~0 , raz_inst|VGA_HS~0, de1_soc_wrapper, 1
instance = comp, \raz_inst|VGA_HS , raz_inst|VGA_HS, de1_soc_wrapper, 1
instance = comp, \raz_inst|always0~9 , raz_inst|always0~9, de1_soc_wrapper, 1
instance = comp, \raz_inst|always0~10 , raz_inst|always0~10, de1_soc_wrapper, 1
instance = comp, \raz_inst|always0~8 , raz_inst|always0~8, de1_soc_wrapper, 1
instance = comp, \raz_inst|always0~11 , raz_inst|always0~11, de1_soc_wrapper, 1
instance = comp, \raz_inst|always0~12 , raz_inst|always0~12, de1_soc_wrapper, 1
instance = comp, \raz_inst|VGA_VS , raz_inst|VGA_VS, de1_soc_wrapper, 1
instance = comp, \KEY[3]~input , KEY[3]~input, de1_soc_wrapper, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, de1_soc_wrapper, 1
