m255
K3
13
cModel Technology
dC:\Windows\System32
Eadd
Z0 w1525633963
Z1 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z4 dC:\Users\MaorA\Desktop\CPU\LAB2
Z5 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD.vhd
Z6 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD.vhd
l0
L18
V6;On13J`5SbGcVE3cgCdM1
Z7 OV;C;10.1b;51
33
Z8 !s108 1525703421.007000
Z9 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD.vhd|
Z10 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD.vhd|
Z11 o-work work -2008 -explicit -O0
Z12 tExplicit 1
!s100 B]U12I^Amcne9CTCINnUN2
!i10b 1
Agate_level
R1
R2
R3
DEx4 work 3 add 0 22 6;On13J`5SbGcVE3cgCdM1
l41
L30
VIGHW4?ec[PTz?OA2lml]G0
R7
33
R8
R9
R10
R11
R12
!s100 VK>R9Qc^UJMKh<HBO:C@U0
!i10b 1
Eadd_sub
Z13 w1525015934
R3
R2
R1
R4
Z14 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB.vhd
Z15 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB.vhd
l0
L20
V?V5_;1_BgR2<fKZH7Bz3>3
R7
33
Z16 !s108 1525703417.719000
Z17 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB.vhd|
Z18 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB.vhd|
R11
R12
!s100 J6IUi]cN`2WbS>OOBnedY0
!i10b 1
Agate_level
R3
R2
R1
DEx4 work 7 add_sub 0 22 ?V5_;1_BgR2<fKZH7Bz3>3
l50
L31
V`HhHlf19?8h1zCjJF8hob2
R7
33
R16
R17
R18
R11
R12
!s100 38fPI_c^ek`o<:6To:F282
!i10b 1
Eadd_sub_fpu
Z19 w1525633969
R1
R2
R3
R4
Z20 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB_FPU.vhd
Z21 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB_FPU.vhd
l0
L22
VBE[RS3Dk[N>ka39d:7he60
R7
33
Z22 !s108 1525703421.192000
Z23 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB_FPU.vhd|
Z24 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB_FPU.vhd|
R11
R12
!s100 nfE5Q6mb0E0?SM=j1A5IK2
!i10b 1
Agate_level
R1
R2
R3
DEx4 work 11 add_sub_fpu 0 22 BE[RS3Dk[N>ka39d:7he60
l102
L32
Vld`0CDLi;<?aN^z6`Hjfo2
R7
33
R22
R23
R24
R11
R12
!s100 ;ED8PDf:1AE5FZkDdNQFl1
!i10b 1
Ealu
Z25 w1525637297
R1
R2
R3
R4
Z26 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ALU.vhd
Z27 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ALU.vhd
l0
L16
V<U]D9i=VC=`Ch<AzDH?7k3
R7
33
Z28 !s108 1525703421.408000
Z29 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ALU.vhd|
Z30 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ALU.vhd|
R11
R12
!s100 8?_^gkP_SZ2NdH01Qhag03
!i10b 1
Astructural
R1
R2
R3
DEx4 work 3 alu 0 22 <U]D9i=VC=`Ch<AzDH?7k3
l111
L30
V=G71Xn26MCBGXQSleAQ:>2
R7
33
R28
R29
R30
R11
R12
!s100 zBDW8ZN6=7SRh77=LU_ek0
!i10b 1
Earithmetic_selector
Z31 w1525633957
R3
R2
R1
R4
Z32 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_selector.vhd
Z33 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_selector.vhd
l0
L18
V71YgnlN?2@[nV0[Icg]<F2
R7
33
Z34 !s108 1525703420.845000
Z35 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_selector.vhd|
Z36 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_selector.vhd|
R11
R12
!s100 `]MFaEWC?FeTR_J7z5A1`2
!i10b 1
Agate_level
R3
R2
R1
DEx4 work 19 arithmetic_selector 0 22 71YgnlN?2@[nV0[Icg]<F2
l33
L32
VCSOej2_JN4aoN_m;MVgX?2
R7
33
R34
R35
R36
R11
R12
!s100 l?EJ6bBeYkohCJ:@`IYDU0
!i10b 1
Earithmetic_unit
Z37 w1525633430
R3
R2
R1
R4
Z38 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd
Z39 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd
l0
L18
VhWPHUMMjBADHk4TjgoGdQ1
R7
33
Z40 !s108 1525703418.410000
Z41 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd|
Z42 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd|
R11
R12
!s100 5>K0UK4C;H2[D]GB;2Uki2
!i10b 1
Agate_level
R3
R2
R1
DEx4 work 15 arithmetic_unit 0 22 hWPHUMMjBADHk4TjgoGdQ1
l107
L32
VIkETeQWJoL354_;<mcDFE3
R7
33
R40
R41
R42
R11
R12
!s100 egUMgTV[3PRJ:i_=C9KC=3
!i10b 1
Ecounter
Z43 w1525633433
Z44 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z45 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
R2
R1
R4
Z46 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/counter.vhd
Z47 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/counter.vhd
l0
L18
VPLXS<lDK]=ji0hecLfX@51
R7
33
Z48 !s108 1525641644.955000
Z49 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/counter.vhd|
Z50 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/counter.vhd|
R11
R12
!s100 hoQLVEk_3f0AG=FF1nA>U0
!i10b 1
Artl
R44
R45
R2
R1
DEx4 work 7 counter 0 22 PLXS<lDK]=ji0hecLfX@51
l26
L24
VIz_N;5PjhN9KDjCZUG<2M2
R7
33
R48
R49
R50
R11
R12
!s100 VL=Z3jhY?b]0oSgnG0V^13
!i10b 1
Edff_1bit
Z51 w1525621118
R2
R1
R4
Z52 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/dff_1bit.vhd
Z53 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/dff_1bit.vhd
l0
L17
VZf`UkLEf>X9mTVO<3L3Sl2
R7
33
Z54 !s108 1525703418.068000
Z55 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/dff_1bit.vhd|
Z56 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/dff_1bit.vhd|
R11
R12
!s100 O[5:NgWR:ZL]l787QdLWZ3
!i10b 1
Abehavioral
R2
R1
DEx4 work 8 dff_1bit 0 22 Zf`UkLEf>X9mTVO<3L3Sl2
l28
L27
VdIbO9aUFD>PiU4nJBZK^T2
R7
33
R54
R55
R56
R11
R12
!s100 nNod6cg:hGKz962N<Gf>n2
!i10b 1
Edisplay_7_segment
Z57 w1525679400
R44
R45
R2
R1
R4
Z58 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/7-Segment_8_bit.vhd
Z59 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/7-Segment_8_bit.vhd
l0
L17
V;5WA]omo>4f<N`V9^hF593
R7
33
Z60 !s108 1525703417.904000
Z61 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/7-Segment_8_bit.vhd|
Z62 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/7-Segment_8_bit.vhd|
R11
R12
!s100 I>OXgD9N]8B89cGA@I=DA1
!i10b 1
Artl
R44
R45
R2
R1
DEx4 work 17 display_7_segment 0 22 ;5WA]omo>4f<N`V9^hF593
l26
L25
VgD@Yeijj90HPX9E?cOR6M0
R7
33
R60
R61
R62
R11
R12
!s100 TJaH@:;f>9Jzk_LGlTmN23
!i10b 1
Efloatingpointconvertor
Z63 w1525682558
R1
R2
R3
R4
Z64 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FloatingPointConvertor.vhd
Z65 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FloatingPointConvertor.vhd
l0
L19
VKbe7H[j3G8WChXH>L7e]M3
R7
32
Z66 !s108 1525703421.761000
Z67 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FloatingPointConvertor.vhd|
Z68 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FloatingPointConvertor.vhd|
Z69 o-work work -2002 -explicit -O0
R12
!s100 Z0TD<:CHVMEWKz9:d]=1k3
!i10b 1
Agate_level
R1
R2
R3
DEx4 work 22 floatingpointconvertor 0 22 Kbe7H[j3G8WChXH>L7e]M3
l79
L30
VQoVlUZSe5EA^SFYNlDzo]3
R7
32
R66
R67
R68
R69
R12
!s100 7UWH]gfoW=86Q<Xeao]l:1
!i10b 1
Efloatinpointnormlizer
Z70 w1525628018
R1
R2
R3
R4
Z71 8C:\Users\MaorA\Desktop\github\Architecture-of-CPU-projects\LAB 2\VHDL\FloatinPointNormlizer.vhd
Z72 FC:\Users\MaorA\Desktop\github\Architecture-of-CPU-projects\LAB 2\VHDL\FloatinPointNormlizer.vhd
l0
L20
Vl>5b8l>PY31nVO8;jSbQf1
R7
33
Z73 !s108 1525628681.642000
Z74 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:\Users\MaorA\Desktop\github\Architecture-of-CPU-projects\LAB 2\VHDL\FloatinPointNormlizer.vhd|
Z75 !s107 C:\Users\MaorA\Desktop\github\Architecture-of-CPU-projects\LAB 2\VHDL\FloatinPointNormlizer.vhd|
R11
R12
!s100 Uk[g^9L45MAzei6Q3]Doo0
!i10b 1
Agate_level
R1
R2
R3
DEx4 work 21 floatinpointnormlizer 0 22 l>5b8l>PY31nVO8;jSbQf1
l73
L31
V7MnW2N2fd4WP>ldCSBY4D3
R7
33
R73
R74
R75
R11
R12
!s100 0f`ZXH>kkNfz2[8OV8lh@1
!i10b 1
Efpga_design
Z76 w1525678403
R1
R2
R3
R4
Z77 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd
Z78 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd
l0
L17
Vf=D2?^4C?cG:[O8^1SG361
R7
33
Z79 !s108 1525703420.660000
Z80 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd|
Z81 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd|
R11
R12
!s100 DoN11WnO5Bh[QbD0HW=7I3
!i10b 1
Astructural
R1
R2
R3
DEx4 work 11 fpga_design 0 22 f=D2?^4C?cG:[O8^1SG361
l82
L35
VDA4]5W4oRU<@BD?9=kBYJ3
R7
33
R79
R80
R81
R11
R12
!s100 3e5ZGb1d@EGo8o:6:C6TN2
!i10b 1
Efpga_test
Z82 w1525703996
R1
R2
R3
R4
Z83 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_test.vhd
Z84 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_test.vhd
l0
L17
V6ATjhzPeT4aRhT3zOoU9k3
R7
32
Z85 !s108 1525708149.074000
Z86 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_test.vhd|
Z87 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_test.vhd|
R69
R12
!s100 eSR>72MnH7VQ`YIgjE]=B3
!i10b 1
Astructural
R1
R2
R3
DEx4 work 9 fpga_test 0 22 6ATjhzPeT4aRhT3zOoU9k3
l63
L32
Vh7I0o>?[C[f1AzdJMdZUz1
!s100 ELUXY[S]?kOMC3k>bU7DU1
R7
32
R85
R86
R87
R69
R12
!i10b 1
Efpu_selector
Z88 w1525633709
R3
R2
R1
R4
Z89 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPU_selector.vhd
Z90 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPU_selector.vhd
l0
L18
V>l;DdzhlfYoERXle_04P>0
R7
33
Z91 !s108 1525703420.490000
Z92 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPU_selector.vhd|
Z93 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPU_selector.vhd|
R11
R12
!s100 N@75T0<`1hV92DST5Ebj[3
!i10b 1
Agate_level
R3
R2
R1
DEx4 work 12 fpu_selector 0 22 >l;DdzhlfYoERXle_04P>0
l29
L28
V9]YoE<0Ab9]KaRCo0c@3Q3
R7
33
R91
R92
R93
R11
R12
!s100 XSVb3^C0XaG:Gaez]7Z5C2
!i10b 1
Efpu_unit
Z94 w1525633671
R3
R2
R1
R4
Z95 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPU_Unit.vhd
Z96 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPU_Unit.vhd
l0
L18
VO::X06inFK<3GEIe>lb]11
R7
33
Z97 !s108 1525703420.322000
Z98 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPU_Unit.vhd|
Z99 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPU_Unit.vhd|
R11
R12
!s100 J`_z;YWW:XncE_D4VUmiO2
!i10b 1
Agate_level
R3
R2
R1
DEx4 work 8 fpu_unit 0 22 O::X06inFK<3GEIe>lb]11
l59
L28
V`0>>ehWE;AmWCz2Ag]LSo0
R7
33
R97
R98
R99
R11
R12
!s100 `>_TO7B`jXSZG4gz<9@oN2
!i10b 1
Efull_adder
Z100 w1525633668
R2
R1
R4
Z101 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/full_adder.vhd
Z102 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/full_adder.vhd
l0
L17
V57PG=BNm^65AlOm2L3QMa1
R7
33
Z103 !s108 1525703420.159000
Z104 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/full_adder.vhd|
Z105 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/full_adder.vhd|
R11
R12
!s100 GMngc[7>Unn9abhZ;QjM10
!i10b 1
Agate_level
R2
R1
DEx4 work 10 full_adder 0 22 57PG=BNm^65AlOm2L3QMa1
l29
L28
VBVjOa^S5SLBLI>c@e?lW33
R7
33
R103
R104
R105
R11
R12
!s100 hAa9W[ieGbHLM[UjP6nXJ3
!i10b 1
Eleadingzeroes_counter
Z106 w1525678392
R1
R2
R3
R4
Z107 8C:\Users\MaorA\Desktop\github\Architecture-of-CPU-projects\LAB 2\VHDL\LeadingZeroes_counter.vhd
Z108 FC:\Users\MaorA\Desktop\github\Architecture-of-CPU-projects\LAB 2\VHDL\LeadingZeroes_counter.vhd
l0
L18
VI_=lc`TzVfgBS3RAGVHTZ3
R7
32
Z109 !s108 1525678675.093000
Z110 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:\Users\MaorA\Desktop\github\Architecture-of-CPU-projects\LAB 2\VHDL\LeadingZeroes_counter.vhd|
Z111 !s107 C:\Users\MaorA\Desktop\github\Architecture-of-CPU-projects\LAB 2\VHDL\LeadingZeroes_counter.vhd|
R69
R12
!s100 1ReDi=m0ze1GGg1SZb3P>3
!i10b 1
Abehavioral
R1
R2
R3
DEx4 work 21 leadingzeroes_counter 0 22 I_=lc`TzVfgBS3RAGVHTZ3
l27
L26
V8Afn?0O5KAc>]UYGfiKRG1
R7
32
R109
R110
R111
R69
R12
!s100 I:]_BR2G:ZLjFG2J9jRUB0
!i10b 1
Eleadingzeros_counter
Z112 w1525682607
R1
R2
R3
R4
Z113 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/LeadingZeros_counter.vhd
Z114 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/LeadingZeros_counter.vhd
l0
L18
V9FWCU0mSa[KN[_E0Kkc_U2
R7
32
Z115 !s108 1525703422.125000
Z116 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/LeadingZeros_counter.vhd|
Z117 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/LeadingZeros_counter.vhd|
R69
R12
!s100 :0nHBQAOS47B;Fl7eJZ]i2
!i10b 1
Abehavioral
R1
R2
R3
DEx4 work 20 leadingzeros_counter 0 22 9FWCU0mSa[KN[_E0Kkc_U2
l27
L26
V^?8n?2]MAQW2Zl7iBDeTo2
R7
32
R115
R116
R117
R69
R12
!s100 9ChJ7J7a3HKl8:5zYJT@62
!i10b 1
Emac
Z118 w1525633424
R1
R2
R3
R4
Z119 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAC.vhd
Z120 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAC.vhd
l0
L19
VM28G^PZbG_@9Z]lDm<8M43
R7
33
Z121 !s108 1525703418.231000
Z122 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAC.vhd|
Z123 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAC.vhd|
R11
R12
!s100 jLkz^g9PIYP?<^=;cjD@V2
!i10b 1
Abehavioral
R1
R2
R3
DEx4 work 3 mac 0 22 M28G^PZbG_@9Z]lDm<8M43
l42
L31
V75[HD`WjcOSEldJKXz4?V2
R7
33
R121
R122
R123
R11
R12
!s100 f:;hcTh]:RnX@6n3d;a3X2
!i10b 1
Emax_min
Z124 w1525633646
R3
R2
R1
R4
Z125 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAX_MIN.vhd
Z126 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAX_MIN.vhd
l0
L23
VQF38R6Z93_FBm?6SA0RKL1
R7
33
Z127 !s108 1525703419.990000
Z128 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAX_MIN.vhd|
Z129 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAX_MIN.vhd|
R11
R12
!s100 RWTB]n0kTEHRSWioPlh9K0
!i10b 1
Agate_level
R3
R2
R1
DEx4 work 7 max_min 0 22 QF38R6Z93_FBm?6SA0RKL1
l46
L32
VWkSWLUh:bDG73L:T;lh9[2
R7
33
R127
R128
R129
R11
R12
!s100 ?0]72WYiUR3ac8^?cikGg3
!i10b 1
Emul
Z130 w1525633608
R1
R2
R3
R4
Z131 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL.vhd
Z132 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL.vhd
l0
L18
V:h]SV?ccSCalLk38T?Tm23
R7
33
Z133 !s108 1525703419.806000
Z134 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL.vhd|
Z135 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL.vhd|
R11
R12
!s100 ?Ikl^m67^F46YD9Sg<[g33
!i10b 1
Agate_level
R1
R2
R3
DEx4 work 3 mul 0 22 :h]SV?ccSCalLk38T?Tm23
l29
L27
VO=al`Zk1a4fC<3`T?`AJ]0
R7
33
R133
R134
R135
R11
R12
!s100 PC7mDEXB56i^LY`YUGkeT0
!i10b 1
Emul_fpu
Z136 w1525682573
R1
R2
R3
R4
Z137 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL_FPU.vhd
Z138 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL_FPU.vhd
l0
L19
VV^eAGdg3I<>Nh4kEKkaeZ3
R7
33
Z139 !s108 1525703421.577000
Z140 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL_FPU.vhd|
Z141 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL_FPU.vhd|
R11
R12
!s100 @gCJ[L;=42dCS]_^=6k3m3
!i10b 1
Agate_level
R1
R2
R3
DEx4 work 7 mul_fpu 0 22 V^eAGdg3I<>Nh4kEKkaeZ3
l73
L28
V]8g1g^6:jN^:`SL<VVHbD1
R7
33
R139
R140
R141
R11
R12
!s100 S[VF3`a==fc>m676O628Q2
!i10b 1
Emux_nbits
Z142 w1525633597
R1
R2
R3
R4
Z143 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUX_Nbits.vhd
Z144 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUX_Nbits.vhd
l0
L18
VM5QK?zV3fDCIadcPn]3L>0
R7
33
Z145 !s108 1525703419.643000
Z146 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUX_Nbits.vhd|
Z147 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUX_Nbits.vhd|
R11
R12
!s100 EcBik=MM=NSDQCEE_fB@e3
!i10b 1
Abehavioral
R1
R2
R3
DEx4 work 9 mux_nbits 0 22 M5QK?zV3fDCIadcPn]3L>0
l29
L28
Vd9Z612MJ7Y5A_]EnPDOG]1
R7
33
R145
R146
R147
R11
R12
!s100 Kj[e[YUn4TB:@<0lmcDD[3
!i10b 1
En_dff
Z148 w1525633592
R3
R2
R1
R4
Z149 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/N_dff.vhd
Z150 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/N_dff.vhd
l0
L18
VQobITT?HoJ`HdSTMkmQU80
R7
33
Z151 !s108 1525703419.474000
Z152 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/N_dff.vhd|
Z153 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/N_dff.vhd|
R11
R12
!s100 3eC=nS]V2lmgR>2>Yc0SC0
!i10b 1
Astrutural
R3
R2
R1
DEx4 work 5 n_dff 0 22 QobITT?HoJ`HdSTMkmQU80
l39
L29
Veo>l=]=nCRFQcKjB3cb]l2
R7
33
R151
R152
R153
R11
R12
!s100 mdoefWV49P^]W;E2>hZNj1
!i10b 1
Eoutput_selector
Z154 w1525633578
R1
R2
R3
R4
Z155 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Output_Selector.vhd
Z156 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Output_Selector.vhd
l0
L22
VVR=A5RYj4oT5i:T9=PV:>3
R7
33
Z157 !s108 1525703419.305000
Z158 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Output_Selector.vhd|
Z159 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Output_Selector.vhd|
R11
R12
!s100 iAH`b_;o:L0aYf;>?DB922
!i10b 1
Astructural
R1
R2
R3
DEx4 work 15 output_selector 0 22 VR=A5RYj4oT5i:T9=PV:>3
l56
L40
V5NmJGfDK;9P`bVPi2?QlQ0
R7
33
R157
R158
R159
R11
R12
!s100 :?L]elZMoN>?j<i^ZS:Se3
!i10b 1
Ereg_8bit
Z160 w1525633560
R1
R2
R3
R4
Z161 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/reg_8bit.vhd
Z162 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/reg_8bit.vhd
l0
L18
VG?dOG2MV7TYiPb8B;_kQ63
R7
33
Z163 !s108 1525641645.915000
Z164 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/reg_8bit.vhd|
Z165 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/reg_8bit.vhd|
R11
R12
!s100 cAX0<@fg3g6edYC_OW:4>0
!i10b 1
Abehavioral
R1
R2
R3
DEx4 work 8 reg_8bit 0 22 G?dOG2MV7TYiPb8B;_kQ63
l38
L28
VWF5Zhhd=U9nIL?R6h201d2
R7
33
R163
R164
R165
R11
R12
!s100 :o5i@1mc2kH3:bQCn^HBD3
!i10b 1
Eshift_nbits
Z166 w1525633545
R1
R2
R3
R4
Z167 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_Nbits.vhd
Z168 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_Nbits.vhd
l0
L19
VN2WE>jZb14dHhS;;eFZS`2
R7
33
Z169 !s108 1525703419.142000
Z170 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_Nbits.vhd|
Z171 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_Nbits.vhd|
R11
R12
!s100 J]^]R^O`KWeI1kZCJGHm<3
!i10b 1
Abehavioral
R1
R2
R3
DEx4 work 11 shift_nbits 0 22 N2WE>jZb14dHhS;;eFZS`2
l30
L29
V0IeI62zb[GNn06dO7`Eie3
R7
33
R169
R170
R171
R11
R12
!s100 h=eh0[JhNSnG53NjM3J_Z2
!i10b 1
Eshift_unit
Z172 w1525633542
R1
R2
R3
R4
Z173 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_unit.vhd
Z174 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_unit.vhd
l0
L21
VJR0QM92E<djDn7mL4d9`N2
R7
33
Z175 !s108 1525703418.973000
Z176 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_unit.vhd|
Z177 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_unit.vhd|
R11
R12
!s100 085ZWXg]V[nMQ<QgJl2oP0
!i10b 1
Astructural
R1
R2
R3
DEx4 work 10 shift_unit 0 22 JR0QM92E<djDn7mL4d9`N2
l48
L31
V9<^ThCDMLf2migWllf;lF1
R7
33
R175
R176
R177
R11
R12
!s100 n=KN[3QU^MZc3@XM]g38_0
!i10b 1
Eswap
Z178 w1525633535
R1
R2
R3
R4
Z179 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Swap.vhd
Z180 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Swap.vhd
l0
L19
V;9ZkMhJ@oZoY;4Rkh3Df50
R7
33
Z181 !s108 1525703418.757000
Z182 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Swap.vhd|
Z183 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Swap.vhd|
R11
R12
!s100 1Tg=djZDQngFEMldKdl0H1
!i10b 1
Abehavioral
R1
R2
R3
DEx4 work 4 swap 0 22 ;9ZkMhJ@oZoY;4Rkh3Df50
l31
L30
VnSHT]A]AaPjLlnQ?0g1z`0
R7
33
R181
R182
R183
R11
R12
!s100 H=LX==G4SYiL6;aN>@2AP1
!i10b 1
Etestbench_add
Z184 w1523249333
R3
R2
R1
R4
Z185 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_ADD.vhd
Z186 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_ADD.vhd
l0
L16
V1ElH<Y5lMHMPX[K1A?T[61
R7
33
Z187 !s108 1525703414.289000
Z188 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_ADD.vhd|
Z189 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_ADD.vhd|
R11
R12
!s100 EAOFN3oRHIj[XZ[kHMOZl2
!i10b 1
Abehavior
R3
R2
R1
DEx4 work 13 testbench_add 0 22 1ElH<Y5lMHMPX[K1A?T[61
l37
L19
VhfLBl7RVREjB_>o>UUQmW1
R7
33
R187
R188
R189
R11
R12
!s100 ]Ba;ZDzYigQdz<fCnlBR10
!i10b 1
Etestbench_add_sub
Z190 w1523543540
R3
R2
R1
R4
Z191 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_ADD_SUB.vhd
Z192 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_ADD_SUB.vhd
l0
L16
VW6TJRNmJPzEzIUn6Q6bTB0
R7
33
Z193 !s108 1525703414.490000
Z194 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_ADD_SUB.vhd|
Z195 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_ADD_SUB.vhd|
R11
R12
!s100 ;i;C4c5B_VM]219:d6XPV0
!i10b 1
Abehavior
R3
R2
R1
DEx4 work 17 testbench_add_sub 0 22 W6TJRNmJPzEzIUn6Q6bTB0
l36
L19
VoT7W>MTSO:a7?V>[@RC=M3
R7
33
R193
R194
R195
R11
R12
!s100 H1[>IhTo[h4?bolbIXj0]2
!i10b 1
Etestbench_add_sub_fpu
Z196 w1525072431
R3
R2
R1
R4
Z197 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_ADD_SUB_FPU.vhd
Z198 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_ADD_SUB_FPU.vhd
l0
L16
VR_Ei_`dF3oM<Y64eP=fiI1
R7
33
Z199 !s108 1525703417.110000
Z200 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_ADD_SUB_FPU.vhd|
Z201 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_ADD_SUB_FPU.vhd|
R11
R12
!s100 oE;?5gT6zP[OonlL1A`X>3
!i10b 1
Abehavior
R3
R2
R1
DEx4 work 21 testbench_add_sub_fpu 0 22 R_Ei_`dF3oM<Y64eP=fiI1
l37
L19
V>zYiVBe1<G@:D31D8bk8L2
R7
33
R199
R200
R201
R11
R12
!s100 V>5LS8F5I_L]b`@k:jA4a0
!i10b 1
Etestbench_alu
Z202 w1525678488
R3
R2
R1
R4
Z203 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_ALU.vhd
Z204 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_ALU.vhd
l0
L16
VM[JlT9H:edZ0oUi`jTiO[3
R7
33
Z205 !s108 1525703414.652000
Z206 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_ALU.vhd|
Z207 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_ALU.vhd|
R11
R12
!s100 VfJj95KcRGN[@bF^ja_JF0
!i10b 1
Abehavior
R3
R2
R1
DEx4 work 13 testbench_alu 0 22 M[JlT9H:edZ0oUi`jTiO[3
l43
L19
VHYIDOWL5X9Yz[b^1c:U_62
R7
33
R205
R206
R207
R11
R12
!s100 m9MT[ac]83_^K5UgC8`jN3
!i10b 1
Etestbench_arithmetic_selector
Z208 w1523529095
R3
R2
R1
R4
Z209 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_Arithmetic_selector.vhd
Z210 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_Arithmetic_selector.vhd
l0
L16
VY^o0gWTYe0HiCAa8a??8O0
R7
33
Z211 !s108 1525703414.837000
Z212 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_Arithmetic_selector.vhd|
Z213 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_Arithmetic_selector.vhd|
R11
R12
!s100 4`jU1OCX3dV1EFUmlJHh30
!i10b 1
Abehavior
R3
R2
R1
DEx4 work 29 testbench_arithmetic_selector 0 22 Y^o0gWTYe0HiCAa8a??8O0
l44
L19
VNi`IVg9m[8Ai7MZ4Ue>2M1
R7
33
R211
R212
R213
R11
R12
!s100 InIN2=jBCig8<Q_K=1`]40
!i10b 1
Etestbench_arithmetic_unit
Z214 w1525630384
R3
R2
R1
R4
Z215 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_Arithmetic_unit.vhd
Z216 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_Arithmetic_unit.vhd
l0
L16
Vnh0d1?c8V7D=c_U7C=1f?3
R7
33
Z217 !s108 1525703415.037000
Z218 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_Arithmetic_unit.vhd|
Z219 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_Arithmetic_unit.vhd|
R11
R12
!s100 NWBSHEdS3id26`1Sz69XL0
!i10b 1
Abehavior
R3
R2
R1
DEx4 work 25 testbench_arithmetic_unit 0 22 nh0d1?c8V7D=c_U7C=1f?3
l43
L19
VOC1c2O6b1e96c<S7dNW?D3
R7
33
R217
R218
R219
R11
R12
!s100 CMFACAQUAOen3[l=?57fO3
!i10b 1
Etestbench_dff_1bit
Z220 w1523526719
R2
R1
R4
Z221 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_dff_1bit.vhd
Z222 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_dff_1bit.vhd
l0
L15
V8U@OfgLToH98SWF`WKbTW3
R7
33
Z223 !s108 1525703415.222000
Z224 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_dff_1bit.vhd|
Z225 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_dff_1bit.vhd|
R11
R12
!s100 inibYcbYRQE:>OB`6Be]`1
!i10b 1
Abehavior
R2
R1
DEx4 work 18 testbench_dff_1bit 0 22 8U@OfgLToH98SWF`WKbTW3
l38
L18
VL[8DD[@ldUBhP?HPfVD8^2
R7
33
R223
R224
R225
R11
R12
!s100 U4PBG@324EXdoTO=Jk_IZ1
!i10b 1
Etestbench_floatingpointconvertor
Z226 w1525679039
R3
R2
R1
R4
Z227 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_FloatingPointConvertor.vhd
Z228 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_FloatingPointConvertor.vhd
l0
L16
VM<^93Gi`EX6FRY347lT[70
R7
32
Z229 !s108 1525703421.962000
Z230 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_FloatingPointConvertor.vhd|
Z231 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_FloatingPointConvertor.vhd|
R69
R12
!s100 8zdmToLSUKldbMSSZN`b50
!i10b 1
Abehavior
R3
R2
R1
DEx4 work 32 testbench_floatingpointconvertor 0 22 M<^93Gi`EX6FRY347lT[70
l37
L19
V1K^hdggY_n3>iej0cRC_Z3
R7
32
R229
R230
R231
R69
R12
!s100 DV]z3=DW8?K_hzc46:aNJ2
!i10b 1
Etestbench_floatinpointnormlizer
Z232 w1525088047
R3
R2
R1
R4
Z233 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_FloatinPointNormlizer.vhd
Z234 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_FloatinPointNormlizer.vhd
l0
L16
V09CfVIK4jWM6FID6SBJFU3
R7
33
Z235 !s108 1525627536.906000
Z236 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_FloatinPointNormlizer.vhd|
Z237 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_FloatinPointNormlizer.vhd|
R11
R12
!s100 ZUn3DmP?F9YD8T3fJYPHc1
!i10b 1
Abehavior
R3
R2
R1
DEx4 work 31 testbench_floatinpointnormlizer 0 22 09CfVIK4jWM6FID6SBJFU3
l37
L19
VYTjh1PMGdPJ`noCECkXXH1
R7
33
R235
R236
R237
R11
R12
!s100 PRa3_Q<nYb566U6d3KM:E3
!i10b 1
Etestbench_fpga_test
Z238 w1525708223
R3
R2
R1
R4
Z239 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_FPGA_test.vhd
Z240 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_FPGA_test.vhd
l0
L16
VM4?G0o:m@<`7lCU:f7n=Z1
!s100 jczTP^[jB_JR<QJ:3Z<1K0
R7
32
!i10b 1
Z241 !s108 1525708226.815000
Z242 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_FPGA_test.vhd|
Z243 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_FPGA_test.vhd|
R69
R12
Abehavior
R3
R2
R1
Z244 DEx4 work 19 testbench_fpga_test 0 22 M4?G0o:m@<`7lCU:f7n=Z1
l44
L19
VhiUNzR?R<5l_UmW<W<lj<0
!s100 e<KGh6faR=I@Na5lH8WF81
R7
32
!i10b 1
R241
R242
R243
R69
R12
Etestbench_fpu_unit
Z245 w1525094288
R3
R2
R1
R4
Z246 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_FPU_UNIT.vhd
Z247 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_FPU_UNIT.vhd
l0
L16
V3Ti^ja5LCLRKF_BMAFdlT0
R7
33
Z248 !s108 1525703417.520000
Z249 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_FPU_UNIT.vhd|
Z250 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_FPU_UNIT.vhd|
R11
R12
!s100 eanVkMdCk7Vh?_6=HbQ]z0
!i10b 1
Abehavior
R3
R2
R1
DEx4 work 18 testbench_fpu_unit 0 22 3Ti^ja5LCLRKF_BMAFdlT0
l36
L19
VSSfNHEV:P6QN7c1OK4k8L0
R7
33
R248
R249
R250
R11
R12
!s100 gz2ZeQ;gB^<]M<nnF4IQh3
!i10b 1
Etestbench_full_adder
Z251 w1523467762
R2
R1
R4
Z252 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_full_adder.vhd
Z253 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_full_adder.vhd
l0
L16
VODUAQ;TKMSd`<Vn]RS?i?1
R7
33
Z254 !s108 1525703415.391000
Z255 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_full_adder.vhd|
Z256 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_full_adder.vhd|
R11
R12
!s100 M^A`G=[j@<FzF`GfZVCmg0
!i10b 1
Abehavior
R2
R1
DEx4 work 20 testbench_full_adder 0 22 ODUAQ;TKMSd`<Vn]RS?i?1
l42
L19
V]V19d2[jK>]RkRE:oKf?90
R7
33
R254
R255
R256
R11
R12
!s100 mX^MhO0FMh;5AYN>4^B?O0
!i10b 1
Etestbench_leadingzeroes_counter
Z257 w1525090541
R3
R2
R1
R4
Z258 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_LeadingZeroes_counter.vhd
Z259 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_LeadingZeroes_counter.vhd
l0
L16
VNkP3OD9nAQo0KM0J?0L`h0
R7
33
Z260 !s108 1525678669.062000
Z261 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_LeadingZeroes_counter.vhd|
Z262 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_LeadingZeroes_counter.vhd|
R11
R12
!s100 73h9LYi??R;f7=7gjZbh]0
!i10b 1
Abehavior
R3
R2
R1
DEx4 work 31 testbench_leadingzeroes_counter 0 22 NkP3OD9nAQo0KM0J?0L`h0
l32
L19
V=C^ZMfP;YYec57R_k]jIM2
R7
33
R260
R261
R262
R11
R12
!s100 JflmLnQBl_;4SA5XYYk>g2
!i10b 1
Etestbench_leadingzeros_counter
Z263 w1525682717
R3
R2
R1
R4
Z264 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_LeadingZeros_counter.vhd
Z265 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_LeadingZeros_counter.vhd
l0
L16
VWl=z<V4^I3G;RX=dCW>Kn2
R7
32
Z266 !s108 1525703422.309000
Z267 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_LeadingZeros_counter.vhd|
Z268 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_LeadingZeros_counter.vhd|
R69
R12
!s100 l`T?aGXS6@?z:A6ea8mSY2
!i10b 1
Abehavior
R3
R2
R1
DEx4 work 30 testbench_leadingzeros_counter 0 22 Wl=z<V4^I3G;RX=dCW>Kn2
l32
L19
V2@WK:97jBJ9dd2XG<]@jg2
R7
32
R266
R267
R268
R69
R12
!s100 lbYM?:9BX0bCHTM]HCblF2
!i10b 1
Etestbench_mac
Z269 w1523610303
R3
R2
R1
R4
Z270 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_MAC.vhd
Z271 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_MAC.vhd
l0
L16
VkWY3YEg[_MTLZLm:a8_@m2
R7
33
Z272 !s108 1525703415.570000
Z273 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_MAC.vhd|
Z274 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_MAC.vhd|
R11
R12
!s100 _50LR^4AQU<ZL?9in5^7_1
!i10b 1
Abehavior
R3
R2
R1
DEx4 work 13 testbench_mac 0 22 kWY3YEg[_MTLZLm:a8_@m2
l38
L19
VWonXZ1EhQ<O8IGlaK`1Qj2
R7
33
R272
R273
R274
R11
R12
!s100 2cUBSzbf@OWg2M@?Mdni[3
!i10b 1
Etestbench_max_min
Z275 w1523543289
R3
R2
R1
R4
Z276 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_MAX_MIN.vhd
Z277 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_MAX_MIN.vhd
l0
L16
VOCJ6Pk_51_nYEUnITCW603
R7
33
Z278 !s108 1525703415.739000
Z279 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_MAX_MIN.vhd|
Z280 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_MAX_MIN.vhd|
R11
R12
!s100 ANVSLh;IoFCZ2Q_S__km]3
!i10b 1
Abehavior
R3
R2
R1
DEx4 work 17 testbench_max_min 0 22 OCJ6Pk_51_nYEUnITCW603
l33
L19
VeTmTIJk=:[F2^n7JHG5`b1
R7
33
R278
R279
R280
R11
R12
!s100 BzFO8MY9Bm[9[CILj884]2
!i10b 1
Etestbench_mul
Z281 w1523521766
R3
R2
R1
R4
Z282 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_MUL.vhd
Z283 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_MUL.vhd
l0
L16
VoMmjVV:OlJ>Fano?j76im1
R7
33
Z284 !s108 1525703415.908000
Z285 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_MUL.vhd|
Z286 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_MUL.vhd|
R11
R12
!s100 YY:SGGOA?<YHId]:D_nCA3
!i10b 1
Abehavior
R3
R2
R1
DEx4 work 13 testbench_mul 0 22 oMmjVV:OlJ>Fano?j76im1
l34
L19
V^AfjCeVZMnL;T_SRG29Ic3
R7
33
R284
R285
R286
R11
R12
!s100 cVoQcf5BIX9_9CUVaA]I<2
!i10b 1
Etestbench_mul_fpu
Z287 w1525077398
R3
R2
R1
R4
Z288 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_MUL_FPU.vhd
Z289 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_MUL_FPU.vhd
l0
L16
VC@6G]1_aIL`PPEGZGVM5O1
R7
33
Z290 !s108 1525703417.339000
Z291 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_MUL_FPU.vhd|
Z292 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_MUL_FPU.vhd|
R11
R12
!s100 26;KLWcBn@3B;69P3Qk]02
!i10b 1
Abehavior
R3
R2
R1
DEx4 work 17 testbench_mul_fpu 0 22 C@6G]1_aIL`PPEGZGVM5O1
l35
L19
V:50Q4gWPIcFR]mj`=l?LD0
R7
33
R290
R291
R292
R11
R12
!s100 Zh9a[h7bYeNTF^aV[zEDA0
!i10b 1
Etestbench_mux_nbits
Z293 w1523369905
R3
R2
R1
R4
Z294 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/Testbench_MUX_Nbits.vhd
Z295 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/Testbench_MUX_Nbits.vhd
l0
L16
VhA:Mm0EI@hNLAJQU>B:7K1
R7
33
Z296 !s108 1525703416.071000
Z297 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/Testbench_MUX_Nbits.vhd|
Z298 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/Testbench_MUX_Nbits.vhd|
R11
R12
!s100 HdhIhT0[fW1naTa2OTCJS1
!i10b 1
Abehavioral
R3
R2
R1
DEx4 work 19 testbench_mux_nbits 0 22 hA:Mm0EI@hNLAJQU>B:7K1
l36
L19
VKh_9ne;jUlB:2NncMFjL63
R7
33
R296
R297
R298
R11
R12
!s100 :VRmlKH2k8fBcn4anC1ej2
!i10b 1
Etestbench_n_dff
Z299 w1523527135
R3
R2
R1
R4
Z300 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_N_dff.vhd
Z301 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_N_dff.vhd
l0
L16
Vc[<2KPQdFJ@2;2[JWf<[I2
R7
33
Z302 !s108 1525703416.256000
Z303 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_N_dff.vhd|
Z304 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_N_dff.vhd|
R11
R12
!s100 g`AQ?BOkgKb_cVPa1e:=T1
!i10b 1
Abehavior
R3
R2
R1
DEx4 work 15 testbench_n_dff 0 22 c[<2KPQdFJ@2;2[JWf<[I2
l42
L19
V1=Wh@>>PQWgJC63noei`L3
R7
33
R302
R303
R304
R11
R12
!s100 <amaK8gS]2W[aW93feMb02
!i10b 1
Etestbench_output_selector
Z305 w1523388646
R3
R2
R1
R4
Z306 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_Output_Selector.vhd
Z307 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_Output_Selector.vhd
l0
L16
VK3TWKjafkFYXz[D6k:j=g2
R7
33
Z308 !s108 1525703416.440000
Z309 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_Output_Selector.vhd|
Z310 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_Output_Selector.vhd|
R11
R12
!s100 W`Z>JLIZ0@D59nAeQThO`2
!i10b 1
Abehavior
R3
R2
R1
DEx4 work 25 testbench_output_selector 0 22 K3TWKjafkFYXz[D6k:j=g2
l42
L19
VBeejLfT[4bIaa=g;WfZad0
R7
33
R308
R309
R310
R11
R12
!s100 08Z8M<cXV4V@^fQf;aEXU0
!i10b 1
Etestbench_shift_nbits
Z311 w1523362095
R1
R2
R3
R4
Z312 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/Testbench_shift_Nbits.vhd
Z313 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/Testbench_shift_Nbits.vhd
l0
L16
V2zl7i7<B1JTPKjBz<^00b1
R7
33
Z314 !s108 1525703416.609000
Z315 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/Testbench_shift_Nbits.vhd|
Z316 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/Testbench_shift_Nbits.vhd|
R11
R12
!s100 hGD35>KZ4=6VM70bi?B9`2
!i10b 1
Abehavior
R1
R2
R3
DEx4 work 21 testbench_shift_nbits 0 22 2zl7i7<B1JTPKjBz<^00b1
l39
L19
Vi[J?lV<j4FShHb_lR9?KF2
R7
33
R314
R315
R316
R11
R12
!s100 KD>3DWc]nFH_BPdZ;1NF81
!i10b 1
Etestbench_shift_unit
Z317 w1525691137
R3
R2
R1
R4
Z318 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_shift_unit.vhd
Z319 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_shift_unit.vhd
l0
L18
Ve:ldZUNHoXAkNURQzelj53
R7
33
Z320 !s108 1525703416.810000
Z321 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_shift_unit.vhd|
Z322 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/TB/TestBench_shift_unit.vhd|
R11
R12
!s100 e9JfN4K?V`>QY_MRoW1k>3
!i10b 1
Abehavior
R3
R2
R1
DEx4 work 20 testbench_shift_unit 0 22 e:ldZUNHoXAkNURQzelj53
l38
L21
VGIV;:C=2oW2l;Ac1:LbZk1
R7
33
R320
R321
R322
R11
R12
!s100 o67eM0@0^lW<IJEFROIFS1
!i10b 1
Exor_gate
Z323 w1525633529
R44
R2
R1
R4
Z324 8C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/xor.vhd
Z325 FC:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/xor.vhd
l0
L18
VEP7Jkjo>jg;P>h:kT_EO81
R7
33
Z326 !s108 1525703418.587000
Z327 !s90 -reportprogress|300|-work|work|-2008|-explicit|C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/xor.vhd|
Z328 !s107 C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/xor.vhd|
R11
R12
!s100 h2:3aDm@Sihaa65_Z56El1
!i10b 1
Agate_level
R44
R2
R1
DEx4 work 8 xor_gate 0 22 EP7Jkjo>jg;P>h:kT_EO81
l26
L25
V?QMFIbSQZVGXM0koh=Of63
R7
33
R326
R327
R328
R11
R12
!s100 DHGPK7@i9E7ga@5iSOQ7Y3
!i10b 1
