<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$539_INV$1398 <= (AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_DONE(1));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$DEC_IDE_W_S$1 <= ((EXP31_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(27) AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(25) AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(24) AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(31) AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(26) AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (D_2_IOBUFE.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(29) AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(5) AND IDE_W AND NOT A(21))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(5) AND IDE_W AND A(21))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(7) AND NOT A(23) AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(7) AND A(23) AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SHUT_UP(1) AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (RW AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(30) AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(28) AND IDE_W)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_W AND NOT $OpTx$FX_DC$541));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$DEC_IDE_W_S$2 <= (($OpTx$DEC_IDE_W_S$1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(1) AND A(17) AND IDE_W));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$DEC_OE_0$0 <= ((BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT OE(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DSACK_32BIT_mux0002/DSACK_32BIT_mux0002_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$1134 <= NOT (A(18)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$OpTx$FX_DC$1134 <= NOT (IDE_BASEADR(2));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$1136 <= NOT (A(20)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$OpTx$FX_DC$1136 <= NOT (IDE_BASEADR(4));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$537 <= NOT (A(16)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$OpTx$FX_DC$537 <= NOT (IDE_BASEADR(0));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$538 <= NOT (A(17)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$OpTx$FX_DC$538 <= NOT (IDE_BASEADR(1));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$541 <= NOT (A(19)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;$OpTx$FX_DC$541 <= NOT (IDE_BASEADR(3));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402 <= ((SHUT_UP(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP45_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(2) AND NOT A(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(2) AND A(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(4) AND NOT A(20))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(6) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(6) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IO4_OBUF$BUF0.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(0) AND NOT A(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(0) AND A(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(1) AND NOT A(17))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(1) AND A(17))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(4) AND A(20))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(5) AND NOT A(21))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(5) AND A(21))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(7) AND NOT A(23))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(7) AND A(23)));
</td></tr><tr><td>
FDCPE_AUTO_CONFIG_D0: FDCPE port map (AUTO_CONFIG_D0,AUTO_CONFIG_D0_D,clk,NOT reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AUTO_CONFIG_D0_D <= ((NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND RW AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND AUTO_CONFIG_D0 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND RW AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT nDS_D0 AND nDS_D1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT nDS_D0 AND nDS_D1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND AUTO_CONFIG_D0 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22)));
</td></tr><tr><td>
FDCPE_AUTO_CONFIG_DONE0: FDCPE port map (AUTO_CONFIG_DONE(0),AUTO_CONFIG_DONE_D(0),nAS,NOT reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AUTO_CONFIG_DONE_D(0) <= ((NOT AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE_CYCLE(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE_CYCLE(0)));
</td></tr><tr><td>
FDCPE_AUTO_CONFIG_DONE1: FDCPE port map (AUTO_CONFIG_DONE(1),AUTO_CONFIG_DONE_D(1),nAS,NOT reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AUTO_CONFIG_DONE_D(1) <= ((NOT AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE_CYCLE(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT AUTO_CONFIG_DONE(1) AND NOT AUTO_CONFIG_DONE_CYCLE(1)));
</td></tr><tr><td>
FTCPE_AUTO_CONFIG_DONE_CYCLE0: FTCPE port map (AUTO_CONFIG_DONE_CYCLE(0),AUTO_CONFIG_DONE_CYCLE_T(0),clk,NOT reset,'0',AUTO_CONFIG_DONE_CYCLE_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AUTO_CONFIG_DONE_CYCLE_T(0) <= (NOT AUTO_CONFIG_DONE_CYCLE(0) AND NOT A(1) AND A(3) AND NOT A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(4) AND A(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AUTO_CONFIG_DONE_CYCLE_CE(0) <= (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT nDS_D0 AND nDS_D1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22));
</td></tr><tr><td>
FTCPE_AUTO_CONFIG_DONE_CYCLE1: FTCPE port map (AUTO_CONFIG_DONE_CYCLE(1),AUTO_CONFIG_DONE_CYCLE_T(1),clk,NOT reset,'0',AUTO_CONFIG_DONE_CYCLE_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AUTO_CONFIG_DONE_CYCLE_T(1) <= (NOT AUTO_CONFIG_DONE_CYCLE(1) AND NOT A(1) AND A(3) AND NOT A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(4) AND A(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AUTO_CONFIG_DONE_CYCLE_CE(1) <= (NOT nAS AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT nDS_D0 AND nDS_D1 AND NOT RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22));
</td></tr><tr><td>
FDCPE_BASEADR0: FDCPE port map (BASEADR(0),D(1).PIN,clk,'0',NOT reset,BASEADR_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BASEADR_CE(0) <= (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(22));
</td></tr><tr><td>
FDCPE_BASEADR1: FDCPE port map (BASEADR(1),D(2).PIN,clk,'0',NOT reset,BASEADR_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BASEADR_CE(1) <= (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(22));
</td></tr><tr><td>
FDCPE_BASEADR2: FDCPE port map (BASEADR(2),D(3).PIN,clk,'0',NOT reset,BASEADR_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BASEADR_CE(2) <= (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(22));
</td></tr><tr><td>
FDCPE_BASEADR_4MB0: FDCPE port map (BASEADR_4MB(0),NOT D(1).PIN,clk,'0',NOT reset,BASEADR_4MB_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BASEADR_4MB_CE(0) <= (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(22));
</td></tr><tr><td>
FDCPE_BASEADR_4MB1: FDCPE port map (BASEADR_4MB(1),BASEADR_4MB_D(1),clk,'0',NOT reset,BASEADR_4MB_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BASEADR_4MB_D(1) <= D(2).PIN
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BASEADR_4MB_D(1) <= D(1).PIN;
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BASEADR_4MB_CE(1) <= (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(22));
</td></tr><tr><td>
FDCPE_BASEADR_4MB2: FDCPE port map (BASEADR_4MB(2),BASEADR_4MB_D(2),clk,'0',NOT reset,BASEADR_4MB_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BASEADR_4MB_D(2) <= D(3).PIN
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BASEADR_4MB_D(2) <= (D(1).PIN AND D(2).PIN);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BASEADR_4MB_CE(2) <= (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(22));
</td></tr><tr><td>
FDCPE_BYTE0: FDCPE port map (BYTE(0),BYTE_D(0),clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BYTE_D(0) <= ((NOT A(1) AND NOT RW AND SIZ(1) AND NOT SIZ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(1) AND NOT RW AND NOT SIZ(1) AND SIZ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(1) AND NOT RW AND SIZ(0) AND NOT A(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RW AND NOT SIZ(1) AND SIZ(0) AND NOT A(0)));
</td></tr><tr><td>
FDCPE_BYTE1: FDCPE port map (BYTE(1),BYTE_D(1),clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BYTE_D(1) <= ((A(1) AND NOT RW AND A(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(1) AND NOT RW AND NOT SIZ(1) AND SIZ(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(1) AND NOT RW AND SIZ(1) AND NOT SIZ(0) AND NOT A(0)));
</td></tr><tr><td>
FDCPE_BYTE2: FDCPE port map (BYTE(2),BYTE_D(2),clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BYTE_D(2) <= ((A(1) AND NOT RW)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RW AND NOT SIZ(1) AND SIZ(0) AND NOT A(0)));
</td></tr><tr><td>
FDCPE_BYTE3: FDCPE port map (BYTE(3),BYTE_D(3),clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;BYTE_D(3) <= ((A(1) AND NOT RW)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RW AND A(0)));
</td></tr><tr><td>
</td></tr><tr><td>
CIIN_I <= ((EXP48_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CIIN <= CIIN_I when CIIN_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CIIN_OE <= CIIN_mux0000/CIIN_mux0000_TRST;
</td></tr><tr><td>
</td></tr><tr><td>
CIIN_mux0000/CIIN_mux0000_TRST <= ((EXP61_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP64_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));
</td></tr><tr><td>
</td></tr><tr><td>
D_I(0) <= ((nAS AND Dout2(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AUTO_CONFIG_DONE(0) AND Dout2(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND Dout1(0)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D(0) <= D_I(0) when D_OE(0) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D_OE(0) <= (RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$539_INV$1398);
</td></tr><tr><td>
</td></tr><tr><td>
D_I(1) <= ((nAS AND Dout2(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AUTO_CONFIG_DONE(0) AND Dout2(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND Dout1(1)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D(1) <= D_I(1) when D_OE(1) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D_OE(1) <= (RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$539_INV$1398);
</td></tr><tr><td>
</td></tr><tr><td>
D_I(2) <= ((nAS AND Dout2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND Dout1(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AUTO_CONFIG_DONE(0) AND Dout2(2)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D(2) <= D_I(2) when D_OE(2) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D_OE(2) <= (RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$539_INV$1398);
</td></tr><tr><td>
</td></tr><tr><td>
D_I(3) <= ((nAS AND Dout2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AUTO_CONFIG_DONE(0) AND Dout2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND Dout1(3)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D(3) <= D_I(3) when D_OE(3) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D_OE(3) <= (RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$539_INV$1398);
</td></tr><tr><td>
FDCPE_DSACK0: FDCPE port map (DSACK_I(0),DSACK(0),clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK(0) <= ((DSACK_1_OBUFE.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK(0) <= DSACK_I(0) when DSACK_OE(0) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK_OE(0) <= CIIN_mux0000/CIIN_mux0000_TRST;
</td></tr><tr><td>
</td></tr><tr><td>
DSACK_I(1) <= (DSACK(0) AND NOT AUTO_CONFIG_D0 AND DSACK_16BIT);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK(1) <= DSACK_I(1) when DSACK_OE(1) = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK_OE(1) <= CIIN_mux0000/CIIN_mux0000_TRST;
</td></tr><tr><td>
FDCPE_DSACK_16BIT: FDCPE port map (DSACK_16BIT,DSACK_16BIT_D,clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK_16BIT_D <= ((IDE_ENABLE AND IDE_DSACK_D0 AND IDE_WAIT AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_DSACK_D3 AND NOT IDE_ENABLE AND RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DSACK_16BIT AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DSACK_16BIT AND IDE_ENABLE AND NOT IDE_WAIT)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (DSACK_16BIT AND NOT RW AND NOT IDE_WAIT)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_DSACK_D0 AND NOT RW AND IDE_WAIT AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402));
</td></tr><tr><td>
FDCPE_DSACK_32BIT_D1: FDCPE port map (DSACK_32BIT_D1,DSACK_32BIT_D1_D,clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK_32BIT_D1_D <= ((EXP55_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DSACK(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(2) AND NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DSACK(0) AND BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(2) AND NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DSACK(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(2) AND NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DSACK(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(2) AND NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DSACK(0) AND NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(2) AND NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DSACK(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(2) AND NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DSACK(0) AND BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BASEADR_4MB(2) AND NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DSACK(0) AND NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BASEADR_4MB(2) AND NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22)));
</td></tr><tr><td>
FDCPE_Dout10: FDCPE port map (Dout1(0),Dout1_D(0),clk,'0',NOT reset);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Dout1_D(0) <= ((DSACK_32BIT_D1.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(5) AND A(4) AND RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(5) AND RW AND NOT A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND RW AND A(2) AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(4) AND RW AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND RW AND A(2) AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SHUT_UP(1).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(5) AND A(4) AND RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(5) AND RW AND NOT A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(3) AND NOT A(5) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND A(3) AND A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Dout1(0) AND NOT Dout1_not0001/Dout1_not0001_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(3) AND Dout1_not0001/Dout1_not0001_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(1) AND NOT A(5) AND NOT A(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Dout1_not0001/Dout1_not0001_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(1) AND NOT A(4) AND A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Dout1_not0001/Dout1_not0001_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(4) AND RW AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22)));
</td></tr><tr><td>
FTCPE_Dout11: FTCPE port map (Dout1(1),Dout1_T(1),clk,'0',NOT reset);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Dout1_T(1) <= ((EXP27_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(1) AND A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(1) AND A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(1) AND RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(1) AND A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(1) AND RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(1) AND A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(1) AND A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(1) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(6) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(1) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(6) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND Dout1(1) AND NOT A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(5) AND NOT A(4) AND RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(1) AND A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(1) AND A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(1) AND A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(1) AND NOT A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(1) AND NOT A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22)));
</td></tr><tr><td>
FTCPE_Dout12: FTCPE port map (Dout1(2),Dout1_T(2),clk,'0',NOT reset);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Dout1_T(2) <= ((NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(2) AND A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(2) AND NOT A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(2) AND NOT A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(2) AND RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(1).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(2) AND A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(2) AND A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(2) AND A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND Dout1(2) AND NOT A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(5) AND NOT A(4) AND RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND Dout1(2) AND NOT A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(5) AND NOT A(4) AND RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(2) AND A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(2) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(2) AND RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(2) AND A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(2) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22)));
</td></tr><tr><td>
FTCPE_Dout13: FTCPE port map (Dout1(3),Dout1_T(3),clk,'0',NOT reset);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Dout1_T(3) <= ((EXP21_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(3) AND A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT Dout1(3) AND A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(3) AND A(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT Dout1(3) AND A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND Dout1(3) AND A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(3) AND NOT A(5) AND NOT A(4) AND RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND Dout1(3) AND A(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(3) AND NOT A(5) AND NOT A(4) AND RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22)));
</td></tr><tr><td>
</td></tr><tr><td>
Dout1_not0001/Dout1_not0001_D2 <= ((NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND RW AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND RW AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22)));
</td></tr><tr><td>
FDCPE_Dout20: FDCPE port map (Dout2(0),Dout2_D(0),clk,'0',NOT reset);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Dout2_D(0) <= ((AUTO_CONFIG_D0.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(5) AND A(4) AND RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(5) AND RW AND NOT A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(5) AND A(4) AND RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(4) AND RW AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND RW AND A(2) AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(5) AND RW AND NOT A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(3) AND NOT A(5) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND A(3) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(3) AND NOT A(5) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Dout2(0) AND NOT Dout1_not0001/Dout1_not0001_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(1) AND NOT A(5) AND A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Dout1_not0001/Dout1_not0001_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(3) AND NOT A(5) AND NOT A(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Dout1_not0001/Dout1_not0001_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(4) AND RW AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND RW AND A(2) AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22)));
</td></tr><tr><td>
FDCPE_Dout21: FDCPE port map (Dout2(1),Dout2_D(1),clk,'0',NOT reset);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Dout2_D(1) <= ((EXP71_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(5) AND A(4) AND RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(5) AND RW AND NOT A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND RW AND A(2) AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(4) AND RW AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND RW AND A(2) AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(5) AND A(4) AND RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(5) AND RW AND NOT A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(3) AND NOT A(5) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND A(3) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Dout2(1) AND NOT Dout1_not0001/Dout1_not0001_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(1) AND A(5) AND Dout1_not0001/Dout1_not0001_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(1) AND NOT A(3) AND A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Dout1_not0001/Dout1_not0001_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(1) AND A(4) AND NOT A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Dout1_not0001/Dout1_not0001_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(4) AND RW AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22)));
</td></tr><tr><td>
FDCPE_Dout22: FDCPE port map (Dout2(2),Dout2_D(2),clk,'0',NOT reset);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Dout2_D(2) <= ((EXP68_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(5) AND A(4) AND RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(5) AND RW AND NOT A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND RW AND A(2) AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(4) AND RW AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND RW AND A(2) AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(5) AND A(4) AND RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(5) AND RW AND NOT A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(3) AND NOT A(5) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND NOT A(1) AND A(3) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Dout2(2) AND NOT Dout1_not0001/Dout1_not0001_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(1) AND A(3) AND Dout1_not0001/Dout1_not0001_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(4) AND NOT A(2) AND Dout1_not0001/Dout1_not0001_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(1) AND NOT A(3) AND NOT A(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Dout1_not0001/Dout1_not0001_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(4) AND RW AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22)));
</td></tr><tr><td>
FDCPE_Dout23: FDCPE port map (Dout2(3),Dout2_D(3),clk,'0',NOT reset);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Dout2_D(3) <= (($OpTx$FX_DC$541.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(5) AND A(4) AND RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(5) AND RW AND NOT A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(4) AND RW AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND RW AND A(2) AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(4) AND RW AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (AUTO_CONFIG_DONE_CYCLE(1).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(5) AND A(4) AND RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND A(5) AND RW AND NOT A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(1) AND RW AND A(2) AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND A(3) AND NOT A(5) AND NOT A(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Dout2(3) AND NOT Dout1_not0001/Dout1_not0001_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(1) AND A(3) AND NOT A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Dout1_not0001/Dout1_not0001_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(1) AND NOT A(4) AND A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Dout1_not0001/Dout1_not0001_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(1) AND NOT A(5) AND A(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Dout1_not0001/Dout1_not0001_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(1) AND NOT A(3) AND NOT A(5) AND NOT A(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	Dout1_not0001/Dout1_not0001_D2));
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
IDE_A(0) <= A(9);
</td></tr><tr><td>
</td></tr><tr><td>
IDE_A(1) <= A(10);
</td></tr><tr><td>
</td></tr><tr><td>
IDE_A(2) <= A(11);
</td></tr><tr><td>
FDCPE_IDE_BASEADR0: FDCPE port map (IDE_BASEADR(0),D(0).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_BASEADR_CE(0) <= (NOT nAS AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22));
</td></tr><tr><td>
FDCPE_IDE_BASEADR1: FDCPE port map (IDE_BASEADR(1),D(1).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_BASEADR_CE(1) <= (NOT nAS AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22));
</td></tr><tr><td>
FDCPE_IDE_BASEADR2: FDCPE port map (IDE_BASEADR(2),D(2).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_BASEADR_CE(2) <= (NOT nAS AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22));
</td></tr><tr><td>
FDCPE_IDE_BASEADR3: FDCPE port map (IDE_BASEADR(3),D(3).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_BASEADR_CE(3) <= (NOT nAS AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22));
</td></tr><tr><td>
FDCPE_IDE_BASEADR4: FDCPE port map (IDE_BASEADR(4),D(0).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(4));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_BASEADR_CE(4) <= (NOT nAS AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22));
</td></tr><tr><td>
FDCPE_IDE_BASEADR5: FDCPE port map (IDE_BASEADR(5),D(1).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(5));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_BASEADR_CE(5) <= (NOT nAS AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22));
</td></tr><tr><td>
FDCPE_IDE_BASEADR6: FDCPE port map (IDE_BASEADR(6),D(2).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_BASEADR_CE(6) <= (NOT nAS AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22));
</td></tr><tr><td>
FDCPE_IDE_BASEADR7: FDCPE port map (IDE_BASEADR(7),D(3).PIN,clk,'0',NOT reset,IDE_BASEADR_CE(7));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_BASEADR_CE(7) <= (NOT nAS AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22));
</td></tr><tr><td>
</td></tr><tr><td>
IDE_CS(0) <= NOT A(12);
</td></tr><tr><td>
</td></tr><tr><td>
IDE_CS(1) <= NOT A(13);
</td></tr><tr><td>
FDCPE_IDE_DIR: FDCPE port map (IDE_DIR,IDE_DIR_D,clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_DIR_D <= ((Dout1(3).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND NOT IDE_ENABLE)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND A(24))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND A(31))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND A(30))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND A(28))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP25_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND A(27))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND A(25))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND A(29))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND A(26))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(7) AND IDE_R AND NOT A(23))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND SHUT_UP(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND NOT RW)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND NOT $OpTx$FX_DC$538)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND NOT $OpTx$FX_DC$541));
</td></tr><tr><td>
FDCPE_IDE_DSACK_D0: FDCPE port map (IDE_DSACK_D0,IDE_DSACK_D0_D,clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_DSACK_D0_D <= ((EXP50_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_DSACK_D0 AND SHUT_UP(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_DSACK_D0 AND A(31))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_DSACK_D0 AND A(30))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_DSACK_D0 AND A(29))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_DSACK_D0 AND A(26))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (nDS_D1.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(0) AND IDE_DSACK_D0 AND NOT A(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(1) AND IDE_DSACK_D0 AND NOT A(17))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(1) AND IDE_DSACK_D0 AND A(17))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(2) AND IDE_DSACK_D0 AND NOT A(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(2) AND IDE_DSACK_D0 AND A(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_DSACK_D0 AND A(27))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_DSACK_D0 AND A(25))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_DSACK_D0 AND A(24))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_DSACK_D0 AND A(28)));
</td></tr><tr><td>
FDCPE_IDE_DSACK_D1: FDCPE port map (IDE_DSACK_D1,IDE_DSACK_D1_D,clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_DSACK_D1_D <= ((IDE_DSACK_D1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_DSACK_D0 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402));
</td></tr><tr><td>
FDCPE_IDE_DSACK_D2: FDCPE port map (IDE_DSACK_D2,IDE_DSACK_D2_D,clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_DSACK_D2_D <= ((IDE_DSACK_D1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_DSACK_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402));
</td></tr><tr><td>
FDCPE_IDE_DSACK_D3: FDCPE port map (IDE_DSACK_D3,IDE_DSACK_D3_D,clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_DSACK_D3_D <= ((IDE_DSACK_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_DSACK_D3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$IDE_SPACE/IDE_SPACE_D2_INV$1402));
</td></tr><tr><td>
FDCPE_IDE_ENABLE: FDCPE port map (IDE_ENABLE,IDE_ENABLE_D,clk,NOT reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_ENABLE_D <= ((EXP42_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_ENABLE AND A(27))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_ENABLE AND A(25))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_ENABLE AND A(24))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_ENABLE AND A(31))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_ENABLE AND A(30))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP39_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (nAS AND NOT IDE_ENABLE)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_ENABLE AND A(29))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_ENABLE AND A(26))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(7) AND NOT IDE_ENABLE AND NOT A(23))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_BASEADR(7) AND NOT IDE_ENABLE AND A(23))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_ENABLE AND SHUT_UP(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_ENABLE AND RW)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_ENABLE AND A(28))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_ENABLE AND NOT $OpTx$FX_DC$538)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT IDE_ENABLE AND NOT $OpTx$FX_DC$541));
</td></tr><tr><td>
FDCPE_IDE_R: FDCPE port map (IDE_R,IDE_R_D,clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_R_D <= ((EXP40_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND NOT IDE_ENABLE)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND A(24))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND A(31))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND A(30))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND A(28))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_W_S.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND A(27))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND A(25))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND A(29))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND A(26))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(7) AND IDE_R AND NOT A(23))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND SHUT_UP(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND NOT RW)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND NOT $OpTx$FX_DC$538)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_R AND NOT $OpTx$FX_DC$541));
</td></tr><tr><td>
FDCPE_IDE_W: FDCPE port map (IDE_W,IDE_W_D,clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;IDE_W_D <= (($OpTx$DEC_IDE_W_S$2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(1) AND NOT A(17) AND IDE_W));
</td></tr><tr><td>
</td></tr><tr><td>
INT2 <= '1';
</td></tr><tr><td>
</td></tr><tr><td>
IO4 <= A(2);
</td></tr><tr><td>
</td></tr><tr><td>
IO5 <= A(3);
</td></tr><tr><td>
FDCPE_OE0: FDCPE port map (OE(0),OE_D(0),clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;OE_D(0) <= (($OpTx$DEC_OE_0$0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));
</td></tr><tr><td>
FDCPE_OE1: FDCPE port map (OE(1),OE_D(1),clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;OE_D(1) <= ((EXP30_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (OE(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DSACK_32BIT_mux0002/DSACK_32BIT_mux0002_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RW AND DSACK_32BIT_mux0002/DSACK_32BIT_mux0002_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22)));
</td></tr><tr><td>
</td></tr><tr><td>
ROM_EN <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
ROM_OE <= ROM_OE_BUFR;
</td></tr><tr><td>
FDCPE_ROM_OE_BUFR: FDCPE port map (ROM_OE_BUFR,ROM_OE_BUFR_D,clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ROM_OE_BUFR_D <= ((SHUT_UP(0).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(27) AND ROM_OE_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(25) AND ROM_OE_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(24) AND ROM_OE_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(31) AND ROM_OE_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(30) AND ROM_OE_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP53_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_ENABLE AND ROM_OE_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RW AND ROM_OE_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(29) AND ROM_OE_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(26) AND ROM_OE_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (IDE_BASEADR(7) AND NOT A(23) AND ROM_OE_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (SHUT_UP(1) AND ROM_OE_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(28) AND ROM_OE_BUFR)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ROM_OE_BUFR AND NOT $OpTx$FX_DC$538)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (ROM_OE_BUFR AND NOT $OpTx$FX_DC$541));
</td></tr><tr><td>
</td></tr><tr><td>
ROM_WE <= '1';
</td></tr><tr><td>
FDCPE_SHUT_UP0: FDCPE port map (SHUT_UP(0),'0',clk,'0',NOT reset,SHUT_UP_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SHUT_UP_CE(0) <= (NOT nAS AND NOT AUTO_CONFIG_DONE(0) AND NOT A(1) AND A(3) AND NOT A(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND NOT A(2) AND NOT A(27) AND NOT A(25) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(18) AND NOT A(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(22));
</td></tr><tr><td>
FDCPE_SHUT_UP1: FDCPE port map (SHUT_UP(1),'0',clk,'0',NOT reset,SHUT_UP_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SHUT_UP_CE(1) <= (NOT nAS AND AUTO_CONFIG_DONE(0) AND NOT AUTO_CONFIG_DONE(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(1) AND A(3) AND NOT A(5) AND NOT A(4) AND NOT nDS_D0 AND nDS_D1 AND NOT RW AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(2) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND A(6) AND NOT A(31) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(18) AND NOT A(17) AND NOT A(16) AND A(19) AND NOT A(20) AND A(23) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(26) AND A(21) AND A(22));
</td></tr><tr><td>
</td></tr><tr><td>
STERM <= '1';
</td></tr><tr><td>
FDCPE_WE0: FDCPE port map (WE(0),WE_D(0),clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WE_D(0) <= ((NOT BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND DSACK_32BIT_D2 AND NOT RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND DSACK_32BIT_D2 AND NOT RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND DSACK_32BIT_D2 AND NOT RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND DSACK_32BIT_D2 AND NOT RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND DSACK_32BIT_D2 AND NOT RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(31) AND NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT WE(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DSACK_32BIT_mux0002/DSACK_32BIT_mux0002_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND DSACK_32BIT_D2 AND NOT RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND DSACK_32BIT_D2 AND NOT RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND DSACK_32BIT_D2 AND NOT RW AND NOT A(27) AND NOT A(25) AND NOT A(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(31) AND NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(22)));
</td></tr><tr><td>
FDCPE_WE1: FDCPE port map (WE(1),WE_D(1),clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;WE_D(1) <= ((NOT BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (OE_1.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (WE(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT DSACK_32BIT_mux0002/DSACK_32BIT_mux0002_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT DSACK_32BIT_D2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	DSACK_32BIT_mux0002/DSACK_32BIT_mux0002_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (RW AND DSACK_32BIT_mux0002/DSACK_32BIT_mux0002_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22)));
</td></tr><tr><td>
FDCPE_nDS_D0: FDCPE port map (nDS_D0,nDS,clk,'0',NOT reset);
</td></tr><tr><td>
FDCPE_nDS_D1: FDCPE port map (nDS_D1,nDS_D0,clk,'0',NOT reset);
</td></tr><tr><td>
</td></tr><tr><td>
nRAM_SEL <= NOT (((EXP19_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))));
</td></tr><tr><td>
********** UnMapped Logic **********
</td></tr><tr><td>
** Buried Nodes **
</td></tr><tr><td>
FDCPE_DSACK_32BIT: FDCPE port map (DSACK_32BIT,DSACK_32BIT_D,clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK_32BIT_D <= ((BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));
</td></tr><tr><td>
FDCPE_DSACK_32BIT_D2: FDCPE port map (DSACK_32BIT_D2,DSACK_32BIT_D2_D,clk,'0',nAS);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DSACK_32BIT_D2_D <= ((BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT DSACK_32BIT_D1 AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(30) AND NOT A(28) AND NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));
</td></tr><tr><td>
</td></tr><tr><td>
DSACK_32BIT_mux0002/DSACK_32BIT_mux0002_D2 <= ((BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR_4MB(0) AND NOT BASEADR_4MB(1) AND NOT BASEADR_4MB(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND A(21) AND NOT A(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT BASEADR(0) AND NOT BASEADR(1) AND NOT BASEADR(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT SHUT_UP(0) AND NOT A(27) AND NOT A(25) AND NOT A(24) AND NOT A(31) AND NOT A(30) AND NOT A(28) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(23) AND NOT A(29) AND NOT A(26) AND NOT A(21) AND NOT A(22)));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
