Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date             : Sun Apr 23 13:56:49 2017
| Host             : skyworks running 64-bit Ubuntu 16.04.2 LTS
| Command          : report_power -file tk3_top_power_routed.rpt -pb tk3_top_power_summary_routed.pb -rpx tk3_top_power_routed.rpx
| Design           : tk3_top
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.722 |
| Dynamic (W)              | 1.564 |
| Device Static (W)        | 0.158 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.1  |
| Junction Temperature (C) | 44.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.004 |        3 |       --- |             --- |
| Slice Logic             |     0.005 |     6326 |       --- |             --- |
|   LUT as Logic          |     0.004 |     2213 |     53200 |            4.16 |
|   CARRY4                |    <0.001 |      183 |     13300 |            1.38 |
|   Register              |    <0.001 |     2814 |    106400 |            2.64 |
|   BUFG                  |    <0.001 |       10 |        32 |           31.25 |
|   LUT as Shift Register |    <0.001 |       84 |     17400 |            0.48 |
|   Others                |     0.000 |      271 |       --- |             --- |
| Signals                 |     0.006 |     4720 |       --- |             --- |
| I/O                     |     0.019 |       31 |       125 |           24.80 |
| PS7                     |     1.530 |        1 |       --- |             --- |
| Static Power            |     0.158 |          |           |                 |
| Total                   |     1.722 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.030 |       0.015 |      0.015 |
| Vccaux    |       1.800 |     0.021 |       0.001 |      0.021 |
| Vcco33    |       3.300 |     0.006 |       0.005 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.748 |       0.717 |      0.030 |
| Vccpaux   |       1.800 |     0.062 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+--------------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                                   | Constraint (ns) |
+------------+--------------------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
+------------+--------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------+-----------+
| Name                                                                          | Power (W) |
+-------------------------------------------------------------------------------+-----------+
| tk3_top                                                                       |     1.564 |
|   design_1_w_i                                                                |     1.549 |
|     design_1_i                                                                |     1.545 |
|       axi_uartlite_0                                                          |    <0.001 |
|         U0                                                                    |    <0.001 |
|           AXI_LITE_IPIF_I                                                     |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|           UARTLITE_CORE_I                                                     |    <0.001 |
|             BAUD_RATE_I                                                       |    <0.001 |
|             UARTLITE_RX_I                                                     |    <0.001 |
|               DELAY_16_I                                                      |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|               SRL_FIFO_I                                                      |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                   DYNSHREG_F_I                                                |    <0.001 |
|             UARTLITE_TX_I                                                     |    <0.001 |
|               MID_START_BIT_SRL16_I                                           |    <0.001 |
|               SRL_FIFO_I                                                      |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                   DYNSHREG_F_I                                                |    <0.001 |
|       axi_uartlite_1                                                          |    <0.001 |
|         U0                                                                    |    <0.001 |
|           AXI_LITE_IPIF_I                                                     |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|           UARTLITE_CORE_I                                                     |    <0.001 |
|             BAUD_RATE_I                                                       |    <0.001 |
|             UARTLITE_RX_I                                                     |    <0.001 |
|               DELAY_16_I                                                      |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|               SRL_FIFO_I                                                      |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                   DYNSHREG_F_I                                                |    <0.001 |
|             UARTLITE_TX_I                                                     |    <0.001 |
|               MID_START_BIT_SRL16_I                                           |    <0.001 |
|               SRL_FIFO_I                                                      |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|       axi_uartlite_2                                                          |    <0.001 |
|         U0                                                                    |    <0.001 |
|           AXI_LITE_IPIF_I                                                     |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|           UARTLITE_CORE_I                                                     |    <0.001 |
|             BAUD_RATE_I                                                       |    <0.001 |
|             UARTLITE_RX_I                                                     |    <0.001 |
|               DELAY_16_I                                                      |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|               SRL_FIFO_I                                                      |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                   DYNSHREG_F_I                                                |    <0.001 |
|             UARTLITE_TX_I                                                     |    <0.001 |
|               MID_START_BIT_SRL16_I                                           |    <0.001 |
|               SRL_FIFO_I                                                      |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|       processing_system7_0                                                    |     1.531 |
|         inst                                                                  |     1.531 |
|       processing_system7_0_axi_periph                                         |     0.002 |
|         s00_couplers                                                          |     0.002 |
|           auto_pc                                                             |     0.002 |
|             inst                                                              |     0.002 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.002 |
|                 RD.ar_channel_0                                               |    <0.001 |
|                   ar_cmd_fsm_0                                                |    <0.001 |
|                   cmd_translator_0                                            |    <0.001 |
|                     incr_cmd_0                                                |    <0.001 |
|                     wrap_cmd_0                                                |    <0.001 |
|                 RD.r_channel_0                                                |    <0.001 |
|                   rd_data_fifo_0                                              |    <0.001 |
|                   transaction_fifo_0                                          |    <0.001 |
|                 SI_REG                                                        |    <0.001 |
|                   ar_pipe                                                     |    <0.001 |
|                   aw_pipe                                                     |    <0.001 |
|                   b_pipe                                                      |    <0.001 |
|                   r_pipe                                                      |    <0.001 |
|                 WR.aw_channel_0                                               |    <0.001 |
|                   aw_cmd_fsm_0                                                |    <0.001 |
|                   cmd_translator_0                                            |    <0.001 |
|                     incr_cmd_0                                                |    <0.001 |
|                     wrap_cmd_0                                                |    <0.001 |
|                 WR.b_channel_0                                                |    <0.001 |
|                   bid_fifo_0                                                  |    <0.001 |
|                   bresp_fifo_0                                                |    <0.001 |
|         xbar                                                                  |    <0.001 |
|           inst                                                                |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                          |    <0.001 |
|               addr_arbiter_inst                                               |    <0.001 |
|               gen_decerr.decerr_slave_inst                                    |    <0.001 |
|               reg_slice_r                                                     |    <0.001 |
|               splitter_ar                                                     |    <0.001 |
|               splitter_aw                                                     |    <0.001 |
|       pulse_1                                                                 |     0.002 |
|         inst                                                                  |     0.002 |
|           pulse_v1_0_S00_AXI_inst                                             |     0.002 |
|       pulse_2                                                                 |     0.002 |
|         inst                                                                  |     0.002 |
|           pulse_v1_0_S00_AXI_inst                                             |     0.002 |
|       pulse_3                                                                 |     0.002 |
|         inst                                                                  |     0.002 |
|           pulse_v1_0_S00_AXI_inst                                             |     0.002 |
|       pulse_4                                                                 |     0.002 |
|         inst                                                                  |     0.002 |
|           pulse_v1_0_S00_AXI_inst                                             |     0.002 |
|       pulse_5                                                                 |     0.002 |
|         inst                                                                  |     0.002 |
|           pulse_v1_0_S00_AXI_inst                                             |     0.002 |
|       pwm_0                                                                   |    <0.001 |
|         inst                                                                  |    <0.001 |
|           pwm_v1_0_S00_AXI_inst                                               |    <0.001 |
|       pwm_1_RnM                                                               |    <0.001 |
|         inst                                                                  |    <0.001 |
|           pwm_v1_0_S00_AXI_inst                                               |    <0.001 |
|       pwm_2_RnM                                                               |    <0.001 |
|         inst                                                                  |    <0.001 |
|           pwm_v1_0_S00_AXI_inst                                               |    <0.001 |
|       rst_processing_system7_0_50M                                            |    <0.001 |
|         U0                                                                    |    <0.001 |
|           EXT_LPF                                                             |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                         |    <0.001 |
|           SEQ                                                                 |    <0.001 |
|             SEQ_COUNTER                                                       |    <0.001 |
|       xlconcat_0                                                              |     0.000 |
|     gpio_0_tri_iobuf_0                                                        |    <0.001 |
|     gpio_0_tri_iobuf_1                                                        |    <0.001 |
|     gpio_0_tri_iobuf_10                                                       |    <0.001 |
|     gpio_0_tri_iobuf_11                                                       |    <0.001 |
|     gpio_0_tri_iobuf_2                                                        |    <0.001 |
|     gpio_0_tri_iobuf_3                                                        |    <0.001 |
|     gpio_0_tri_iobuf_4                                                        |    <0.001 |
|     gpio_0_tri_iobuf_5                                                        |    <0.001 |
|     gpio_0_tri_iobuf_6                                                        |    <0.001 |
|     gpio_0_tri_iobuf_7                                                        |    <0.001 |
|     gpio_0_tri_iobuf_8                                                        |    <0.001 |
|     gpio_0_tri_iobuf_9                                                        |    <0.001 |
+-------------------------------------------------------------------------------+-----------+


