// Seed: 2503664635
module module_0;
  tri1  id_1;
  uwire id_3;
  assign id_1 = 1 == id_1;
  assign id_1 = id_1(id_1.id_3, id_1 && 1'b0);
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output tri id_2,
    output wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input supply1 id_7
);
  id_9 :
  assert property (@(posedge id_7) id_4 == 1)
  else $display(id_7);
  module_0();
endmodule
