#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: C:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: JobsCai
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat Nov  9 11:38:22 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {cmos1_scl} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos1_scl} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos1_sda} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 4)] | Port cmos1_sda has been placed at location Y13, whose type is share pin.
Executing : def_port {cmos1_sda} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_scl} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_scl} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_sda} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_sda} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {eth2_mdio} LOC=C19 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW HYS_DRIVE_MODE=NOHYS PULLUP=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 7)] | Port eth2_mdio has been placed at location C19, whose type is share pin.
Executing : def_port {eth2_mdio} LOC=C19 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW HYS_DRIVE_MODE=NOHYS PULLUP=TRUE successfully
Executing : def_port {eth_mdio} LOC=G22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 8)] | Port eth_mdio has been placed at location G22, whose type is share pin.
Executing : def_port {eth_mdio} LOC=G22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {iic_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 9)] | Port iic_sda has been placed at location V20, whose type is share pin.
Executing : def_port {iic_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[0]} LOC=U1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[1]} LOC=U3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[3]} LOC=Y2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[4]} LOC=T1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[5]} LOC=Y1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[6]} LOC=M7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[7]} LOC=W1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[8]} LOC=P1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 20)] | Port mem_dq[9] has been placed at location M2, whose type is share pin.
Executing : def_port {mem_dq[9]} LOC=M2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[10]} LOC=R1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 22)] | Port mem_dq[11] has been placed at location M1, whose type is share pin.
Executing : def_port {mem_dq[11]} LOC=M1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[12]} LOC=P2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[13]} LOC=L3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 25)] | Port mem_dq[14] has been placed at location P3, whose type is share pin.
Executing : def_port {mem_dq[14]} LOC=P3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[15]} LOC=N4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[16]} LOC=K4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[16]} LOC=K4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[17]} LOC=K1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[17]} LOC=K1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[18]} LOC=J3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[18]} LOC=J3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[19]} LOC=L4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[19]} LOC=L4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[20]} LOC=K3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[20]} LOC=K3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[21]} LOC=M3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[21]} LOC=M3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[22]} LOC=J1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[22]} LOC=J1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[23]} LOC=M4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[23]} LOC=M4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[24]} LOC=J6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[24]} LOC=J6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[25]} LOC=F1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[25]} LOC=F1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[26]} LOC=K7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[26]} LOC=K7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[27]} LOC=F2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[27]} LOC=F2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[28]} LOC=H5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[28]} LOC=H5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[29]} LOC=H3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[29]} LOC=H3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[30]} LOC=J4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[30]} LOC=J4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dq[31]} LOC=G3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dq[31]} LOC=G3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[0]} LOC=V2 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[1]} LOC=N3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[2]} LOC=M6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[2]} LOC=M6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs[3]} LOC=E3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs[3]} LOC=E3 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[0]} LOC=V1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[1]} LOC=N1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[2]} LOC=L6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[2]} LOC=L6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dqs_n[3]} LOC=E1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dqs_n[3]} LOC=E1 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SFP_TX_DISABLE0} LOC=H12 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {SFP_TX_DISABLE0} LOC=H12 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {SFP_TX_DISABLE1} LOC=F16 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {SFP_TX_DISABLE1} LOC=F16 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 55)] | Port b_out[2] has been placed at location T21, whose type is share pin.
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 57)] | Port b_out[4] has been placed at location R20, whose type is share pin.
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 58)] | Port b_out[5] has been placed at location R22, whose type is share pin.
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {cmos1_reset} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos1_reset} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos2_reset} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos2_reset} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {cmos_init_done[0]} LOC=B3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {cmos_init_done[0]} LOC=B3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ddr_init_done} LOC=A3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ddr_init_done} LOC=A3 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {de_out} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {de_out} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {debug_led2} LOC=F7 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {debug_led2} LOC=F7 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {eth2_mdc} LOC=A20 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW OPEN_DRAIN=OFF PULLUP=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 67)] | Port eth2_mdc has been placed at location A20, whose type is share pin.
Executing : def_port {eth2_mdc} LOC=A20 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW OPEN_DRAIN=OFF PULLUP=TRUE successfully
Executing : def_port {eth2_rst_n} LOC=B20 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=FAST OPEN_DRAIN=OFF PULLUP=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 68)] | Port eth2_rst_n has been placed at location B20, whose type is share pin.
Executing : def_port {eth2_rst_n} LOC=B20 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=FAST OPEN_DRAIN=OFF PULLUP=TRUE successfully
Executing : def_port {eth2_tx_ctl} LOC=B18 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=FAST OPEN_DRAIN=OFF PULLUP=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 69)] | Port eth2_tx_ctl has been placed at location B18, whose type is share pin.
Executing : def_port {eth2_tx_ctl} LOC=B18 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=FAST OPEN_DRAIN=OFF PULLUP=TRUE successfully
Executing : def_port {eth2_txc} LOC=G16 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW OPEN_DRAIN=OFF PULLUP=TRUE
Executing : def_port {eth2_txc} LOC=G16 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW OPEN_DRAIN=OFF PULLUP=TRUE successfully
Executing : def_port {eth2_txd[0]} LOC=F17 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=FAST OPEN_DRAIN=OFF PULLUP=TRUE
Executing : def_port {eth2_txd[0]} LOC=F17 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=FAST OPEN_DRAIN=OFF PULLUP=TRUE successfully
Executing : def_port {eth2_txd[1]} LOC=D17 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW OPEN_DRAIN=OFF PULLUP=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 72)] | Port eth2_txd[1] has been placed at location D17, whose type is share pin.
Executing : def_port {eth2_txd[1]} LOC=D17 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW OPEN_DRAIN=OFF PULLUP=TRUE successfully
Executing : def_port {eth2_txd[2]} LOC=C18 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW OPEN_DRAIN=OFF PULLUP=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 73)] | Port eth2_txd[2] has been placed at location C18, whose type is share pin.
Executing : def_port {eth2_txd[2]} LOC=C18 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW OPEN_DRAIN=OFF PULLUP=TRUE successfully
Executing : def_port {eth2_txd[3]} LOC=A18 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW OPEN_DRAIN=OFF NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 74)] | Port eth2_txd[3] has been placed at location A18, whose type is share pin.
Executing : def_port {eth2_txd[3]} LOC=A18 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW OPEN_DRAIN=OFF NONE=TRUE successfully
Executing : def_port {eth_led} LOC=A5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {eth_led} LOC=A5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {eth_mdc} LOC=G20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 76)] | Port eth_mdc has been placed at location G20, whose type is share pin.
Executing : def_port {eth_mdc} LOC=G20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {eth_rst_n} LOC=F19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=12 SLEW=FAST PULLUP=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 77)] | Port eth_rst_n has been placed at location F19, whose type is share pin.
Executing : def_port {eth_rst_n} LOC=F19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=12 SLEW=FAST PULLUP=TRUE successfully
Executing : def_port {eth_tx_ctl} LOC=F22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=12 SLEW=FAST PULLUP=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 78)] | Port eth_tx_ctl has been placed at location F22, whose type is share pin.
Executing : def_port {eth_tx_ctl} LOC=F22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=12 SLEW=FAST PULLUP=TRUE successfully
Executing : def_port {eth_txc} LOC=C20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {eth_txc} LOC=C20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {eth_txd[0]} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=12 SLEW=FAST PULLUP=TRUE
Executing : def_port {eth_txd[0]} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=12 SLEW=FAST PULLUP=TRUE successfully
Executing : def_port {eth_txd[1]} LOC=E20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 81)] | Port eth_txd[1] has been placed at location E20, whose type is share pin.
Executing : def_port {eth_txd[1]} LOC=E20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {eth_txd[2]} LOC=E22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 82)] | Port eth_txd[2] has been placed at location E22, whose type is share pin.
Executing : def_port {eth_txd[2]} LOC=E22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {eth_txd[3]} LOC=F21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 83)] | Port eth_txd[3] has been placed at location F21, whose type is share pin.
Executing : def_port {eth_txd[3]} LOC=F21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 84)] | Port g_out[0] has been placed at location M21, whose type is share pin.
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 89)] | Port g_out[5] has been placed at location L19, whose type is share pin.
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 90)] | Port g_out[6] has been placed at location K20, whose type is share pin.
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 91)] | Port g_out[7] has been placed at location L17, whose type is share pin.
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hdmi_int_led} LOC=B2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {hdmi_int_led} LOC=B2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {heart_beat_led} LOC=C5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {heart_beat_led} LOC=C5 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 95)] | Port iic_scl has been placed at location V19, whose type is share pin.
Executing : def_port {iic_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[1]} LOC=R4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[2]} LOC=P6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[3]} LOC=F3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[4]} LOC=V5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[5]} LOC=E4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[6]} LOC=V3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[7]} LOC=D2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[8]} LOC=U4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[9]} LOC=P5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[10]} LOC=P8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[11]} LOC=T4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[12]} LOC=P7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[13]} LOC=P4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_a[14]} LOC=T3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[0]} LOC=F5 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[1]} LOC=W4 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {mem_ba[2]} LOC=N7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cas_n} LOC=H8 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck} LOC=T6 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ck_n} LOC=T5 VCCIO=1.5 IOSTANDARD=HSTL15D_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cke} LOC=Y3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_cs_n} LOC=G6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[0]} LOC=W3 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[1]} LOC=L1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[2]} LOC=K2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[2]} LOC=K2 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_dm[3]} LOC=G1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_dm[3]} LOC=G1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_odt} LOC=G7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_ras_n} LOC=J7 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_rst_n} LOC=C1 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {mem_we_n} LOC=H6 VCCIO=1.5 IOSTANDARD=HSTL15_I DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 128)] | Port pix_clk has been placed at location M22, whose type is share pin.
Executing : def_port {pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 129)] | Port r_out[0] has been placed at location K17, whose type is share pin.
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 134)] | Port r_out[5] has been placed at location H21, whose type is share pin.
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 135)] | Port r_out[6] has been placed at location H22, whose type is share pin.
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 136)] | Port r_out[7] has been placed at location H19, whose type is share pin.
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {start_led} LOC=A2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW OPEN_DRAIN=OFF PULLUP=TRUE
Executing : def_port {start_led} LOC=A2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW OPEN_DRAIN=OFF PULLUP=TRUE successfully
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_in[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 140)] Object 'b_in[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {b_in[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 141)] Object 'b_in[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {b_in[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 142)] Object 'b_in[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {b_in[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {cmos1_data[0]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 148)] Object 'cmos1_data[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos1_data[0]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos1_data[1]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 149)] Object 'cmos1_data[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos1_data[1]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos1_data[2]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 150)] Object 'cmos1_data[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos1_data[2]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos1_data[3]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 151)] Object 'cmos1_data[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos1_data[3]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos1_data[4]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 152)] Object 'cmos1_data[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos1_data[4]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos1_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 153)] Object 'cmos1_data[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos1_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos1_data[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 154)] Object 'cmos1_data[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos1_data[6]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos1_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 155)] Object 'cmos1_data[7]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos1_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos1_href} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 156)] Object 'cmos1_href' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos1_href} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {cmos1_pclk} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 157)] Object 'cmos1_pclk' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos1_pclk} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {cmos1_vsync} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 158)] Object 'cmos1_vsync' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos1_vsync} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {cmos2_data[0]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 159)] Object 'cmos2_data[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[0]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos2_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 160)] Object 'cmos2_data[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos2_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 161)] Object 'cmos2_data[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos2_data[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 162)] Object 'cmos2_data[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[3]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos2_data[4]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 163)] Object 'cmos2_data[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[4]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos2_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 164)] Object 'cmos2_data[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos2_data[6]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 165)] Object 'cmos2_data[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[6]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos2_data[7]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 166)] Object 'cmos2_data[7]' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_data[7]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Executing : def_port {cmos2_href} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 167)] Object 'cmos2_href' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_href} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {cmos2_pclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 168)] Object 'cmos2_pclk' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_pclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {cmos2_vsync} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 169)] Object 'cmos2_vsync' is dangling, which has no connection. it will be ignored.
Executing : def_port {cmos2_vsync} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {de_in} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {de_in} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {eth2_rx_ctl} LOC=F9 VCCIO=1.2 IOSTANDARD=LVCMOS12 PULLUP=TRUE
Executing : def_port {eth2_rx_ctl} LOC=F9 VCCIO=1.2 IOSTANDARD=LVCMOS12 PULLUP=TRUE successfully
Executing : def_port {eth2_rxc} LOC=F14 VCCIO=1.2 IOSTANDARD=LVCMOS12 HYS_DRIVE_MODE=NOHYS PULLUP=TRUE
Executing : def_port {eth2_rxc} LOC=F14 VCCIO=1.2 IOSTANDARD=LVCMOS12 HYS_DRIVE_MODE=NOHYS PULLUP=TRUE successfully
Executing : def_port {eth2_rxd[0]} LOC=H10 VCCIO=1.2 IOSTANDARD=LVCMOS12 HYS_DRIVE_MODE=NOHYS PULLUP=TRUE
Executing : def_port {eth2_rxd[0]} LOC=H10 VCCIO=1.2 IOSTANDARD=LVCMOS12 HYS_DRIVE_MODE=NOHYS PULLUP=TRUE successfully
Executing : def_port {eth2_rxd[1]} LOC=H11 VCCIO=1.2 IOSTANDARD=LVCMOS12 HYS_DRIVE_MODE=NOHYS PULLUP=TRUE
Executing : def_port {eth2_rxd[1]} LOC=H11 VCCIO=1.2 IOSTANDARD=LVCMOS12 HYS_DRIVE_MODE=NOHYS PULLUP=TRUE successfully
Executing : def_port {eth2_rxd[2]} LOC=G13 VCCIO=1.2 IOSTANDARD=LVCMOS12 PULLUP=TRUE
Executing : def_port {eth2_rxd[2]} LOC=G13 VCCIO=1.2 IOSTANDARD=LVCMOS12 PULLUP=TRUE successfully
Executing : def_port {eth2_rxd[3]} LOC=H13 VCCIO=1.2 IOSTANDARD=LVCMOS12 PULLUP=TRUE
Executing : def_port {eth2_rxd[3]} LOC=H13 VCCIO=1.2 IOSTANDARD=LVCMOS12 PULLUP=TRUE successfully
Executing : def_port {eth_rx_ctl} LOC=B21 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {eth_rx_ctl} LOC=B21 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {eth_rxc} LOC=M19 VCCIO=3.3 IOSTANDARD=LVTTL33 PULLUP=TRUE
Executing : def_port {eth_rxc} LOC=M19 VCCIO=3.3 IOSTANDARD=LVTTL33 PULLUP=TRUE successfully
Executing : def_port {eth_rxd[0]} LOC=B22 VCCIO=3.3 IOSTANDARD=LVTTL33 PULLUP=TRUE
Executing : def_port {eth_rxd[0]} LOC=B22 VCCIO=3.3 IOSTANDARD=LVTTL33 PULLUP=TRUE successfully
Executing : def_port {eth_rxd[1]} LOC=D21 VCCIO=3.3 IOSTANDARD=LVTTL33 PULLUP=TRUE
Executing : def_port {eth_rxd[1]} LOC=D21 VCCIO=3.3 IOSTANDARD=LVTTL33 PULLUP=TRUE successfully
Executing : def_port {eth_rxd[2]} LOC=D22 VCCIO=3.3 IOSTANDARD=LVTTL33 PULLUP=TRUE
Executing : def_port {eth_rxd[2]} LOC=D22 VCCIO=3.3 IOSTANDARD=LVTTL33 PULLUP=TRUE successfully
Executing : def_port {eth_rxd[3]} LOC=F18 VCCIO=3.3 IOSTANDARD=LVTTL33 PULLUP=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 182)] | Port eth_rxd[3] has been placed at location F18, whose type is share pin.
Executing : def_port {eth_rxd[3]} LOC=F18 VCCIO=3.3 IOSTANDARD=LVTTL33 PULLUP=TRUE successfully
Executing : def_port {g_in[0]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 183)] Object 'g_in[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[0]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 184)] Object 'g_in[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[2]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 185)] | Port g_in[2] has been placed at location W18, whose type is share pin.
Executing : def_port {g_in[2]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[3]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 186)] | Port g_in[3] has been placed at location AB19, whose type is share pin.
Executing : def_port {g_in[3]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[4]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 187)] | Port g_in[4] has been placed at location AA18, whose type is share pin.
Executing : def_port {g_in[4]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[5]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 188)] | Port g_in[5] has been placed at location AB18, whose type is share pin.
Executing : def_port {g_in[5]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[6]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {g_in[6]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[7]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {g_in[7]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hs_in} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 191)] Object 'hs_in' is dangling, which has no connection. it will be ignored.
Executing : def_port {hs_in} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {pixclk_in} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 192)] | Port pixclk_in has been placed at location AA12, whose type is share pin.
Executing : def_port {pixclk_in} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[0]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 193)] Object 'r_in[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[0]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[1]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 194)] Object 'r_in[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[1]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[2]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [W:/FinalFantasy/finalfantasy/device_map/hdmi_ddr_ov5640_top.pcf(line number: 195)] Object 'r_in[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[2]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[3]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[3]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[4]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[4]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[5]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[5]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[6]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[6]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[7]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[7]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {vs_in} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {vs_in} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_inst_site {u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3
Executing : def_inst_site {u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q} CLMA_150_192 FF3 successfully
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll} PLL_158_199 successfully
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179
Executing : def_inst_site {u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll} PLL_158_179 successfully
W: ConstraintEditor-4019: Port 'cmos_init_done[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'eth2_led' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l2txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l2txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckn_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckp_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rst_n' unspecified I/O constraint.
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer CARRY group, base inst: frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm, insts:2.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Mapping instance u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll to PLL_158_303.
Mapping instance u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll to PLL_158_75.
Mapping instance u_hsst_core/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst to HSST_88_340.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 to DQSL_6_28.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 to DQSL_6_348.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 to DQSL_6_100.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 to DQSL_6_304.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_152.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_180.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_224.
Mapping instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0 to DQSL_6_276.
Phase 1.1 1st GP placement started.
Design Utilization : 23%.
Wirelength after clock region global placement is 66536.
1st GP placement takes 2.27 sec.

Phase 1.2 Clock placement started.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate to IOCKGATE_6_188.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate to IOCKGATE_6_312.
Mapping instance u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate to IOCKGATE_6_64.
Mapping instance u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv to IOCKDIV_6_323.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_118.
Mapping instance clkgate_12/gopclkgate to IOCKGATE_6_322.
Mapping instance u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg to USCM_84_108.
Mapping instance u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg to USCM_84_109.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_111.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_112.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_113.
Mapping instance u_DDR3_50H/u_clkbufg/gopclkbufg to USCM_84_114.
Mapping instance clkbufg_9/gopclkbufg to USCM_84_115.
Mapping instance clkbufg_10/gopclkbufg to USCM_84_116.
Mapping instance u_DDR3_50H/u_clkbufg_gate/gopclkbufg to USCM_84_117.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_8/gopclkbufg to USCM_84_119.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_11/gopclkbufg to USCM_84_120.
Clock placement takes 0.02 sec.

Pre global placement takes 2.36 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst SFP_TX_DISABLE0_obuf/opit_1 on IOL_227_374.
Placed fixed group with base inst SFP_TX_DISABLE1_obuf/opit_1 on IOL_247_373.
Placed fixed group with base inst b_in_ibuf[3]/opit_1 on IOL_215_5.
Placed fixed group with base inst b_in_ibuf[4]/opit_1 on IOL_215_6.
Placed fixed group with base inst b_in_ibuf[5]/opit_1 on IOL_203_5.
Placed fixed group with base inst b_in_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst b_in_ibuf[7]/opit_1 on IOL_223_5.
Placed fixed group with base inst b_out_obuf[0]/opit_1 on IOL_327_150.
Placed fixed group with base inst b_out_obuf[1]/opit_1 on IOL_327_149.
Placed fixed group with base inst b_out_obuf[2]/opit_1 on IOL_327_166.
Placed fixed group with base inst b_out_obuf[3]/opit_1_OQ on IOL_327_165.
Placed fixed group with base inst b_out_obuf[4]/opit_1_OQ on IOL_327_170.
Placed fixed group with base inst b_out_obuf[5]/opit_1_OQ on IOL_327_169.
Placed fixed group with base inst b_out_obuf[6]/opit_1_OQ on IOL_327_137.
Placed fixed group with base inst b_out_obuf[7]/opit_1_OQ on IOL_327_138.
Placed fixed group with base inst cmos1_reset_obuf/opit_1 on IOL_123_6.
Placed fixed group with base inst cmos1_scl_iobuf/opit_1 on IOL_159_6.
Placed fixed group with base inst cmos2_reset_obuf/opit_1 on IOL_23_5.
Placed fixed group with base inst cmos2_scl_iobuf/opit_1 on IOL_95_5.
Placed fixed group with base inst cmos_init_done_obuf[0]/opit_1 on IOL_35_374.
Placed fixed group with base inst coms1_reg_config.u1.i2c_sdat_tri/opit_1 on IOL_167_6.
Placed fixed group with base inst coms2_reg_config.u1.i2c_sdat_tri/opit_1 on IOL_115_6.
Placed fixed group with base inst ddr_init_done_obuf/opit_1 on IOL_35_373.
Placed fixed group with base inst de_in_ibuf/opit_1 on IOL_219_5.
Placed fixed group with base inst de_out_obuf/opit_1 on IOL_327_141.
Placed fixed group with base inst debug_led2/opit_1 on IOL_47_374.
Placed fixed group with base inst eth2_rst_n_obuf/opit_1 on IOL_319_374.
Placed fixed group with base inst eth2_rxc_ibuf/opit_1 on IOL_243_374.
Placed fixed group with base inst eth_led/opit_1 on IOL_67_373.
Placed fixed group with base inst eth_mdc/opit_1 on IOL_327_246.
Placed fixed group with base inst eth_mdio/opit_1 on IOL_327_245.
Placed fixed group with base inst eth_rst_n_obuf/opit_1 on IOL_327_369.
Placed fixed group with base inst eth_rxc_ibuf/opit_1 on IOL_327_217.
Placed fixed group with base inst g_in_ibuf[2]/opit_1 on IOL_319_5.
Placed fixed group with base inst g_in_ibuf[3]/opit_1 on IOL_243_5.
Placed fixed group with base inst g_in_ibuf[4]/opit_1 on IOL_227_6.
Placed fixed group with base inst g_in_ibuf[5]/opit_1 on IOL_227_5.
Placed fixed group with base inst g_in_ibuf[6]/opit_1 on IOL_283_5.
Placed fixed group with base inst g_in_ibuf[7]/opit_1 on IOL_283_6.
Placed fixed group with base inst g_out_obuf[0]/opit_1 on IOL_327_202.
Placed fixed group with base inst g_out_obuf[1]/opit_1 on IOL_327_110.
Placed fixed group with base inst g_out_obuf[2]/opit_1_OQ on IOL_327_109.
Placed fixed group with base inst g_out_obuf[3]/opit_1_OQ on IOL_327_122.
Placed fixed group with base inst g_out_obuf[4]/opit_1_OQ on IOL_327_121.
Placed fixed group with base inst g_out_obuf[5]/opit_1_OQ on IOL_327_233.
Placed fixed group with base inst g_out_obuf[6]/opit_1_OQ on IOL_327_234.
Placed fixed group with base inst g_out_obuf[7]/opit_1_OQ on IOL_327_241.
Placed fixed group with base inst hdmi_int_led_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst heart_beat_led_obuf/opit_1 on IOL_67_374.
Placed fixed group with base inst hs_out_obuf/opit_1 on IOL_327_142.
Placed fixed group with base inst iic_scl_obuf/opit_1 on IOL_327_26.
Placed fixed group with base inst iic_tx_scl_obuf/opit_1 on IOL_327_46.
Placed fixed group with base inst mem_rst_n_obuf/opit_1 on IOL_7_369.
Placed fixed group with base inst ms72xx_ctl.iic_sda_tri/opit_1 on IOL_327_25.
Placed fixed group with base inst ms72xx_ctl.iic_tx_sda_tri/opit_1 on IOL_327_45.
Placed fixed group with base inst pix_clk_obuf/opit_1 on IOL_327_201.
Placed fixed group with base inst pixclk_in_ibuf/opit_1 on IOL_163_6.
Placed fixed group with base inst r_in_ibuf[3]/opit_1 on IOL_291_5.
Placed fixed group with base inst r_in_ibuf[4]/opit_1 on IOL_275_6.
Placed fixed group with base inst r_in_ibuf[5]/opit_1 on IOL_275_5.
Placed fixed group with base inst r_in_ibuf[6]/opit_1 on IOL_199_6.
Placed fixed group with base inst r_in_ibuf[7]/opit_1 on IOL_199_5.
Placed fixed group with base inst r_out_obuf[0]/opit_1 on IOL_327_242.
Placed fixed group with base inst r_out_obuf[1]/opit_1 on IOL_327_209.
Placed fixed group with base inst r_out_obuf[2]/opit_1 on IOL_327_229.
Placed fixed group with base inst r_out_obuf[3]/opit_1_OQ on IOL_327_230.
Placed fixed group with base inst r_out_obuf[4]/opit_1_OQ on IOL_327_213.
Placed fixed group with base inst r_out_obuf[5]/opit_1_OQ on IOL_327_238.
Placed fixed group with base inst r_out_obuf[6]/opit_1_OQ on IOL_327_237.
Placed fixed group with base inst r_out_obuf[7]/opit_1_OQ on IOL_327_273.
Placed fixed group with base inst rstn_out_obuf/opit_1 on IOL_327_42.
Placed fixed group with base inst start_led/opit_1 on IOL_19_373.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_162.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_161.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_165.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_141.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_166.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_142.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_137.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_146.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_149.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_174.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_201.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_170.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_202.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_173.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_205.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_209.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_210.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_177.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_206.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_233.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_238.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_241.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_218.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_234.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_217.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_242.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_214.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_229.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_237.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_285.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_270.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_289.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_269.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_286.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_262.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_261.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO on IOL_7_265.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O on IOL_7_273.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_outbuft_dm/opit_1_IOL on IOL_7_266.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_0/opit_1_IOL on IOL_7_93.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_1/opit_1_IOL on IOL_7_122.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_2/opit_1_IOL on IOL_7_117.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_3/opit_1_IOL on IOL_7_297.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_4/opit_1_IOL on IOL_7_37.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_5/opit_1_IOL on IOL_7_298.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_6/opit_1_IOL on IOL_7_38.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_7/opit_1_IOL on IOL_7_293.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_8/opit_1_IOL on IOL_7_113.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_9/opit_1_IOL on IOL_7_41.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_10/opit_1_IOL on IOL_7_18.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_11/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_12/opit_1_IOL on IOL_7_118.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_13/opit_1_IOL on IOL_7_42.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_14/opit_1_IOL on IOL_7_121.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba0/opit_1_IOL on IOL_7_365.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL on IOL_7_21.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba2/opit_1_IOL on IOL_7_94.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_casn/opit_1_IOL on IOL_7_362.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL on IOL_7_22.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_csn/opit_1_IOL on IOL_7_366.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_odt/opit_1_IOL on IOL_7_358.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_rasn/opit_1_IOL on IOL_7_361.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuft_wen/opit_1_IOL on IOL_7_357.
Placed fixed group with base inst u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3_IOL on IOL_7_25.
Placed fixed group with base inst u_video_trans_eth.e_mdc/opit_1 on IOL_319_373.
Placed fixed group with base inst u_video_trans_eth.e_mdio/opit_1 on IOL_315_374.
Placed fixed group with base inst u_video_trans_eth/util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL on IOL_311_374.
Placed fixed group with base inst u_video_trans_eth/util_gmii_to_rgmii_m0/gtp_outbuft2/opit_1_IOL on IOL_311_373.
Placed fixed group with base inst u_video_trans_eth/util_gmii_to_rgmii_m0/gtp_outbuft3/opit_1_IOL on IOL_323_373.
Placed fixed group with base inst u_video_trans_eth/util_gmii_to_rgmii_m0/gtp_outbuft4/opit_1_IOL on IOL_323_374.
Placed fixed group with base inst u_video_trans_eth/util_gmii_to_rgmii_m0/gtp_outbuft5/opit_1_IOL on IOL_299_373.
Placed fixed group with base inst u_video_trans_eth/util_gmii_to_rgmii_m0/gtp_outbuft6/opit_1_IOL on IOL_299_374.
Placed fixed group with base inst u_video_trans_eth/util_gmii_to_rgmii_m0/igddr1/gateigddr_IOL on IOL_75_374.
Placed fixed group with base inst u_video_trans_eth/util_gmii_to_rgmii_m0/igddr2/gateigddr_IOL on IOL_75_373.
Placed fixed group with base inst u_video_trans_eth/util_gmii_to_rgmii_m0/igddr3/gateigddr_IOL on IOL_251_373.
Placed fixed group with base inst u_video_trans_eth/util_gmii_to_rgmii_m0/igddr4/gateigddr_IOL on IOL_251_374.
Placed fixed group with base inst u_video_trans_eth/util_gmii_to_rgmii_m0/igddr5/gateigddr_IOL on IOL_71_373.
Placed fixed group with base inst u_video_trans_eth_2/util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL on IOL_327_269.
Placed fixed group with base inst u_video_trans_eth_2/util_gmii_to_rgmii_m0/gtp_outbuft2/opit_1_IOL on IOL_327_270.
Placed fixed group with base inst u_video_trans_eth_2/util_gmii_to_rgmii_m0/gtp_outbuft3/opit_1_IOL on IOL_327_265.
Placed fixed group with base inst u_video_trans_eth_2/util_gmii_to_rgmii_m0/gtp_outbuft4/opit_1_IOL on IOL_327_266.
Placed fixed group with base inst u_video_trans_eth_2/util_gmii_to_rgmii_m0/gtp_outbuft5/opit_1_IOL on IOL_327_293.
Placed fixed group with base inst u_video_trans_eth_2/util_gmii_to_rgmii_m0/gtp_outbuft6/opit_1_IOL on IOL_327_294.
Placed fixed group with base inst u_video_trans_eth_2/util_gmii_to_rgmii_m0/igddr1/gateigddr_IOL on IOL_327_361.
Placed fixed group with base inst u_video_trans_eth_2/util_gmii_to_rgmii_m0/igddr2/gateigddr_IOL on IOL_327_290.
Placed fixed group with base inst u_video_trans_eth_2/util_gmii_to_rgmii_m0/igddr3/gateigddr_IOL on IOL_327_289.
Placed fixed group with base inst u_video_trans_eth_2/util_gmii_to_rgmii_m0/igddr4/gateigddr_IOL on IOL_327_370.
Placed fixed group with base inst u_video_trans_eth_2/util_gmii_to_rgmii_m0/igddr5/gateigddr_IOL on IOL_327_362.
Placed fixed group with base inst vs_in_ibuf/opit_1 on IOL_211_5.
Placed fixed group with base inst vs_out_obuf/opit_1 on IOL_327_146.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q on CLMA_150_192.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_118.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_111.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_113.
Placed fixed instance clkbufg_8/gopclkbufg on USCM_84_119.
Placed fixed instance clkbufg_9/gopclkbufg on USCM_84_115.
Placed fixed instance clkbufg_10/gopclkbufg on USCM_84_116.
Placed fixed instance clkbufg_11/gopclkbufg on USCM_84_120.
Placed fixed instance clkgate_12/gopclkgate on IOCKGATE_6_322.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv on IOCKDIV_6_323.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate on IOCKGATE_6_312.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate on IOCKGATE_6_188.
Placed fixed instance u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate on IOCKGATE_6_64.
Placed fixed instance u_DDR3_50H/u_clkbufg/gopclkbufg on USCM_84_114.
Placed fixed instance u_DDR3_50H/u_clkbufg_gate/gopclkbufg on USCM_84_117.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0 on DQSL_6_28.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0 on DQSL_6_348.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0 on DQSL_6_100.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0 on DQSL_6_304.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_152.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_180.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_224.
Placed fixed instance u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0 on DQSL_6_276.
Placed fixed instance u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll on PLL_158_199.
Placed fixed instance u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll on PLL_158_179.
Placed fixed instance u_hsst_core/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst on HSST_88_340.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance u_video_trans_eth/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg on USCM_84_109.
Placed fixed instance u_video_trans_eth/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll on PLL_158_303.
Placed fixed instance u_video_trans_eth_2/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg on USCM_84_108.
Placed fixed instance u_video_trans_eth_2/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll on PLL_158_75.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Placed fixed instance BKCL_auto_3 on BKCL_0_184.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_28.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_348.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_100.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0(gopDQS_DDC) on DQSL_6_304.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_152.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_180.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_224.
Placed instance u_DDR3_50H/u_ddrphy_top/I_GTP_DLL/gopdll(gopDLL) on DLL_7_186, and placed u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0(gopDQS_DDC) on DQSL_6_276.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -3650.
	13 iterations finished.
	Final slack 399.
Super clustering done.
Design Utilization : 23%.
2nd GP placement takes 2.02 sec.

Wirelength after global placement is 71679.
Global placement takes 2.02 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 79336.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -3650.
	13 iterations finished.
	Final slack 399.
Super clustering done.
Design Utilization : 23%.
3rd GP placement takes 2.20 sec.

Wirelength after post global placement is 74914.
Post global placement takes 2.20 sec.

Phase 4 Legalization started.
The average distance in LP is 1.444578.
Wirelength after legalization is 96593.
Legalization takes 0.09 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 1260.
Replication placement takes 0.09 sec.

Wirelength after replication placement is 96593.
Phase 5.2 DP placement started.
Legalized cost 1260.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.17 sec.

Wirelength after detailed placement is 96593.
Timing-driven detailed placement takes 0.27 sec.

Worst slack is 1260, TNS after placement is 0.
Placement done.
Total placement takes 8.17 sec.
Finished placement. (CPU time elapsed 0h:00m:08s)

Routing started.
Building routing graph takes 0.30 sec.
Worst slack is 1260, TNS before global route is 0.
Processing design graph takes 0.11 sec.
Total memory for routing:
	125.771173 M.
Total nets for routing : 17892.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 80 nets, it takes 0.00 sec.
Unrouted nets 95 at the end of iteration 0.
Unrouted nets 63 at the end of iteration 1.
Unrouted nets 52 at the end of iteration 2.
Unrouted nets 39 at the end of iteration 3.
Unrouted nets 38 at the end of iteration 4.
Unrouted nets 31 at the end of iteration 5.
Unrouted nets 22 at the end of iteration 6.
Unrouted nets 22 at the end of iteration 7.
Unrouted nets 18 at the end of iteration 8.
Unrouted nets 17 at the end of iteration 9.
Unrouted nets 16 at the end of iteration 10.
Unrouted nets 17 at the end of iteration 11.
Unrouted nets 13 at the end of iteration 12.
Unrouted nets 10 at the end of iteration 13.
Unrouted nets 10 at the end of iteration 14.
Unrouted nets 10 at the end of iteration 15.
Unrouted nets 11 at the end of iteration 16.
Unrouted nets 8 at the end of iteration 17.
Unrouted nets 8 at the end of iteration 18.
Unrouted nets 6 at the end of iteration 19.
Unrouted nets 6 at the end of iteration 20.
Unrouted nets 5 at the end of iteration 21.
Unrouted nets 5 at the end of iteration 22.
Unrouted nets 4 at the end of iteration 23.
Unrouted nets 4 at the end of iteration 24.
Unrouted nets 3 at the end of iteration 25.
Unrouted nets 3 at the end of iteration 26.
Unrouted nets 4 at the end of iteration 27.
Unrouted nets 3 at the end of iteration 28.
Unrouted nets 3 at the end of iteration 29.
Unrouted nets 3 at the end of iteration 30.
Unrouted nets 3 at the end of iteration 31.
Unrouted nets 3 at the end of iteration 32.
Unrouted nets 3 at the end of iteration 33.
Unrouted nets 3 at the end of iteration 34.
Unrouted nets 3 at the end of iteration 35.
Unrouted nets 3 at the end of iteration 36.
Unrouted nets 3 at the end of iteration 37.
Unrouted nets 3 at the end of iteration 38.
Unrouted nets 4 at the end of iteration 39.
Unrouted nets 3 at the end of iteration 40.
Unrouted nets 1 at the end of iteration 41.
Unrouted nets 1 at the end of iteration 42.
Unrouted nets 1 at the end of iteration 43.
Unrouted nets 1 at the end of iteration 44.
Unrouted nets 1 at the end of iteration 45.
Unrouted nets 1 at the end of iteration 46.
Unrouted nets 1 at the end of iteration 47.
Unrouted nets 1 at the end of iteration 48.
Unrouted nets 0 at the end of iteration 49.
Global Routing step 2 processed 336 nets, it takes 0.17 sec.
Unrouted nets 207 at the end of iteration 0.
Unrouted nets 66 at the end of iteration 1.
Unrouted nets 36 at the end of iteration 2.
Unrouted nets 16 at the end of iteration 3.
Unrouted nets 3 at the end of iteration 4.
Unrouted nets 1 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 0 at the end of iteration 7.
Global Routing step 3 processed 465 nets, it takes 0.11 sec.
Global routing takes 0.28 sec.
Total 19351 subnets.
