

================================================================
== Vitis HLS Report for 'dataflow_in_loop_PROCESSOR'
================================================================
* Date:           Tue Dec  7 23:34:37 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.297 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       72|       72| 0.720 us | 0.720 us |   54|   54| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%temp_output_V1_c = alloca i64"   --->   Operation 6 'alloca' 'temp_output_V1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 36> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%input_signal_c = alloca i64"   --->   Operation 7 'alloca' 'input_signal_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%call_ln728 = call void @Block_entry_proc_proc13, i32 %input_signal, i32 %input_signal_c"   --->   Operation 8 'call' 'call_ln728' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln33 = call void @filter, i32 %input_signal_c, i36 %temp_output_V1_c, i36 %shift_signal_even_V_10, i36 %shift_signal_even_V_9, i36 %shift_signal_even_V_8, i36 %shift_signal_even_V_7, i36 %shift_signal_even_V_6, i36 %shift_signal_even_V_5, i36 %shift_signal_even_V_4, i36 %shift_signal_even_V_3, i36 %shift_signal_even_V_2, i36 %shift_signal_even_V_1, i36 %shift_signal_even_V_0, void %call_ln728, void %call_ln728" [e2e_system.cpp:33]   --->   Operation 9 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln33 = call void @filter, i32 %input_signal_c, i36 %temp_output_V1_c, i36 %shift_signal_even_V_10, i36 %shift_signal_even_V_9, i36 %shift_signal_even_V_8, i36 %shift_signal_even_V_7, i36 %shift_signal_even_V_6, i36 %shift_signal_even_V_5, i36 %shift_signal_even_V_4, i36 %shift_signal_even_V_3, i36 %shift_signal_even_V_2, i36 %shift_signal_even_V_1, i36 %shift_signal_even_V_0, void %call_ln728, void %call_ln728" [e2e_system.cpp:33]   --->   Operation 10 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln34 = call void @correlator, i36 %correlators_output_V, i36 %temp_output_V1_c, i36 %temp_input_V_29, i36 %temp_input_V_28, i36 %temp_input_V_27, i36 %temp_input_V_26, i36 %temp_input_V_25, i36 %temp_input_V_24, i36 %temp_input_V_23, i36 %temp_input_V_22, i36 %temp_input_V_21, i36 %temp_input_V_20, i36 %temp_input_V_19, i36 %temp_input_V_18, i36 %temp_input_V_17, i36 %temp_input_V_16, i36 %temp_input_V_15, i36 %temp_input_V_14, i36 %temp_input_V_13, i36 %temp_input_V_12, i36 %temp_input_V_11, i36 %temp_input_V_10, i36 %temp_input_V_9, i36 %temp_input_V_8, i36 %temp_input_V_7, i36 %temp_input_V_6, i36 %temp_input_V_5, i36 %temp_input_V_4, i36 %temp_input_V_3, i36 %temp_input_V_2, i36 %temp_input_V_1, i36 %temp_input_V_0, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30, void %call_ln33, void %call_ln33" [e2e_system.cpp:34]   --->   Operation 11 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 12 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln32 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_0" [e2e_system.cpp:32]   --->   Operation 12 'specdataflowpipeline' 'specdataflowpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 13 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @input_signal_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %input_signal_c, i32 %input_signal_c"   --->   Operation 13 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln728 = specinterface void @_ssdm_op_SpecInterface, i32 %input_signal_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln728' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "%empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @temp_output_OC_V1_c_str, i32, void @p_str, void @p_str, i32, i32, i36 %temp_output_V1_c, i36 %temp_output_V1_c"   --->   Operation 15 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i36 %temp_output_V1_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln34 = call void @correlator, i36 %correlators_output_V, i36 %temp_output_V1_c, i36 %temp_input_V_29, i36 %temp_input_V_28, i36 %temp_input_V_27, i36 %temp_input_V_26, i36 %temp_input_V_25, i36 %temp_input_V_24, i36 %temp_input_V_23, i36 %temp_input_V_22, i36 %temp_input_V_21, i36 %temp_input_V_20, i36 %temp_input_V_19, i36 %temp_input_V_18, i36 %temp_input_V_17, i36 %temp_input_V_16, i36 %temp_input_V_15, i36 %temp_input_V_14, i36 %temp_input_V_13, i36 %temp_input_V_12, i36 %temp_input_V_11, i36 %temp_input_V_10, i36 %temp_input_V_9, i36 %temp_input_V_8, i36 %temp_input_V_7, i36 %temp_input_V_6, i36 %temp_input_V_5, i36 %temp_input_V_4, i36 %temp_input_V_3, i36 %temp_input_V_2, i36 %temp_input_V_1, i36 %temp_input_V_0, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30, void %call_ln33, void %call_ln33" [e2e_system.cpp:34]   --->   Operation 17 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [e2e_system.cpp:34]   --->   Operation 18 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	'alloca' operation ('input_signal_c') [108]  (0 ns)
	'call' operation ('call_ln728') to 'Block_entry_proc_proc13' [112]  (3.63 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
