
*** Running vivado
    with args -log openmips_min_sopc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source openmips_min_sopc.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source openmips_min_sopc.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/TJU/ComputerSystem/MySystem/MySystem.srcs/utils_1/imports/synth_1/openmips_min_sopc.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/TJU/ComputerSystem/MySystem/MySystem.srcs/utils_1/imports/synth_1/openmips_min_sopc.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top openmips_min_sopc -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 980
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/temp_wyc/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'rf_overrun', assumed default net type 'wire' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/uart_regs.v:400]
INFO: [Synth 8-11241] undeclared symbol 'rf_push_pulse', assumed default net type 'wire' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/uart_regs.v:400]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1267.648 ; gain = 409.523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'openmips_min_sopc' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/openmips_min_sopc.v:3]
INFO: [Synth 8-6157] synthesizing module 'openmips' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/openmips.v:3]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/pc_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/pc_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'if_id' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/if_id.v:3]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/if_id.v:3]
INFO: [Synth 8-6157] synthesizing module 'id' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/id.v:3]
INFO: [Synth 8-6155] done synthesizing module 'id' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/id.v:3]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/regfile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/id_ex.v:3]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/id_ex.v:3]
INFO: [Synth 8-6157] synthesizing module 'ex' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/ex.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ex' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/ex.v:3]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/ex_mem.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/ex_mem.v:3]
INFO: [Synth 8-6157] synthesizing module 'mem' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/mem.v:1]
INFO: [Synth 8-226] default block is never used [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/mem.v:146]
INFO: [Synth 8-226] default block is never used [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/mem.v:172]
INFO: [Synth 8-226] default block is never used [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/mem.v:242]
INFO: [Synth 8-226] default block is never used [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/mem.v:265]
INFO: [Synth 8-226] default block is never used [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/mem.v:297]
INFO: [Synth 8-226] default block is never used [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/mem.v:343]
INFO: [Synth 8-226] default block is never used [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/mem.v:369]
INFO: [Synth 8-6155] done synthesizing module 'mem' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/mem_wb.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/mem_wb.v:3]
INFO: [Synth 8-6157] synthesizing module 'hilo_reg' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/hilo_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'hilo_reg' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/hilo_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/ctrl.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/ctrl.v:3]
INFO: [Synth 8-6157] synthesizing module 'div' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'div' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/div.v:1]
INFO: [Synth 8-6157] synthesizing module 'LLbit_reg' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/LLbit_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'LLbit_reg' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/LLbit_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'cp0_reg' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/cp0_reg.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/cp0_reg.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/cp0_reg.v:95]
INFO: [Synth 8-6155] done synthesizing module 'cp0_reg' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/cp0_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'wishbone_bus_if' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/wishbone_bus_if.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wishbone_bus_if' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/wishbone_bus_if.v:1]
INFO: [Synth 8-6155] done synthesizing module 'openmips' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/openmips.v:3]
INFO: [Synth 8-6157] synthesizing module 'gpio_top' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/gpio/gpio_top.v:115]
INFO: [Synth 8-6155] done synthesizing module 'gpio_top' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/gpio/gpio_top.v:115]
INFO: [Synth 8-6157] synthesizing module 'flash_rom' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/flash_rom.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/flash_rom.v:133]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/flash_rom.v:414]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [D:/temp_wyc/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131814]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 10.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (0#1) [D:/temp_wyc/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131814]
INFO: [Synth 8-6155] done synthesizing module 'flash_rom' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/flash_rom.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/uart_top.v:140]
INFO: [Synth 8-251] () UART INFO: Data bus width is 32. Debug Interface present.
 [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/uart_top.v:329]
INFO: [Synth 8-251] () UART INFO: Doesn't have baudrate output
 [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/uart_top.v:334]
INFO: [Synth 8-6157] synthesizing module 'uart_wb' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/uart_wb.v:142]
INFO: [Synth 8-6155] done synthesizing module 'uart_wb' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/uart_wb.v:142]
INFO: [Synth 8-6157] synthesizing module 'uart_regs' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/uart_regs.v:231]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/uart_transmitter.v:154]
INFO: [Synth 8-6157] synthesizing module 'uart_tfifo' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/uart_tfifo.v:144]
INFO: [Synth 8-6157] synthesizing module 'raminfr' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/raminfr.v:83]
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'raminfr' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/raminfr.v:83]
INFO: [Synth 8-6155] done synthesizing module 'uart_tfifo' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/uart_tfifo.v:144]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/uart_transmitter.v:154]
INFO: [Synth 8-6157] synthesizing module 'uart_sync_flops' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/uart_sync_flops.v:71]
	Parameter width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'uart_sync_flops' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/uart_sync_flops.v:71]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/uart_receiver.v:198]
INFO: [Synth 8-6157] synthesizing module 'uart_rfifo' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/uart_rfifo.v:150]
	Parameter fifo_width bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rfifo' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/uart_rfifo.v:150]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/uart_receiver.v:198]
INFO: [Synth 8-6155] done synthesizing module 'uart_regs' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/uart_regs.v:231]
INFO: [Synth 8-6157] synthesizing module 'uart_debug_if' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/uart_debug_if.v:89]
INFO: [Synth 8-6155] done synthesizing module 'uart_debug_if' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/uart_debug_if.v:89]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/uart_top.v:140]
INFO: [Synth 8-6157] synthesizing module 'DDR2' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/ddr/DDR2.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/TJU/ComputerSystem/MySystem/MySystem.runs/synth_1/.Xil/Vivado-16940-LAPTOP-MGRUHPKO/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.runs/synth_1/.Xil/Vivado-16940-LAPTOP-MGRUHPKO/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'Ram2Ddr' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/ddr/Ram2Ddr.vhd:63]
INFO: [Synth 8-3491] module 'mig_7series_0' declared at 'D:/TJU/ComputerSystem/MySystem/MySystem.runs/synth_1/.Xil/Vivado-16940-LAPTOP-MGRUHPKO/realtime/mig_7series_0_stub.v:5' bound to instance 'Inst_DDR' of component 'mig_7series_0' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/ddr/Ram2Ddr.vhd:196]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_0' [D:/TJU/ComputerSystem/MySystem/MySystem.runs/synth_1/.Xil/Vivado-16940-LAPTOP-MGRUHPKO/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_0' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.runs/synth_1/.Xil/Vivado-16940-LAPTOP-MGRUHPKO/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-614] signal 'calib_complete' is read in the process but is not in the sensitivity list [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/ddr/Ram2Ddr.vhd:436]
INFO: [Synth 8-256] done synthesizing module 'Ram2Ddr' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/ddr/Ram2Ddr.vhd:63]
INFO: [Synth 8-155] case statement is not full and has no default [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/ddr/DDR2.v:208]
INFO: [Synth 8-6155] done synthesizing module 'DDR2' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/ddr/DDR2.v:6]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_top' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_top.v:61]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_master_if' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:61]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:442]
INFO: [Synth 8-226] default block is never used [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:586]
INFO: [Synth 8-226] default block is never used [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:610]
INFO: [Synth 8-226] default block is never used [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:634]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_master_if' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:61]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_slave_if' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:61]
	Parameter pri_sel bound to: 2'b10 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_arb' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:63]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_arb' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:63]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_msel' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_msel.v:61]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_pri_enc' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_pri_enc.v:61]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_pri_dec' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_pri_dec.v:61]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_pri_dec' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_pri_dec.v:61]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_pri_enc' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_pri_enc.v:61]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_msel' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_msel.v:61]
INFO: [Synth 8-226] default block is never used [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:296]
INFO: [Synth 8-226] default block is never used [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:310]
INFO: [Synth 8-226] default block is never used [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:324]
INFO: [Synth 8-226] default block is never used [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:352]
INFO: [Synth 8-226] default block is never used [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:392]
INFO: [Synth 8-226] default block is never used [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:406]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_slave_if' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:61]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_rf' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_rf.v:61]
	Parameter rf_addr bound to: 4'b1111 
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_rf' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_rf.v:61]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_top' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/wb_conmax/wb_conmax_top.v:61]
WARNING: [Synth 8-7071] port 'm0_err_o' of module 'wb_conmax_top' is unconnected for instance 'wb_conmax_top0' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/openmips_min_sopc.v:247]
WARNING: [Synth 8-7071] port 'm0_rty_o' of module 'wb_conmax_top' is unconnected for instance 'wb_conmax_top0' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/openmips_min_sopc.v:247]
WARNING: [Synth 8-7071] port 'm1_err_o' of module 'wb_conmax_top' is unconnected for instance 'wb_conmax_top0' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/openmips_min_sopc.v:247]
WARNING: [Synth 8-7071] port 'm1_rty_o' of module 'wb_conmax_top' is unconnected for instance 'wb_conmax_top0' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/openmips_min_sopc.v:247]
WARNING: [Synth 8-7023] instance 'wb_conmax_top0' of module 'wb_conmax_top' has 242 connections declared, but only 238 given [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/openmips_min_sopc.v:247]
INFO: [Synth 8-6155] done synthesizing module 'openmips_min_sopc' (0#1) [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/openmips_min_sopc.v:3]
WARNING: [Synth 8-6014] Unused sequential element temp_op1_reg was removed.  [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/div.v:54]
WARNING: [Synth 8-6014] Unused sequential element temp_op2_reg was removed.  [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/div.v:60]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/flash_rom.v:126]
WARNING: [Synth 8-6014] Unused sequential element wait_count_reg was removed.  [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/flash_rom.v:128]
WARNING: [Synth 8-6014] Unused sequential element hld_n_reg was removed.  [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/flash_rom.v:109]
WARNING: [Synth 8-6014] Unused sequential element addr_req_reg was removed.  [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/flash_rom.v:435]
WARNING: [Synth 8-6014] Unused sequential element rbit_in_reg was removed.  [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/uart/uart_receiver.v:280]
WARNING: [Synth 8-6014] Unused sequential element ram_ub_int_reg was removed.  [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/ddr/Ram2Ddr.vhd:250]
WARNING: [Synth 8-6014] Unused sequential element ram_lb_int_reg was removed.  [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/ddr/Ram2Ddr.vhd:251]
WARNING: [Synth 8-7137] Register wait_count_reg in module DDR2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/ddr/DDR2.v:214]
WARNING: [Synth 8-7137] Register mem_a_reg in module DDR2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/ddr/DDR2.v:68]
WARNING: [Synth 8-7137] Register mem_dq_i_reg in module DDR2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/ddr/DDR2.v:73]
WARNING: [Synth 8-7137] Register wb_dat_o_reg in module DDR2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/ddr/DDR2.v:256]
WARNING: [Synth 8-3848] Net chipTemp in module/entity DDR2 does not have driver. [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/ddr/DDR2.v:94]
WARNING: [Synth 8-7129] Port ram_ub in module Ram2Ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_lb in module Ram2Ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcr[7] in module uart_receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcr[6] in module uart_receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcr[7] in module uart_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_we_i in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[3] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[2] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[1] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[0] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[31] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[30] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[29] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[28] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[27] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[26] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[25] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[24] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[23] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[22] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[21] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[20] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[19] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[18] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[17] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[16] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[15] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[14] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[13] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[12] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[11] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[10] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[9] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[8] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[7] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[6] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[5] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[4] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[3] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[2] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[1] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[0] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[3] in module mem_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[2] in module mem_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[1] in module mem_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[0] in module mem_wb is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[31] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[30] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[29] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[28] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[27] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[26] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[25] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[24] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[23] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[22] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[21] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[20] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[19] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[18] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[17] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[16] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[15] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[14] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[13] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[7] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[6] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[5] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[4] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[3] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[2] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[1] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[0] in module mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[5] in module ex_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[2] in module ex_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[1] in module ex_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port stall[0] in module ex_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[11] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[10] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[7] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[6] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[5] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[4] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[3] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[2] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[1] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port excepttype_i[0] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[31] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[30] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[29] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[28] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[27] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[26] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[25] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[24] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[23] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[22] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[21] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[20] in module ex is either unconnected or has no load
WARNING: [Synth 8-7129] Port inst_i[19] in module ex is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1424.621 ; gain = 566.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1424.621 ; gain = 566.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1424.621 ; gain = 566.496
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.243 . Memory (MB): peak = 1425.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'DDR2/Ram/Inst_DDR'
Finished Parsing XDC File [d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'DDR2/Ram/Inst_DDR'
Parsing XDC File [d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'DDR2/clk_1'
Finished Parsing XDC File [d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'DDR2/clk_1'
Parsing XDC File [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/constrs_1/new/nexys4ddr.xdc]
WARNING: [Vivado 12-507] No nets matched 'rst_n_IBUF'. [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/constrs_1/new/nexys4ddr.xdc:80]
Finished Parsing XDC File [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/constrs_1/new/nexys4ddr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/constrs_1/new/nexys4ddr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/openmips_min_sopc_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/constrs_1/new/nexys4ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/openmips_min_sopc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/openmips_min_sopc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1533.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1533.445 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/temp_wyc/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1533.445 ; gain = 675.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1533.445 ; gain = 675.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_n[0]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_n[0]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_p[0]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_p[0]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for clk_in. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in. (constraint file  d:/TJU/ComputerSystem/MySystem/MySystem.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for DDR2/Ram/Inst_DDR. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DDR2/clk_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1533.445 ; gain = 675.320
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'div'
INFO: [Synth 8-802] inferred FSM for state register 'wishbone_state_reg' in module 'wishbone_bus_if'
INFO: [Synth 8-802] inferred FSM for state register 'wbstate_reg' in module 'uart_wb'
INFO: [Synth 8-802] inferred FSM for state register 'tstate_reg' in module 'uart_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'uart_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'cState_reg' in module 'Ram2Ddr'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'wb_conmax_arb'
WARNING: [Synth 8-327] inferring latch for variable 'reg2_o_reg' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/id.v:1051]
WARNING: [Synth 8-327] inferring latch for variable 'reg1_o_reg' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/id.v:1018]
WARNING: [Synth 8-327] inferring latch for variable 'excepttype_is_syscall_reg' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/id.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'excepttype_is_eret_reg' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/id.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_reg_read_addr_o_reg' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/ex.v:609]
WARNING: [Synth 8-327] inferring latch for variable 'hilo_temp1_reg' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/ex.v:424]
WARNING: [Synth 8-327] inferring latch for variable 'hilo_temp_o_reg' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/ex.v:414]
WARNING: [Synth 8-327] inferring latch for variable 'cnt_o_reg' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/ex.v:415]
WARNING: [Synth 8-327] inferring latch for variable 'stallreq_for_madd_msub_reg' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/ex.v:416]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_cause_reg' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/mem.v:460]
WARNING: [Synth 8-327] inferring latch for variable 'mem_data_o_reg' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/mem.v:115]
WARNING: [Synth 8-327] inferring latch for variable 'new_pc_reg' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/ctrl.v:24]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'div'
WARNING: [Synth 8-327] inferring latch for variable 'data_o_reg' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/cp0_reg.v:191]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wishbone_state_reg' using encoding 'sequential' in module 'wishbone_bus_if'
WARNING: [Synth 8-327] inferring latch for variable 'cpu_data_o_reg' [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/OpenMIPS/wishbone_bus_if.v:107]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wbstate_reg' using encoding 'one-hot' in module 'uart_wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
              s_pop_byte |                              001 |                              101
            s_send_start |                              010 |                              001
             s_send_byte |                              011 |                              010
           s_send_parity |                              100 |                              011
             s_send_stop |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tstate_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sr_idle |                             0000 |                             0000
            sr_rec_start |                             0001 |                             0001
          sr_rec_prepare |                             0010 |                             0110
              sr_rec_bit |                             0011 |                             0010
              sr_end_bit |                             0100 |                             0111
           sr_rec_parity |                             0101 |                             0011
         sr_ca_lc_parity |                             0110 |                             1000
         sr_check_parity |                             0111 |                             0101
                sr_wait1 |                             1000 |                             1001
             sr_rec_stop |                             1001 |                             0100
                 sr_push |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                           000001 |                              000
                stpreset |                           000010 |                              001
              stsenddata |                           000100 |                              010
              stsetcmdwr |                           001000 |                              100
              stsetcmdrd |                           010000 |                              011
               stwaitcen |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cState_reg' using encoding 'one-hot' in module 'Ram2Ddr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  grant0 |                              000 |                              000
                  grant7 |                              001 |                              111
                  grant6 |                              010 |                              110
                  grant5 |                              011 |                              101
                  grant4 |                              100 |                              100
                  grant3 |                              101 |                              011
                  grant2 |                              110 |                              010
                  grant1 |                              111 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'wb_conmax_arb'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1533.445 ; gain = 675.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 13    
	   2 Input   16 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---XORs : 
	                9 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 54    
	               27 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 22    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 21    
	                1 Bit    Registers := 368   
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   65 Bit        Muxes := 5     
	   4 Input   65 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 10    
	   3 Input   64 Bit        Muxes := 2     
	   4 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 89    
	  34 Input   32 Bit        Muxes := 1     
	  11 Input   32 Bit        Muxes := 3     
	   8 Input   32 Bit        Muxes := 1     
	  33 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 3     
	   3 Input   32 Bit        Muxes := 13    
	   4 Input   32 Bit        Muxes := 7     
	  32 Input   32 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 1     
	  15 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 4     
	   7 Input   24 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	  15 Input   16 Bit        Muxes := 1     
	   6 Input   16 Bit        Muxes := 1     
	  16 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	  11 Input   11 Bit        Muxes := 1     
	   8 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	  33 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 19    
	   4 Input    8 Bit        Muxes := 4     
	  11 Input    8 Bit        Muxes := 2     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 12    
	  11 Input    7 Bit        Muxes := 1     
	   6 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 4     
	   4 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 25    
	  11 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 4     
	   6 Input    5 Bit        Muxes := 3     
	   3 Input    5 Bit        Muxes := 1     
	  15 Input    5 Bit        Muxes := 1     
	  15 Input    4 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 4     
	   3 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 14    
	  11 Input    4 Bit        Muxes := 3     
	   6 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 128   
	  33 Input    3 Bit        Muxes := 5     
	   8 Input    3 Bit        Muxes := 83    
	  35 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 9     
	   4 Input    3 Bit        Muxes := 18    
	   6 Input    3 Bit        Muxes := 5     
	  57 Input    3 Bit        Muxes := 80    
	  33 Input    2 Bit        Muxes := 1     
	  34 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 46    
	   3 Input    2 Bit        Muxes := 3     
	   7 Input    2 Bit        Muxes := 1     
	  15 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 436   
	  35 Input    1 Bit        Muxes := 5     
	  11 Input    1 Bit        Muxes := 15    
	  33 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 86    
	   4 Input    1 Bit        Muxes := 37    
	   5 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 644   
	   6 Input    1 Bit        Muxes := 24    
	   3 Input    1 Bit        Muxes := 24    
	  15 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[31]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[30]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[29]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[28]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[27]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[26]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[25]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[24]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[23]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[22]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[21]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[20]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[19]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[18]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[17]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[16]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[7]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[6]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[5]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[4]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[3]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[2]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[1]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (cp0_cause_reg[0]) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__2.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__2.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__2.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__3.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__3.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__3.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__4.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (msel/arb3/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (msel/arb3/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (msel/arb3/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__5.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__6.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__6.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__6.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__6.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__6.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__6.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__6.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__6.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__6.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__6.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__6.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__6.
WARNING: [Synth 8-3332] Sequential element (msel/arb3/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__6.
WARNING: [Synth 8-3332] Sequential element (msel/arb3/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__6.
WARNING: [Synth 8-3332] Sequential element (msel/arb3/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__6.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__7.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__7.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__7.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__7.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__7.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__7.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__7.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__7.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__7.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__7.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__7.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__7.
WARNING: [Synth 8-3332] Sequential element (msel/arb3/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__7.
WARNING: [Synth 8-3332] Sequential element (msel/arb3/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__7.
WARNING: [Synth 8-3332] Sequential element (msel/arb3/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__7.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__8.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__8.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__8.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__8.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__8.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__8.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__8.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__8.
WARNING: [Synth 8-3332] Sequential element (msel/arb1/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__8.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__8.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__8.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__8.
WARNING: [Synth 8-3332] Sequential element (msel/arb3/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__8.
WARNING: [Synth 8-3332] Sequential element (msel/arb3/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__8.
WARNING: [Synth 8-3332] Sequential element (msel/arb3/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__8.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__9.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__9.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__9.
WARNING: [Synth 8-3332] Sequential element (msel/arb0/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__9.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1591.734 ; gain = 733.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|id          | aluop_o    | 64x7          | LUT            | 
|id          | aluop_o    | 64x7          | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------+--------------------------------------------------+-----------+----------------------+--------------+
|Module Name        | RTL Object                                       | Inference | Size (Depth x Width) | Primitives   | 
+-------------------+--------------------------------------------------+-----------+----------------------+--------------+
|openmips0/regfile1 | regs_reg                                         | Implied   | 32 x 32              | RAM32M x 12  | 
|openmips_min_sopc  | uart_top0/regs/receiver/fifo_rx/rfifo/ram_reg    | Implied   | 16 x 8               | RAM32M x 2   | 
|openmips_min_sopc  | uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg | Implied   | 16 x 8               | RAM32M x 2   | 
+-------------------+--------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1591.734 ; gain = 733.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1620.320 ; gain = 762.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-------------------+--------------------------------------------------+-----------+----------------------+--------------+
|Module Name        | RTL Object                                       | Inference | Size (Depth x Width) | Primitives   | 
+-------------------+--------------------------------------------------+-----------+----------------------+--------------+
|openmips0/regfile1 | regs_reg                                         | Implied   | 32 x 32              | RAM32M x 12  | 
|openmips_min_sopc  | uart_top0/regs/receiver/fifo_rx/rfifo/ram_reg    | Implied   | 16 x 8               | RAM32M x 2   | 
|openmips_min_sopc  | uart_top0/regs/transmitter/fifo_tx/tfifo/ram_reg | Implied   | 16 x 8               | RAM32M x 2   | 
+-------------------+--------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5966] Removing register instance (\flash_rom/read_count_reg[10] ) from module (openmips_min_sopc) as it has self-loop and (\flash_rom/read_count_reg[10]__0 ) is actual driver [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/flash_rom.v:80]
INFO: [Synth 8-5966] Removing register instance (\flash_rom/read_count_reg[9] ) from module (openmips_min_sopc) as it has self-loop and (\flash_rom/read_count_reg[9]__0 ) is actual driver [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/flash_rom.v:80]
INFO: [Synth 8-5966] Removing register instance (\flash_rom/read_count_reg[8] ) from module (openmips_min_sopc) as it has self-loop and (\flash_rom/read_count_reg[8]__0 ) is actual driver [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/flash_rom.v:80]
INFO: [Synth 8-5966] Removing register instance (\flash_rom/read_count_reg[7] ) from module (openmips_min_sopc) as it has self-loop and (\flash_rom/read_count_reg[7]__0 ) is actual driver [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/flash_rom.v:80]
INFO: [Synth 8-5966] Removing register instance (\flash_rom/read_count_reg[6] ) from module (openmips_min_sopc) as it has self-loop and (\flash_rom/read_count_reg[6]__0 ) is actual driver [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/flash_rom.v:80]
INFO: [Synth 8-5966] Removing register instance (\flash_rom/read_count_reg[5] ) from module (openmips_min_sopc) as it has self-loop and (\flash_rom/read_count_reg[5]__0 ) is actual driver [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/flash_rom.v:80]
INFO: [Synth 8-5966] Removing register instance (\flash_rom/read_count_reg[4] ) from module (openmips_min_sopc) as it has self-loop and (\flash_rom/read_count_reg[4]__0 ) is actual driver [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/flash_rom.v:80]
INFO: [Synth 8-5966] Removing register instance (\flash_rom/read_count_reg[3] ) from module (openmips_min_sopc) as it has self-loop and (\flash_rom/read_count_reg[3]__0 ) is actual driver [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/flash_rom.v:80]
INFO: [Synth 8-5966] Removing register instance (\flash_rom/read_count_reg[2] ) from module (openmips_min_sopc) as it has self-loop and (\flash_rom/read_count_reg[2]__0 ) is actual driver [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/flash_rom.v:80]
INFO: [Synth 8-5966] Removing register instance (\flash_rom/read_count_reg[1] ) from module (openmips_min_sopc) as it has self-loop and (\flash_rom/read_count_reg[1]__0 ) is actual driver [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/flash_rom.v:80]
INFO: [Synth 8-5966] Removing register instance (\flash_rom/read_count_reg[0] ) from module (openmips_min_sopc) as it has self-loop and (\flash_rom/read_count_reg[0]__0 ) is actual driver [D:/TJU/ComputerSystem/MySystem/MySystem.srcs/sources_1/new/flash_rom.v:80]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1663.598 ; gain = 805.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin DDR2/p_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin DDR2/r_r_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1678.348 ; gain = 820.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1678.348 ; gain = 820.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1678.348 ; gain = 820.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1678.348 ; gain = 820.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1678.348 ; gain = 820.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1678.348 ; gain = 820.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex          | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | PCIN>>17+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | PCIN>>17+A*B | 17     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |mig_7series_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |clk_wiz     |     1|
|2     |mig_7series |     1|
|3     |BUFG        |    10|
|4     |CARRY4      |   222|
|5     |DSP48E1     |     4|
|6     |LUT1        |   215|
|7     |LUT2        |   771|
|8     |LUT3        |   475|
|9     |LUT4        |   787|
|10    |LUT5        |   854|
|11    |LUT6        |  1944|
|12    |MUXF7       |    46|
|13    |MUXF8       |    18|
|14    |RAM32M      |    12|
|15    |RAM32X1D    |     8|
|16    |STARTUPE2   |     1|
|17    |FDCE        |  1042|
|18    |FDPE        |    34|
|19    |FDRE        |  1642|
|20    |FDSE        |    12|
|21    |LD          |    71|
|22    |LDC         |   295|
|23    |IBUF        |    20|
|24    |OBUF        |    37|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1678.348 ; gain = 820.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 222 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 1678.348 ; gain = 711.398
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1678.348 ; gain = 820.223
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1678.348 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 677 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1678.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 386 instances were transformed.
  LD => LDCE: 71 instances
  LDC => LDCE: 295 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances

Synth Design complete, checksum: 5bfff9c4
INFO: [Common 17-83] Releasing license: Synthesis
163 Infos, 240 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 1678.348 ; gain = 1207.996
INFO: [Common 17-1381] The checkpoint 'D:/TJU/ComputerSystem/MySystem/MySystem.runs/synth_1/openmips_min_sopc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file openmips_min_sopc_utilization_synth.rpt -pb openmips_min_sopc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 19 14:06:24 2025...
