mkdir -p results/nangate45/gcd_congested/org/
echo 0.46 > results/nangate45/gcd_congested/org/clock_period.txt
/OpenROAD-flow-scripts/flow/util/markDontUse.py -p "TAPCELL_X1 FILLCELL_X1 AOI211_X1 OAI211_X1" -i /OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib -o objects/nangate45/gcd_congested/org/lib/NangateOpenCellLibrary_typical.lib
Opening file for replace: /OpenROAD-flow-scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib
Marked 4 cells as dont_use
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/nangate45/gcd_congested/org/lib/NangateOpenCellLibrary_typical.lib
mkdir -p ./results/nangate45/gcd_congested/org ./logs/nangate45/gcd_congested/org ./reports/nangate45/gcd_congested/org
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /OpenROAD-flow-scripts/tools/install/yosys/bin/yosys -v 3 -c /OpenROAD-flow-scripts/flow/scripts/synth.tcl) 2>&1 | tee ./logs/nangate45/gcd_congested/org/1_1_yosys.log
1. Executing Verilog-2005 frontend: ./designs/src/gcd/gcd.v
2. Executing Liberty frontend: ./objects/nangate45/gcd_congested/org/lib/NangateOpenCellLibrary_typical.lib
3. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/flow/platforms/nangate45/cells_clkgate.v
Using ABC area script.
[FLOW] Extracting clock period from SDC file: ./results/nangate45/gcd_congested/org/clock_period.txt
[FLOW] Setting clock period to 0.46
4. Executing SYNTH pass.
4.1. Executing HIERARCHY pass (managing design hierarchy).
4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\gcd'.
4.2.1. Analyzing design hierarchy..
4.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e'.
4.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e'.
4.2.4. Analyzing design hierarchy..
4.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\RegRst_0x9f365fdf6c8998a'.
4.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\RegEn_0x68db79c4ec1d6e5b'.
4.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\Subtractor_0x422b1f52edd46a85'.
4.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\Mux_0xdd6473406d1a99a'.
4.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\Mux_0x683fa1a418b072c9'.
4.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\ZeroComparator_0x422b1f52edd46a85'.
4.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\LtComparator_0x422b1f52edd46a85'.
4.2.12. Analyzing design hierarchy..
4.2.13. Analyzing design hierarchy..
4.3. Executing PROC pass (convert processes to netlists).
4.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
4.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
4.3.4. Executing PROC_INIT pass (extract init attributes).
4.3.5. Executing PROC_ARST pass (detect async resets in processes).
4.3.6. Executing PROC_ROM pass (convert switches to ROMs).
4.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
4.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
4.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
4.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
4.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.3.12. Executing OPT_EXPR pass (perform const folding).
4.4. Executing FLATTEN pass (flatten design).
4.5. Executing OPT_EXPR pass (perform const folding).
4.6. Executing OPT_CLEAN pass (remove unused cells and wires).
4.7. Executing CHECK pass (checking for obvious problems).
4.8. Executing OPT pass (performing simple optimizations).
4.8.1. Executing OPT_EXPR pass (perform const folding).
4.8.2. Executing OPT_MERGE pass (detect identical cells).
4.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.8.5. Executing OPT_MERGE pass (detect identical cells).
4.8.6. Executing OPT_DFF pass (perform DFF optimizations).
4.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.8.8. Executing OPT_EXPR pass (perform const folding).
4.8.9. Rerunning OPT passes. (Maybe there is more to do..)
4.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.8.12. Executing OPT_MERGE pass (detect identical cells).
4.8.13. Executing OPT_DFF pass (perform DFF optimizations).
4.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
4.8.15. Executing OPT_EXPR pass (perform const folding).
4.8.16. Finished OPT passes. (There is nothing left to do.)
4.9. Executing FSM pass (extract and optimize FSM).
4.9.1. Executing FSM_DETECT pass (finding FSMs in design).
4.9.2. Executing FSM_EXTRACT pass (extracting FSM from design).
4.9.3. Executing FSM_OPT pass (simple optimizations of FSMs).
4.9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.9.5. Executing FSM_OPT pass (simple optimizations of FSMs).
4.9.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
4.9.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
4.9.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
4.10. Executing OPT pass (performing simple optimizations).
4.10.1. Executing OPT_EXPR pass (perform const folding).
4.10.2. Executing OPT_MERGE pass (detect identical cells).
4.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.10.5. Executing OPT_MERGE pass (detect identical cells).
4.10.6. Executing OPT_DFF pass (perform DFF optimizations).
4.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.10.8. Executing OPT_EXPR pass (perform const folding).
4.10.9. Rerunning OPT passes. (Maybe there is more to do..)
4.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.10.12. Executing OPT_MERGE pass (detect identical cells).
4.10.13. Executing OPT_DFF pass (perform DFF optimizations).
4.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
4.10.15. Executing OPT_EXPR pass (perform const folding).
4.10.16. Finished OPT passes. (There is nothing left to do.)
4.11. Executing WREDUCE pass (reducing word size of cells).
4.12. Executing PEEPOPT pass (run peephole optimizers).
4.13. Executing OPT_CLEAN pass (remove unused cells and wires).
4.14. Executing ALUMACC pass (create $alu and $macc cells).
4.15. Executing SHARE pass (SAT-based resource sharing).
4.16. Executing OPT pass (performing simple optimizations).
4.16.1. Executing OPT_EXPR pass (perform const folding).
4.16.2. Executing OPT_MERGE pass (detect identical cells).
4.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.16.5. Executing OPT_MERGE pass (detect identical cells).
4.16.6. Executing OPT_DFF pass (perform DFF optimizations).
4.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.8. Executing OPT_EXPR pass (perform const folding).
4.16.9. Rerunning OPT passes. (Maybe there is more to do..)
4.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.16.12. Executing OPT_MERGE pass (detect identical cells).
4.16.13. Executing OPT_DFF pass (perform DFF optimizations).
4.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.15. Executing OPT_EXPR pass (perform const folding).
4.16.16. Finished OPT passes. (There is nothing left to do.)
4.17. Executing MEMORY pass.
4.17.1. Executing OPT_MEM pass (optimize memories).
4.17.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
4.17.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
4.17.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
4.17.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
4.17.6. Executing OPT_CLEAN pass (remove unused cells and wires).
4.17.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
4.17.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
4.17.9. Executing OPT_CLEAN pass (remove unused cells and wires).
4.17.10. Executing MEMORY_COLLECT pass (generating $mem cells).
4.18. Executing OPT_CLEAN pass (remove unused cells and wires).
4.19. Executing OPT pass (performing simple optimizations).
4.19.1. Executing OPT_EXPR pass (perform const folding).
4.19.2. Executing OPT_MERGE pass (detect identical cells).
4.19.3. Executing OPT_DFF pass (perform DFF optimizations).
4.19.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.19.5. Finished fast OPT passes.
4.20. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
4.21. Executing OPT pass (performing simple optimizations).
4.21.1. Executing OPT_EXPR pass (perform const folding).
4.21.2. Executing OPT_MERGE pass (detect identical cells).
4.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.21.5. Executing OPT_MERGE pass (detect identical cells).
4.21.6. Executing OPT_SHARE pass.
4.21.7. Executing OPT_DFF pass (perform DFF optimizations).
4.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
4.21.9. Executing OPT_EXPR pass (perform const folding).
4.21.10. Finished OPT passes. (There is nothing left to do.)
4.22. Executing TECHMAP pass (map to technology primitives).
4.22.1. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/tools/install/yosys/bin/../share/yosys/techmap.v
4.22.2. Continuing TECHMAP pass.
4.23. Executing OPT pass (performing simple optimizations).
4.23.1. Executing OPT_EXPR pass (perform const folding).
4.23.2. Executing OPT_MERGE pass (detect identical cells).
4.23.3. Executing OPT_DFF pass (perform DFF optimizations).
4.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.23.5. Finished fast OPT passes.
4.24. Executing ABC pass (technology mapping using ABC).
4.24.1. Extracting gate netlist of module `\gcd' to `<abc-temp-dir>/input.blif'..
4.25. Executing OPT pass (performing simple optimizations).
4.25.1. Executing OPT_EXPR pass (perform const folding).
4.25.2. Executing OPT_MERGE pass (detect identical cells).
4.25.3. Executing OPT_DFF pass (perform DFF optimizations).
4.25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.25.5. Finished fast OPT passes.
4.26. Executing HIERARCHY pass (managing design hierarchy).
4.26.1. Analyzing design hierarchy..
4.26.2. Analyzing design hierarchy..
4.27. Printing statistics.
4.28. Executing CHECK pass (checking for obvious problems).
5. Executing OPT pass (performing simple optimizations).
5.1. Executing OPT_EXPR pass (perform const folding).
5.2. Executing OPT_MERGE pass (detect identical cells).
5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.5. Executing OPT_MERGE pass (detect identical cells).
5.6. Executing OPT_DFF pass (perform DFF optimizations).
5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
5.8. Executing OPT_EXPR pass (perform const folding).
5.9. Rerunning OPT passes. (Maybe there is more to do..)
5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.12. Executing OPT_MERGE pass (detect identical cells).
5.13. Executing OPT_DFF pass (perform DFF optimizations).
5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
5.15. Executing OPT_EXPR pass (perform const folding).
5.16. Finished OPT passes. (There is nothing left to do.)
6. Executing TECHMAP pass (map to technology primitives).
6.1. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/flow/platforms/nangate45/cells_latch.v
6.2. Continuing TECHMAP pass.
7. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
7.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
8. Executing OPT pass (performing simple optimizations).
8.1. Executing OPT_EXPR pass (perform const folding).
8.2. Executing OPT_MERGE pass (detect identical cells).
8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.5. Executing OPT_MERGE pass (detect identical cells).
8.6. Executing OPT_DFF pass (perform DFF optimizations).
8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.8. Executing OPT_EXPR pass (perform const folding).
8.9. Rerunning OPT passes. (Maybe there is more to do..)
8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.12. Executing OPT_MERGE pass (detect identical cells).
8.13. Executing OPT_DFF pass (perform DFF optimizations).
8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
8.15. Executing OPT_EXPR pass (perform const folding).
8.16. Finished OPT passes. (There is nothing left to do.)
abc -script /OpenROAD-flow-scripts/flow/scripts/abc_area.script -liberty ./objects/nangate45/gcd_congested/org/lib/NangateOpenCellLibrary_typical.lib -constr ./objects/nangate45/gcd_congested/org/abc.constr -D 0.46
9. Executing ABC pass (technology mapping using ABC).
9.1. Extracting gate netlist of module `\gcd' to `<abc-temp-dir>/input.blif'..
9.1.1. Executing ABC.
9.1.2. Re-integrating ABC results.
10. Executing SETUNDEF pass (replace undef values with defined constants).
11. Executing SPLITNETS pass (splitting up multi-bit signals).
12. Executing OPT_CLEAN pass (remove unused cells and wires).
13. Executing HILOMAP pass (mapping to constant drivers).
14. Executing INSBUF pass (insert buffer cells for connected wires).
15. Executing CHECK pass (checking for obvious problems).
16. Printing statistics.
17. Executing Verilog backend.
Warnings: 8 unique messages, 72 total
End of script. Logfile hash: 321dc56439, CPU: user 0.46s system 0.04s, MEM: 34.38 MB peak
Yosys 0.36 (git sha1 8f07a0d84, gcc 8.3.1 -fPIC -Os)
Time spent: 29% 2x abc (0 sec), 12% 1x dfflibmap (0 sec), ...
Elapsed time: 0:00.68[h:]min:sec. CPU time: user 0.61 sys 0.06 (100%). Peak memory: 36096KB.
mkdir -p ./results/nangate45/gcd_congested/org ./logs/nangate45/gcd_congested/org ./reports/nangate45/gcd_congested/org
cp ./results/nangate45/gcd_congested/org/1_1_yosys.v ./results/nangate45/gcd_congested/org/1_synth.v
mkdir -p ./reports/nangate45/gcd_congested/org
cp ./designs/nangate45/gcd_congested/constraint.sdc ./results/nangate45/gcd_congested/org/1_synth.sdc
(trap 'mv ./logs/nangate45/gcd_congested/org/2_1_floorplan.tmp.log ./logs/nangate45/gcd_congested/org/2_1_floorplan.log' EXIT; /usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  /OpenROAD-flow-scripts/flow/scripts/floorplan.tcl -metrics ./logs/nangate45/gcd_congested/org/2_1_floorplan.json) 2>&1 | tee ./logs/nangate45/gcd_congested/org/2_1_floorplan.tmp.log
OpenROAD 1a449b305a7adac43bd93feefdf03a5cf33b1758 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /OpenROAD-flow-scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0226] Finished LEF file:  /OpenROAD-flow-scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
[INFO ODB-0222] Reading LEF file: /OpenROAD-flow-scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  /OpenROAD-flow-scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 365
[WARNING IFP-0028] Core area lower left (1.000, 1.000) snapped to (1.140, 1.400).
[INFO IFP-0001] Added 21 rows of 161 site FreePDK45_38x28_10R_NP_162NW_34O.
[INFO RSZ-0026] Removed 15 buffers.
Default units for flow
 time 1ns
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 508 u^2 57% utilization.
Elapsed time: 0:00.21[h:]min:sec. CPU time: user 0.19 sys 0.02 (100%). Peak memory: 94548KB.
(trap 'mv ./logs/nangate45/gcd_congested/org/2_2_floorplan_io.tmp.log ./logs/nangate45/gcd_congested/org/2_2_floorplan_io.log' EXIT; /usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  /OpenROAD-flow-scripts/flow/scripts/io_placement_random.tcl -metrics ./logs/nangate45/gcd_congested/org/2_2_floorplan_io.json) 2>&1 | tee ./logs/nangate45/gcd_congested/org/2_2_floorplan_io.tmp.log
OpenROAD 1a449b305a7adac43bd93feefdf03a5cf33b1758 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:00.18[h:]min:sec. CPU time: user 0.16 sys 0.01 (100%). Peak memory: 91944KB.
(trap 'mv ./logs/nangate45/gcd_congested/org/2_3_floorplan_tdms.tmp.log ./logs/nangate45/gcd_congested/org/2_3_floorplan_tdms.log' EXIT; /usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  /OpenROAD-flow-scripts/flow/scripts/tdms_place.tcl -metrics ./logs/nangate45/gcd_congested/org/2_3_floorplan_tdms.json) 2>&1 | tee ./logs/nangate45/gcd_congested/org/2_3_floorplan_tdms.tmp.log
OpenROAD 1a449b305a7adac43bd93feefdf03a5cf33b1758 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
No macros found: Skipping global_placement
Elapsed time: 0:00.17[h:]min:sec. CPU time: user 0.14 sys 0.02 (99%). Peak memory: 91732KB.
(trap 'mv ./logs/nangate45/gcd_congested/org/2_4_floorplan_macro.tmp.log ./logs/nangate45/gcd_congested/org/2_4_floorplan_macro.log' EXIT; /usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  /OpenROAD-flow-scripts/flow/scripts/macro_place.tcl -metrics ./logs/nangate45/gcd_congested/org/2_4_floorplan_macro.json) 2>&1 | tee ./logs/nangate45/gcd_congested/org/2_4_floorplan_macro.tmp.log
OpenROAD 1a449b305a7adac43bd93feefdf03a5cf33b1758 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
No macros found: Skipping macro_placement
Elapsed time: 0:00.18[h:]min:sec. CPU time: user 0.15 sys 0.02 (97%). Peak memory: 92504KB.
(trap 'mv ./logs/nangate45/gcd_congested/org/2_5_floorplan_tapcell.tmp.log ./logs/nangate45/gcd_congested/org/2_5_floorplan_tapcell.log' EXIT; /usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  /OpenROAD-flow-scripts/flow/scripts/tapcell.tcl -metrics ./logs/nangate45/gcd_congested/org/2_5_floorplan_tapcell.json) 2>&1 | tee ./logs/nangate45/gcd_congested/org/2_5_floorplan_tapcell.tmp.log
OpenROAD 1a449b305a7adac43bd93feefdf03a5cf33b1758 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO TAP-0004] Inserted 42 endcaps.
[INFO TAP-0005] Inserted 0 tapcells.
Elapsed time: 0:00.18[h:]min:sec. CPU time: user 0.14 sys 0.03 (98%). Peak memory: 91612KB.
(trap 'mv ./logs/nangate45/gcd_congested/org/2_6_floorplan_pdn.tmp.log ./logs/nangate45/gcd_congested/org/2_6_floorplan_pdn.log' EXIT; /usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  /OpenROAD-flow-scripts/flow/scripts/pdn.tcl -metrics ./logs/nangate45/gcd_congested/org/2_6_floorplan_pdn.json) 2>&1 | tee ./logs/nangate45/gcd_congested/org/2_6_floorplan_pdn.tmp.log
OpenROAD 1a449b305a7adac43bd93feefdf03a5cf33b1758 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO PDN-0001] Inserting grid: grid
Elapsed time: 0:00.18[h:]min:sec. CPU time: user 0.14 sys 0.04 (100%). Peak memory: 94296KB.
cp ./results/nangate45/gcd_congested/org/2_6_floorplan_pdn.odb ./results/nangate45/gcd_congested/org/2_floorplan.odb
(trap 'mv ./logs/nangate45/gcd_congested/org/3_1_place_gp_skip_io.tmp.log ./logs/nangate45/gcd_congested/org/3_1_place_gp_skip_io.log' EXIT; /usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  /OpenROAD-flow-scripts/flow/scripts/global_place_skip_io.tcl -metrics ./logs/nangate45/gcd_congested/org/3_1_place_gp_skip_io.json) 2>&1 | tee ./logs/nangate45/gcd_congested/org/3_1_place_gp_skip_io.tmp.log
OpenROAD 1a449b305a7adac43bd93feefdf03a5cf33b1758 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 2280 2800
[INFO GPL-0005] CoreAreaUxUy: 63460 61600
[INFO GPL-0006] NumInstances: 392
[INFO GPL-0007] NumPlaceInstances: 350
[INFO GPL-0008] NumFixedInstances: 42
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 421
[INFO GPL-0011] NumPins: 1195
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 65720 65720
[INFO GPL-0014] CoreAreaLxLy: 2280 2800
[INFO GPL-0015] CoreAreaUxUy: 63460 61600
[INFO GPL-0016] CoreArea: 3597384000
[INFO GPL-0017] NonPlaceInstsArea: 44688000
[INFO GPL-0018] PlaceInstsArea: 2033304000
[INFO GPL-0019] Util(%): 57.23
[INFO GPL-0020] StdInstsArea: 2033304000
[INFO GPL-0021] MacroInstsArea: 0
[INFO GPL-0031] FillerInit: NumGCells: 636
[INFO GPL-0032] FillerInit: NumGNets: 421
[INFO GPL-0033] FillerInit: NumGPins: 1195
[INFO GPL-0023] TargetDensity: 1.00
[INFO GPL-0024] AveragePlaceInstArea: 5809440
[INFO GPL-0025] IdealBinArea: 5809440
[INFO GPL-0026] IdealBinCnt: 619
[INFO GPL-0027] TotalBinArea: 3597384000
[INFO GPL-0028] BinCnt: 16 16
[INFO GPL-0029] BinSize: 3824 3675
[INFO GPL-0030] NumBins: 256
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 2280 2800
[INFO GPL-0005] CoreAreaUxUy: 63460 61600
[INFO GPL-0006] NumInstances: 392
[INFO GPL-0007] NumPlaceInstances: 350
[INFO GPL-0008] NumFixedInstances: 42
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 421
[INFO GPL-0011] NumPins: 1141
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 65720 65720
[INFO GPL-0014] CoreAreaLxLy: 2280 2800
[INFO GPL-0015] CoreAreaUxUy: 63460 61600
[INFO GPL-0016] CoreArea: 3597384000
[INFO GPL-0017] NonPlaceInstsArea: 44688000
[INFO GPL-0018] PlaceInstsArea: 2033304000
[INFO GPL-0019] Util(%): 57.23
[INFO GPL-0020] StdInstsArea: 2033304000
[INFO GPL-0021] MacroInstsArea: 0
[INFO GPL-0031] FillerInit: NumGCells: 490
[INFO GPL-0032] FillerInit: NumGNets: 421
[INFO GPL-0033] FillerInit: NumGPins: 1141
[INFO GPL-0023] TargetDensity: 0.78
[INFO GPL-0024] AveragePlaceInstArea: 5809440
[INFO GPL-0025] IdealBinArea: 7425846
[INFO GPL-0026] IdealBinCnt: 484
[INFO GPL-0027] TotalBinArea: 3597384000
[INFO GPL-0028] BinCnt: 16 16
[INFO GPL-0029] BinSize: 3824 3675
[INFO GPL-0030] NumBins: 256
[NesterovSolve] Iter: 1 overflow: 0.962624 HPWL: 632530
[NesterovSolve] Iter: 10 overflow: 0.967127 HPWL: 364431
[NesterovSolve] Iter: 20 overflow: 0.966606 HPWL: 365230
[NesterovSolve] Iter: 30 overflow: 0.967205 HPWL: 364523
[NesterovSolve] Iter: 40 overflow: 0.966851 HPWL: 364504
[NesterovSolve] Iter: 50 overflow: 0.966875 HPWL: 364617
[NesterovSolve] Iter: 60 overflow: 0.966672 HPWL: 364932
[NesterovSolve] Iter: 70 overflow: 0.966399 HPWL: 365836
[NesterovSolve] Iter: 80 overflow: 0.965963 HPWL: 367412
[NesterovSolve] Iter: 90 overflow: 0.965263 HPWL: 369853
[NesterovSolve] Iter: 100 overflow: 0.964076 HPWL: 373519
[NesterovSolve] Iter: 110 overflow: 0.963066 HPWL: 378449
[NesterovSolve] Iter: 120 overflow: 0.961119 HPWL: 385117
[NesterovSolve] Iter: 130 overflow: 0.95626 HPWL: 394042
[NesterovSolve] Iter: 140 overflow: 0.949539 HPWL: 441106
[NesterovSolve] Iter: 150 overflow: 0.908526 HPWL: 597672
[NesterovSolve] Iter: 160 overflow: 0.869702 HPWL: 702322
[NesterovSolve] Iter: 170 overflow: 0.847766 HPWL: 789629
[NesterovSolve] Iter: 180 overflow: 0.813197 HPWL: 898084
[NesterovSolve] Iter: 190 overflow: 0.78224 HPWL: 963928
[NesterovSolve] Iter: 200 overflow: 0.735719 HPWL: 1067513
[NesterovSolve] Iter: 210 overflow: 0.700326 HPWL: 1185016
[NesterovSolve] Iter: 220 overflow: 0.656688 HPWL: 1288541
[NesterovSolve] Iter: 230 overflow: 0.608587 HPWL: 1403682
[NesterovSolve] Iter: 240 overflow: 0.558934 HPWL: 1501063
[NesterovSolve] Iter: 250 overflow: 0.501659 HPWL: 1593688
[NesterovSolve] Iter: 260 overflow: 0.447551 HPWL: 1658369
[NesterovSolve] Iter: 270 overflow: 0.398405 HPWL: 1743490
[NesterovSolve] Iter: 280 overflow: 0.352597 HPWL: 1795934
[NesterovSolve] Iter: 290 overflow: 0.316622 HPWL: 1858488
[NesterovSolve] Iter: 300 overflow: 0.285445 HPWL: 1913200
[NesterovSolve] Iter: 310 overflow: 0.24941 HPWL: 1959726
[NesterovSolve] Iter: 320 overflow: 0.222499 HPWL: 1996824
[NesterovSolve] Iter: 330 overflow: 0.19014 HPWL: 2024067
[NesterovSolve] Iter: 340 overflow: 0.166257 HPWL: 2047566
[NesterovSolve] Iter: 350 overflow: 0.139917 HPWL: 2070381
[NesterovSolve] Iter: 360 overflow: 0.120513 HPWL: 2089007
[NesterovSolve] Iter: 370 overflow: 0.100553 HPWL: 2106762
[NesterovSolve] Finished with Overflow: 0.097918
Elapsed time: 0:00.23[h:]min:sec. CPU time: user 0.20 sys 0.02 (99%). Peak memory: 93144KB.
(trap 'mv ./logs/nangate45/gcd_congested/org/3_2_place_iop.tmp.log ./logs/nangate45/gcd_congested/org/3_2_place_iop.log' EXIT; /usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  /OpenROAD-flow-scripts/flow/scripts/io_placement.tcl -metrics ./logs/nangate45/gcd_congested/org/3_2_place_iop.json) 2>&1 | tee ./logs/nangate45/gcd_congested/org/3_2_place_iop.tmp.log
OpenROAD 1a449b305a7adac43bd93feefdf03a5cf33b1758 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           228
[INFO PPL-0002] Number of I/O             54
[INFO PPL-0003] Number of I/O w/sink      54
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 523.93 um.
Elapsed time: 0:00.18[h:]min:sec. CPU time: user 0.15 sys 0.02 (99%). Peak memory: 92888KB.
(trap 'mv ./logs/nangate45/gcd_congested/org/3_3_place_gp.tmp.log ./logs/nangate45/gcd_congested/org/3_3_place_gp.log' EXIT; /usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  /OpenROAD-flow-scripts/flow/scripts/global_place.tcl -metrics ./logs/nangate45/gcd_congested/org/3_3_place_gp.json) 2>&1 | tee ./logs/nangate45/gcd_congested/org/3_3_place_gp.tmp.log
OpenROAD 1a449b305a7adac43bd93feefdf03a5cf33b1758 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 2280 2800
[INFO GPL-0005] CoreAreaUxUy: 63460 61600
[INFO GPL-0006] NumInstances: 392
[INFO GPL-0007] NumPlaceInstances: 350
[INFO GPL-0008] NumFixedInstances: 42
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 421
[INFO GPL-0011] NumPins: 1195
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 65720 65720
[INFO GPL-0014] CoreAreaLxLy: 2280 2800
[INFO GPL-0015] CoreAreaUxUy: 63460 61600
[INFO GPL-0016] CoreArea: 3597384000
[INFO GPL-0017] NonPlaceInstsArea: 44688000
[INFO GPL-0018] PlaceInstsArea: 2033304000
[INFO GPL-0019] Util(%): 57.23
[INFO GPL-0020] StdInstsArea: 2033304000
[INFO GPL-0021] MacroInstsArea: 0
[INFO GPL-0031] FillerInit: NumGCells: 636
[INFO GPL-0032] FillerInit: NumGNets: 421
[INFO GPL-0033] FillerInit: NumGPins: 1195
[INFO GPL-0023] TargetDensity: 1.00
[INFO GPL-0024] AveragePlaceInstArea: 5809440
[INFO GPL-0025] IdealBinArea: 5809440
[INFO GPL-0026] IdealBinCnt: 619
[INFO GPL-0027] TotalBinArea: 3597384000
[INFO GPL-0028] BinCnt: 16 16
[INFO GPL-0029] BinSize: 3824 3675
[INFO GPL-0030] NumBins: 256
global_placement -density 0.6678616619110107 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 2280 2800
[INFO GPL-0005] CoreAreaUxUy: 63460 61600
[INFO GPL-0006] NumInstances: 392
[INFO GPL-0007] NumPlaceInstances: 350
[INFO GPL-0008] NumFixedInstances: 42
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 421
[INFO GPL-0011] NumPins: 1195
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 65720 65720
[INFO GPL-0014] CoreAreaLxLy: 2280 2800
[INFO GPL-0015] CoreAreaUxUy: 63460 61600
[INFO GPL-0016] CoreArea: 3597384000
[INFO GPL-0017] NonPlaceInstsArea: 44688000
[INFO GPL-0018] PlaceInstsArea: 2033304000
[INFO GPL-0019] Util(%): 57.23
[INFO GPL-0020] StdInstsArea: 2033304000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00000011 HPWL: 5198789
[InitialPlace]  Iter: 2 CG residual: 0.00000010 HPWL: 4705369
[InitialPlace]  Iter: 3 CG residual: 0.00000010 HPWL: 4694438
[InitialPlace]  Iter: 4 CG residual: 0.00000012 HPWL: 4691501
[InitialPlace]  Iter: 5 CG residual: 0.00000010 HPWL: 4669185
[INFO GPL-0031] FillerInit: NumGCells: 414
[INFO GPL-0032] FillerInit: NumGNets: 421
[INFO GPL-0033] FillerInit: NumGPins: 1195
[INFO GPL-0023] TargetDensity: 0.67
[INFO GPL-0024] AveragePlaceInstArea: 5809440
[INFO GPL-0025] IdealBinArea: 8698568
[INFO GPL-0026] IdealBinCnt: 413
[INFO GPL-0027] TotalBinArea: 3597384000
[INFO GPL-0028] BinCnt: 16 16
[INFO GPL-0029] BinSize: 3824 3675
[INFO GPL-0030] NumBins: 256
[NesterovSolve] Iter: 1 overflow: 0.710451 HPWL: 2833627
[INFO GPL-0100] worst slack -4.94e-11
[INFO GPL-0103] Weighted 39 nets.
[INFO GPL-0100] worst slack -5.06e-11
[INFO GPL-0103] Weighted 40 nets.
[NesterovSolve] Iter: 10 overflow: 0.59295 HPWL: 2966098
[NesterovSolve] Snapshot saved at iter = 9
[NesterovSolve] Iter: 20 overflow: 0.549547 HPWL: 2951179
[NesterovSolve] Iter: 30 overflow: 0.534272 HPWL: 2926037
[NesterovSolve] Iter: 40 overflow: 0.539325 HPWL: 2926296
[NesterovSolve] Iter: 50 overflow: 0.544506 HPWL: 2934071
[NesterovSolve] Iter: 60 overflow: 0.544665 HPWL: 2933436
[NesterovSolve] Iter: 70 overflow: 0.542513 HPWL: 2930985
[NesterovSolve] Iter: 80 overflow: 0.541124 HPWL: 2930110
[NesterovSolve] Iter: 90 overflow: 0.541004 HPWL: 2930343
[NesterovSolve] Iter: 100 overflow: 0.541038 HPWL: 2930919
[NesterovSolve] Iter: 110 overflow: 0.539777 HPWL: 2930756
[NesterovSolve] Iter: 120 overflow: 0.53756 HPWL: 2929721
[NesterovSolve] Iter: 130 overflow: 0.53432 HPWL: 2928795
[NesterovSolve] Iter: 140 overflow: 0.529333 HPWL: 2927511
[NesterovSolve] Iter: 150 overflow: 0.520004 HPWL: 2923978
[NesterovSolve] Iter: 160 overflow: 0.507289 HPWL: 2918747
[NesterovSolve] Iter: 170 overflow: 0.489247 HPWL: 2911119
[INFO GPL-0100] worst slack -4.15e-11
[INFO GPL-0103] Weighted 37 nets.
[NesterovSolve] Iter: 180 overflow: 0.470198 HPWL: 2900806
[NesterovSolve] Iter: 190 overflow: 0.444626 HPWL: 2893633
[NesterovSolve] Iter: 200 overflow: 0.40923 HPWL: 2875132
[NesterovSolve] Iter: 210 overflow: 0.386701 HPWL: 2867393
[NesterovSolve] Iter: 220 overflow: 0.36618 HPWL: 2867166
[NesterovSolve] Iter: 230 overflow: 0.341816 HPWL: 2868890
[NesterovSolve] Iter: 240 overflow: 0.319879 HPWL: 2864235
[NesterovSolve] Iter: 250 overflow: 0.297395 HPWL: 2873992
[INFO GPL-0100] worst slack -5.39e-11
[INFO GPL-0103] Weighted 41 nets.
[NesterovSolve] Iter: 260 overflow: 0.273313 HPWL: 2886020
[NesterovSolve] Iter: 270 overflow: 0.247003 HPWL: 2898681
[NesterovSolve] Iter: 280 overflow: 0.22158 HPWL: 2909432
[INFO GPL-0100] worst slack -5.31e-11
[INFO GPL-0103] Weighted 34 nets.
[NesterovSolve] Iter: 290 overflow: 0.198358 HPWL: 2922818
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
===== FastRouteCore::run =====
Running routability-test
===== gen_brk_RSMT =====
===== gen_brk_RSMT =====
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 15 15
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 225
[INFO GPL-0063] TotalRouteOverflowH2: 0.2666667699813843
[INFO GPL-0064] TotalRouteOverflowV2: 2.545454502105713
[INFO GPL-0065] OverflowTileCnt2: 21
[INFO GPL-0066] 0.5%RC: 1.2727272510528564
[INFO GPL-0067] 1.0%RC: 1.242424209912618
[INFO GPL-0068] 2.0%RC: 1.2121211687723796
[INFO GPL-0069] 5.0%RC: 1.1515151421229044
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.2575758
[INFO GPL-0045] InflatedAreaDelta: 222769464
[INFO GPL-0046] TargetDensity: 0.66786164
[INFO GPL-0049] WhiteSpaceArea: 3552696000
[INFO GPL-0050] NesterovInstsArea: 2033304000
[INFO GPL-0051] TotalFillerArea: 339405376
[INFO GPL-0052] TotalGCellsArea: 2372709376
[INFO GPL-0053] ExpectedTotalGCellsArea: 2595478840
[INFO GPL-0054] NewTargetDensity: 0.73056597
[INFO GPL-0055] NewWhiteSpaceArea: 3552696000
[INFO GPL-0056] MovableArea: 2595478784
[INFO GPL-0057] NewNesterovInstsArea: 2256073464
[INFO GPL-0058] NewTotalFillerArea: 339405320
[INFO GPL-0059] NewTotalGCellsArea: 2595478784
[NesterovSolve] Revert back to snapshot coordi
[NesterovSolve] Iter: 300 overflow: 0.563385 HPWL: 2955694
[NesterovSolve] Iter: 310 overflow: 0.550396 HPWL: 2933315
[NesterovSolve] Iter: 320 overflow: 0.556305 HPWL: 2934273
[NesterovSolve] Iter: 330 overflow: 0.561181 HPWL: 2941449
[NesterovSolve] Iter: 340 overflow: 0.560444 HPWL: 2940024
[NesterovSolve] Iter: 350 overflow: 0.558085 HPWL: 2937470
[NesterovSolve] Iter: 360 overflow: 0.557268 HPWL: 2937205
[NesterovSolve] Iter: 370 overflow: 0.557905 HPWL: 2937838
[NesterovSolve] Iter: 380 overflow: 0.558243 HPWL: 2938341
[NesterovSolve] Iter: 390 overflow: 0.557325 HPWL: 2938135
[NesterovSolve] Iter: 400 overflow: 0.555796 HPWL: 2937300
[NesterovSolve] Iter: 410 overflow: 0.554743 HPWL: 2937024
[NesterovSolve] Iter: 420 overflow: 0.553643 HPWL: 2937174
[NesterovSolve] Iter: 430 overflow: 0.551949 HPWL: 2936911
[NesterovSolve] Iter: 440 overflow: 0.549092 HPWL: 2936211
[NesterovSolve] Iter: 450 overflow: 0.544793 HPWL: 2934877
[NesterovSolve] Iter: 460 overflow: 0.538689 HPWL: 2932975
[NesterovSolve] Iter: 470 overflow: 0.529884 HPWL: 2929742
[NesterovSolve] Iter: 480 overflow: 0.517613 HPWL: 2924612
[NesterovSolve] Iter: 490 overflow: 0.501415 HPWL: 2917643
[NesterovSolve] Iter: 500 overflow: 0.485442 HPWL: 2911861
[NesterovSolve] Iter: 510 overflow: 0.465065 HPWL: 2904794
[NesterovSolve] Iter: 520 overflow: 0.438034 HPWL: 2894319
[NesterovSolve] Iter: 530 overflow: 0.412785 HPWL: 2883042
[NesterovSolve] Iter: 540 overflow: 0.395418 HPWL: 2879280
[NesterovSolve] Iter: 550 overflow: 0.37959 HPWL: 2884616
[NesterovSolve] Iter: 560 overflow: 0.357899 HPWL: 2886012
[NesterovSolve] Iter: 570 overflow: 0.334822 HPWL: 2886313
[NesterovSolve] Iter: 580 overflow: 0.313864 HPWL: 2895944
[NesterovSolve] Iter: 590 overflow: 0.291823 HPWL: 2914679
[NesterovSolve] Iter: 600 overflow: 0.264682 HPWL: 2930805
[NesterovSolve] Iter: 610 overflow: 0.236474 HPWL: 2941669
[NesterovSolve] Iter: 620 overflow: 0.209958 HPWL: 2958479
[INFO GPL-0075] Routability numCall: 2 inflationIterCnt: 2 bloatIterCnt: 0
===== FastRouteCore::run =====
Running routability-test
===== gen_brk_RSMT =====
===== gen_brk_RSMT =====
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 15 15
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 225
[INFO GPL-0063] TotalRouteOverflowH2: 0.33333349227905273
[INFO GPL-0064] TotalRouteOverflowV2: 1.8181818723678589
[INFO GPL-0065] OverflowTileCnt2: 18
[INFO GPL-0066] 0.5%RC: 1.2272726893424988
[INFO GPL-0067] 1.0%RC: 1.2121211687723796
[INFO GPL-0068] 2.0%RC: 1.181818147500356
[INFO GPL-0069] 5.0%RC: 1.121212124824524
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.2196969
[NesterovSolve] Iter: 630 overflow: 0.184865 HPWL: 2976035
[NesterovSolve] Iter: 640 overflow: 0.161206 HPWL: 2991294
[INFO GPL-0100] worst slack -5.25e-11
[INFO GPL-0103] Weighted 39 nets.
[NesterovSolve] Iter: 650 overflow: 0.14051 HPWL: 3004743
[NesterovSolve] Iter: 660 overflow: 0.1199 HPWL: 3022569
[NesterovSolve] Iter: 670 overflow: 0.100923 HPWL: 3038954
[NesterovSolve] Finished with Overflow: 0.099373

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 519 u^2 58% utilization.
Elapsed time: 0:00.62[h:]min:sec. CPU time: user 0.57 sys 0.04 (99%). Peak memory: 122584KB.
(trap 'mv ./logs/nangate45/gcd_congested/org/3_4_place_resized.tmp.log ./logs/nangate45/gcd_congested/org/3_4_place_resized.log' EXIT; /usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  /OpenROAD-flow-scripts/flow/scripts/resize.tcl -metrics ./logs/nangate45/gcd_congested/org/3_4_place_resized.json) 2>&1 | tee ./logs/nangate45/gcd_congested/org/3_4_place_resized.tmp.log
OpenROAD 1a449b305a7adac43bd93feefdf03a5cf33b1758 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.

==========================================================================
resizer pre report_design_area
--------------------------------------------------------------------------
Design area 519 u^2 58% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
392

==========================================================================
pin_count
--------------------------------------------------------------------------
1141

Perform port buffering...
[INFO RSZ-0027] Inserted 35 input buffers.
[INFO RSZ-0028] Inserted 18 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 661um.
[INFO RSZ-0039] Resized 41 instances.
Repair tie lo fanout...
Repair tie hi fanout...

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 542 u^2 60% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
445

==========================================================================
pin_count
--------------------------------------------------------------------------
1247

Elapsed time: 0:00.31[h:]min:sec. CPU time: user 0.29 sys 0.02 (100%). Peak memory: 100436KB.
(trap 'mv ./logs/nangate45/gcd_congested/org/3_5_place_dp.tmp.log ./logs/nangate45/gcd_congested/org/3_5_place_dp.log' EXIT; /usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  /OpenROAD-flow-scripts/flow/scripts/detail_place.tcl -metrics ./logs/nangate45/gcd_congested/org/3_5_place_dp.json) 2>&1 | tee ./logs/nangate45/gcd_congested/org/3_5_place_dp.tmp.log
OpenROAD 1a449b305a7adac43bd93feefdf03a5cf33b1758 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement        385.0 u
average displacement        0.9 u
max displacement            4.1 u
original HPWL            1565.9 u
legalized HPWL           1884.2 u
delta HPWL                   20 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 445 cells, 54 terminals, 474 edges and 1301 pins.
[INFO DPO-0109] Network stats: inst 499, edges 474, pins 1301
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 96 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 403 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (2280, 2800) - (63460, 61600)
[INFO DPO-0310] Assigned 403 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 3.874535e+06.
[INFO DPO-0302] End of matching; objective is 3.864175e+06, improvement is 0.27 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 3.704665e+06.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 3.681495e+06.
[INFO DPO-0307] End of global swaps; objective is 3.681495e+06, improvement is 4.73 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 3.658380e+06.
[INFO DPO-0309] End of vertical swaps; objective is 3.658380e+06, improvement is 0.63 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 3.639020e+06.
[INFO DPO-0305] End of reordering; objective is 3.639020e+06, improvement is 0.53 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 8060 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 8060, swaps 1647, moves  2205 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 3.639020e+06, Scratch cost 3.598640e+06, Incremental cost 3.598640e+06, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 3.598640e+06.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.11 percent.
[INFO DPO-0332] End of pass, Generator displacement called 8060 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 16120, swaps 3267, moves  4352 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 3.598640e+06, Scratch cost 3.578120e+06, Incremental cost 3.578120e+06, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 3.578120e+06.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.57 percent.
[INFO DPO-0328] End of random improver; improvement is 1.673527 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 183 cell orientations for row compatibility.
[INFO DPO-0383] Performed 136 cell flips.
[INFO DPO-0384] End of flipping; objective is 3.515355e+06, improvement is 1.75 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL             1884.2 u
Final HPWL                1688.0 u
Delta HPWL                 -10.4 %

[INFO DPL-0020] Mirrored 26 instances
[INFO DPL-0021] HPWL before            1688.0 u
[INFO DPL-0022] HPWL after             1685.2 u
[INFO DPL-0023] HPWL delta               -0.2 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 542 u^2 60% utilization.
Elapsed time: 0:00.27[h:]min:sec. CPU time: user 0.24 sys 0.02 (99%). Peak memory: 94932KB.
cp ./results/nangate45/gcd_congested/org/3_5_place_dp.odb ./results/nangate45/gcd_congested/org/3_place.odb
cp ./results/nangate45/gcd_congested/org/2_floorplan.sdc ./results/nangate45/gcd_congested/org/3_place.sdc
(trap 'mv ./logs/nangate45/gcd_congested/org/4_1_cts.tmp.log ./logs/nangate45/gcd_congested/org/4_1_cts.log' EXIT; /usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  /OpenROAD-flow-scripts/flow/scripts/cts.tcl -metrics ./logs/nangate45/gcd_congested/org/4_1_cts.json) 2>&1 | tee ./logs/nangate45/gcd_congested/org/4_1_cts.tmp.log
OpenROAD 1a449b305a7adac43bd93feefdf03a5cf33b1758 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is CLKBUF_X3.
[INFO CTS-0051] Sink buffer is CLKBUF_X3.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    CLKBUF_X3
[INFO CTS-0049] Characterization buffer is CLKBUF_X3.
[INFO CTS-0007] Net "clk" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk" has 35 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 35.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(5880, 7140), (59080, 57570)].
[INFO CTS-0024]  Normalized sink region: [(0.42, 0.51), (4.22, 4.11214)].
[INFO CTS-0025]     Width:  3.8000.
[INFO CTS-0026]     Height: 3.6021.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 18
    Sub-region size: 1.9000 X 3.6021
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 1.9000 X 1.8011
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 35.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:2, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 35
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.20 um
[INFO CTS-0102]  Path depth 2 - 2

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 548 u^2 61% utilization.
[INFO RSZ-0058] Using max wire length 661um.

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 548 u^2 61% utilization.
Placement Analysis
---------------------------------
total displacement          9.2 u
average displacement        0.0 u
max displacement            1.4 u
original HPWL            1778.7 u
legalized HPWL           1841.5 u
delta HPWL                    4 %

Repair setup and hold violations...
TNS end percent 100
[INFO RSZ-0094] Found 44 endpoints with setup violations.
[INFO RSZ-0040] Inserted 23 buffers.
[INFO RSZ-0041] Resized 94 instances.
[INFO RSZ-0043] Swapped pins on 37 instances.
[INFO RSZ-0049] Cloned 1 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement        198.5 u
average displacement        0.4 u
max displacement            4.9 u
original HPWL            1932.8 u
legalized HPWL           2164.3 u
delta HPWL                   12 %


==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 629 u^2 70% utilization.
Elapsed time: 0:02.11[h:]min:sec. CPU time: user 2.07 sys 0.03 (99%). Peak memory: 103024KB.
cp ./results/nangate45/gcd_congested/org/4_1_cts.odb ./results/nangate45/gcd_congested/org/4_cts.odb
(trap 'mv ./logs/nangate45/gcd_congested/org/5_1_grt.tmp.log ./logs/nangate45/gcd_congested/org/5_1_grt.log' EXIT; /usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  /OpenROAD-flow-scripts/flow/scripts/global_route.tcl -metrics ./logs/nangate45/gcd_congested/org/5_1_grt.json) 2>&1 | tee ./logs/nangate45/gcd_congested/org/5_1_grt.tmp.log
OpenROAD 1a449b305a7adac43bd93feefdf03a5cf33b1758 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
global_route -guide_file ./results/nangate45/gcd_congested/org/route.guide -congestion_report_file ./reports/nangate45/gcd_congested/org/congestion.rpt -allow_congestion -verbose
[INFO GRT-0020] Min routing layer: metal2
[INFO GRT-0021] Max routing layer: metal10
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer metal1  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1350
[INFO GRT-0088] Layer metal2  Track-Pitch = 0.1900  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal3  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal4  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal5  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal6  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal7  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal8  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal9  Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0088] Layer metal10 Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0019] Found 6 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 43
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 0

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
metal1     Horizontal          0             0          0.00%
metal2     Vertical         2580           882          65.81%
metal3     Horizontal       3510          1106          68.49%
metal4     Vertical         1650             0          100.00%
metal5     Horizontal       1650             0          100.00%
metal6     Vertical         1650             0          100.00%
metal7     Horizontal        480             0          100.00%
metal8     Vertical          480             0          100.00%
metal9     Horizontal        240             0          100.00%
metal10    Vertical          240             0          100.00%
---------------------------------------------------------------

===== FastRouteCore::run =====
===== gen_brk_RSMT =====
===== gen_brk_RSMT =====
[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 2284
[INFO GRT-0198] Via related Steiner nodes: 40
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 3009
[INFO GRT-0112] Final usage 3D: 10453

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
metal1               0             0            0.00%             0 /  0 /  0
metal2             882           673           76.30%             0 /  0 /  0
metal3            1106           753           68.08%             0 /  0 /  0
metal4               0             0            0.00%             0 /  0 /  0
metal5               0             0            0.00%             0 /  0 /  0
metal6               0             0            0.00%             0 /  0 /  0
metal7               0             0            0.00%             0 /  0 /  0
metal8               0             0            0.00%             0 /  0 /  0
metal9               0             0            0.00%             0 /  0 /  0
metal10              0             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total             1988          1426           71.73%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 7933 um
[INFO GRT-0014] Routed nets: 469

==========================================================================
check_antennas
--------------------------------------------------------------------------
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[WARNING ANT-0011] -report_violating_nets is deprecated.
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 629 u^2 70% utilization.
[INFO FLW-0007] clock core_clock period 0.460000
[INFO FLW-0008] Clock core_clock period 0.558
[INFO FLW-0009] Clock core_clock slack -0.128
[INFO FLW-0011] Path endpoint count 87
Elapsed time: 0:00.60[h:]min:sec. CPU time: user 0.53 sys 0.07 (100%). Peak memory: 195432KB.
(trap 'mv ./logs/nangate45/gcd_congested/org/5_2_fillcell.tmp.log ./logs/nangate45/gcd_congested/org/5_2_fillcell.log' EXIT; /usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  /OpenROAD-flow-scripts/flow/scripts/fillcell.tcl -metrics ./logs/nangate45/gcd_congested/org/5_2_fillcell.json) 2>&1 | tee ./logs/nangate45/gcd_congested/org/5_2_fillcell.tmp.log
OpenROAD 1a449b305a7adac43bd93feefdf03a5cf33b1758 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO DPL-0001] Placed 266 filler instances.
Elapsed time: 0:00.19[h:]min:sec. CPU time: user 0.16 sys 0.03 (100%). Peak memory: 92760KB.
(trap 'mv ./logs/nangate45/gcd_congested/org/5_3_route.tmp.log ./logs/nangate45/gcd_congested/org/5_3_route.log' EXIT; /usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  /OpenROAD-flow-scripts/flow/scripts/detail_route.tcl -metrics ./logs/nangate45/gcd_congested/org/5_3_route.json) 2>&1 | tee ./logs/nangate45/gcd_congested/org/5_3_route.tmp.log
OpenROAD 1a449b305a7adac43bd93feefdf03a5cf33b1758 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
detailed_route -output_drc ./reports/nangate45/gcd_congested/org/5_route_drc.rpt -output_maze ./results/nangate45/gcd_congested/org/maze.log -bottom_routing_layer metal2 -top_routing_layer metal10 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                2000
Number of layers:     21
Number of macros:     135
Number of vias:       27
Number of viarulegen: 19

[INFO DRT-0150] Reading design.

Design:                   gcd
Die area:                 ( 0 0 ) ( 65720 65720 )
Number of track patterns: 20
Number of DEF vias:       0
Number of components:     740
Number of terminals:      54
Number of snets:          2
Number of nets:           503

[INFO DRT-0167] List of default vias:
  Layer via2
    default via: via2_5
  Layer via3
    default via: via3_2
  Layer via4
    default via: via4_0
  Layer via5
    default via: via5_0
  Layer via6
    default via: via6_0
  Layer via7
    default via: via7_0
  Layer via8
    default via: via8_0
  Layer via9
    default via: via9_0
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 74.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete active.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete metal1.
[INFO DRT-0024]   Complete via1.
[INFO DRT-0024]   Complete metal2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete metal3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete metal4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete metal5.
[INFO DRT-0024]   Complete via5.
[INFO DRT-0024]   Complete metal6.
[INFO DRT-0024]   Complete via6.
[INFO DRT-0024]   Complete metal7.
[INFO DRT-0024]   Complete via7.
[INFO DRT-0024]   Complete metal8.
[INFO DRT-0024]   Complete via8.
[INFO DRT-0024]   Complete metal9.
[INFO DRT-0024]   Complete via9.
[INFO DRT-0024]   Complete metal10.
[INFO DRT-0033] active shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] metal1 shape region query size = 7566.
[INFO DRT-0033] via1 shape region query size = 66.
[INFO DRT-0033] metal2 shape region query size = 44.
[INFO DRT-0033] via2 shape region query size = 66.
[INFO DRT-0033] metal3 shape region query size = 44.
[INFO DRT-0033] via3 shape region query size = 66.
[INFO DRT-0033] metal4 shape region query size = 24.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] metal5 shape region query size = 32.
[INFO DRT-0033] via5 shape region query size = 0.
[INFO DRT-0033] metal6 shape region query size = 22.
[INFO DRT-0033] via6 shape region query size = 0.
[INFO DRT-0033] metal7 shape region query size = 0.
[INFO DRT-0033] via7 shape region query size = 0.
[INFO DRT-0033] metal8 shape region query size = 0.
[INFO DRT-0033] via8 shape region query size = 0.
[INFO DRT-0033] metal9 shape region query size = 0.
[INFO DRT-0033] via9 shape region query size = 0.
[INFO DRT-0033] metal10 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0078]   Complete 188 pins.
[INFO DRT-0081]   Complete 58 unique inst patterns.
[INFO DRT-0084]   Complete 173 groups.
#scanned instances     = 740
#unique  instances     = 74
#stdCellGenAp          = 1553
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1134
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1307
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:00, memory = 96.33 (MB), peak = 96.21 (MB)

Number of guides:     3927

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 15 STEP 4200 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 15 STEP 4200 ;
[INFO DRT-0028]   Complete active.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete metal1.
[INFO DRT-0028]   Complete via1.
[INFO DRT-0028]   Complete metal2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete metal3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete metal4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete metal5.
[INFO DRT-0028]   Complete via5.
[INFO DRT-0028]   Complete metal6.
[INFO DRT-0028]   Complete via6.
[INFO DRT-0028]   Complete metal7.
[INFO DRT-0028]   Complete via7.
[INFO DRT-0028]   Complete metal8.
[INFO DRT-0028]   Complete via8.
[INFO DRT-0028]   Complete metal9.
[INFO DRT-0028]   Complete via9.
[INFO DRT-0028]   Complete metal10.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete active (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete metal1 (guide).
[INFO DRT-0035]   Complete via1 (guide).
[INFO DRT-0035]   Complete metal2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete metal3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete metal4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete metal5 (guide).
[INFO DRT-0035]   Complete via5 (guide).
[INFO DRT-0035]   Complete metal6 (guide).
[INFO DRT-0035]   Complete via6 (guide).
[INFO DRT-0035]   Complete metal7 (guide).
[INFO DRT-0035]   Complete via7 (guide).
[INFO DRT-0035]   Complete metal8 (guide).
[INFO DRT-0035]   Complete via8 (guide).
[INFO DRT-0035]   Complete metal9 (guide).
[INFO DRT-0035]   Complete via9 (guide).
[INFO DRT-0035]   Complete metal10 (guide).
[INFO DRT-0036] active guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] metal1 guide region query size = 1065.
[INFO DRT-0036] via1 guide region query size = 0.
[INFO DRT-0036] metal2 guide region query size = 897.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] metal3 guide region query size = 502.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] metal4 guide region query size = 55.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] metal5 guide region query size = 54.
[INFO DRT-0036] via5 guide region query size = 0.
[INFO DRT-0036] metal6 guide region query size = 22.
[INFO DRT-0036] via6 guide region query size = 0.
[INFO DRT-0036] metal7 guide region query size = 0.
[INFO DRT-0036] via7 guide region query size = 0.
[INFO DRT-0036] metal8 guide region query size = 0.
[INFO DRT-0036] via8 guide region query size = 0.
[INFO DRT-0036] metal9 guide region query size = 0.
[INFO DRT-0036] via9 guide region query size = 0.
[INFO DRT-0036] metal10 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 974 vertical wires in 1 frboxes and 1621 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 242 vertical wires in 1 frboxes and 306 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 97.39 (MB), peak = 101.61 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 97.64 (MB), peak = 101.61 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 98.14 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 108.29 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 108.80 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 106.43 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:00, memory = 116.05 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:00, memory = 113.34 (MB).
    Completing 70% with 26 violations.
    elapsed time = 00:00:00, memory = 125.96 (MB).
    Completing 80% with 26 violations.
    elapsed time = 00:00:01, memory = 123.39 (MB).
    Completing 90% with 38 violations.
    elapsed time = 00:00:02, memory = 135.46 (MB).
    Completing 100% with 58 violations.
    elapsed time = 00:00:02, memory = 135.71 (MB).
[INFO DRT-0199]   Number of violations = 273.
Viol/Layer      metal1 metal2 metal3 metal4   via4 metal5   via5 metal6
Cut Spacing          0      0      0      0      5      0      3      0
Metal Spacing        3      8      0      0      0      0      0      0
Recheck              0    115     65     18      0     12      0      5
Short                0     35      4      0      0      0      0      0
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 689.71 (MB), peak = 689.71 (MB)
Total wire length = 2784 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1368 um.
Total wire length on LAYER metal3 = 1272 um.
Total wire length on LAYER metal4 = 21 um.
Total wire length on LAYER metal5 = 71 um.
Total wire length on LAYER metal6 = 50 um.
Total wire length on LAYER metal7 = 0 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 2423.
Up-via summary (total 2423):.

---------------
 active       0
 metal1    1275
 metal2    1018
 metal3      54
 metal4      54
 metal5      22
 metal6       0
 metal7       0
 metal8       0
 metal9       0
---------------
           2423


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 273 violations.
    elapsed time = 00:00:00, memory = 695.46 (MB).
    Completing 20% with 273 violations.
    elapsed time = 00:00:00, memory = 696.46 (MB).
    Completing 30% with 273 violations.
    elapsed time = 00:00:00, memory = 696.96 (MB).
    Completing 40% with 273 violations.
    elapsed time = 00:00:00, memory = 697.84 (MB).
    Completing 50% with 207 violations.
    elapsed time = 00:00:00, memory = 715.34 (MB).
    Completing 60% with 207 violations.
    elapsed time = 00:00:00, memory = 715.34 (MB).
    Completing 70% with 135 violations.
    elapsed time = 00:00:00, memory = 724.46 (MB).
    Completing 80% with 135 violations.
    elapsed time = 00:00:00, memory = 726.59 (MB).
    Completing 90% with 54 violations.
    elapsed time = 00:00:01, memory = 738.09 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:01, memory = 720.54 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer      metal2 metal3
Metal Spacing        6      0
Short               10      1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 720.54 (MB), peak = 738.09 (MB)
Total wire length = 2736 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1363 um.
Total wire length on LAYER metal3 = 1241 um.
Total wire length on LAYER metal4 = 27 um.
Total wire length on LAYER metal5 = 62 um.
Total wire length on LAYER metal6 = 41 um.
Total wire length on LAYER metal7 = 0 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 2394.
Up-via summary (total 2394):.

---------------
 active       0
 metal1    1273
 metal2     989
 metal3      56
 metal4      54
 metal5      22
 metal6       0
 metal7       0
 metal8       0
 metal9       0
---------------
           2394


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 720.54 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:00, memory = 720.54 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:00, memory = 720.54 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:00, memory = 729.17 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:00, memory = 729.17 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:00, memory = 732.29 (MB).
    Completing 70% with 16 violations.
    elapsed time = 00:00:00, memory = 717.94 (MB).
    Completing 80% with 16 violations.
    elapsed time = 00:00:00, memory = 720.56 (MB).
    Completing 90% with 22 violations.
    elapsed time = 00:00:01, memory = 729.77 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:01, memory = 729.77 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer      metal2
Metal Spacing        2
Short                9
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 729.77 (MB), peak = 738.09 (MB)
Total wire length = 2725 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1362 um.
Total wire length on LAYER metal3 = 1228 um.
Total wire length on LAYER metal4 = 27 um.
Total wire length on LAYER metal5 = 65 um.
Total wire length on LAYER metal6 = 40 um.
Total wire length on LAYER metal7 = 0 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 2381.
Up-via summary (total 2381):.

---------------
 active       0
 metal1    1273
 metal2     976
 metal3      56
 metal4      54
 metal5      22
 metal6       0
 metal7       0
 metal8       0
 metal9       0
---------------
           2381


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 729.77 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 729.77 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 729.77 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 729.77 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 739.52 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 744.77 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 744.77 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 744.77 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 746.52 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 746.52 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 746.52 (MB), peak = 746.52 (MB)
Total wire length = 2725 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1360 um.
Total wire length on LAYER metal3 = 1231 um.
Total wire length on LAYER metal4 = 27 um.
Total wire length on LAYER metal5 = 65 um.
Total wire length on LAYER metal6 = 40 um.
Total wire length on LAYER metal7 = 0 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 2386.
Up-via summary (total 2386):.

---------------
 active       0
 metal1    1273
 metal2     981
 metal3      56
 metal4      54
 metal5      22
 metal6       0
 metal7       0
 metal8       0
 metal9       0
---------------
           2386


[INFO DRT-0198] Complete detail routing.
Total wire length = 2725 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1360 um.
Total wire length on LAYER metal3 = 1231 um.
Total wire length on LAYER metal4 = 27 um.
Total wire length on LAYER metal5 = 65 um.
Total wire length on LAYER metal6 = 40 um.
Total wire length on LAYER metal7 = 0 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 2386.
Up-via summary (total 2386):.

---------------
 active       0
 metal1    1273
 metal2     981
 metal3      56
 metal4      54
 metal5      22
 metal6       0
 metal7       0
 metal8       0
 metal9       0
---------------
           2386


[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:05, memory = 746.52 (MB), peak = 746.52 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 0:06.09[h:]min:sec. CPU time: user 15.01 sys 0.38 (252%). Peak memory: 765584KB.
cp ./results/nangate45/gcd_congested/org/5_3_route.odb ./results/nangate45/gcd_congested/org/5_route.odb
cp ./results/nangate45/gcd_congested/org/5_route.odb ./results/nangate45/gcd_congested/org/6_1_fill.odb
cp ./results/nangate45/gcd_congested/org/4_cts.sdc ./results/nangate45/gcd_congested/org/5_route.sdc
cp ./results/nangate45/gcd_congested/org/5_route.sdc ./results/nangate45/gcd_congested/org/6_1_fill.sdc
(trap 'mv ./logs/nangate45/gcd_congested/org/6_report.tmp.log ./logs/nangate45/gcd_congested/org/6_report.log' EXIT; /usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  /OpenROAD-flow-scripts/flow/scripts/final_report.tcl -metrics ./logs/nangate45/gcd_congested/org/6_report.json) 2>&1 | tee ./logs/nangate45/gcd_congested/org/6_report.tmp.log
OpenROAD 1a449b305a7adac43bd93feefdf03a5cf33b1758 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO] Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of gcd ...
[INFO RCX-0435] Reading extraction model file /OpenROAD-flow-scripts/flow/platforms/nangate45/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation gcd (max_merge_res 50.0) ...
[INFO RCX-0040] Final 1263 rc segments
[INFO RCX-0439] Coupling Cap extraction gcd ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 2439 wires to be extracted
[INFO RCX-0442] 49% completion -- 1216 wires have been extracted
[INFO RCX-0442] 100% completion -- 2439 wires have been extracted
[INFO RCX-0045] Extract 503 nets, 1732 rsegs, 1732 caps, 3277 ccs
[INFO RCX-0015] Finished extracting gcd.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 503 nets finished
[INFO RCX-0017] Finished writing SPEF ...
[INFO PSM-0022] Using 1.100V for VDD
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0063] Specified bump pitches of 140.000 and 140.000 are less than core width of 30.590 or core height of 29.400. Changing bump location to the center of the die at (16.435, 16.100).
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (16.435um, 16.100um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (31.140um, 16.800um).
[INFO PSM-0031] Number of PDN nodes on net VDD = 112.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VDD are connected.
########## IR report #################
Corner: default
Worstcase voltage: 1.08e+00 V
Average IR drop  : 5.97e-03 V
Worstcase IR drop: 1.57e-02 V
######################################
[INFO PSM-0022] Using 0.000V for VSS
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0063] Specified bump pitches of 140.000 and 140.000 are less than core width of 30.590 or core height of 29.400. Changing bump location to the center of the die at (16.435, 16.100).
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (16.435um, 16.100um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (3.140um, 15.400um).
[INFO PSM-0031] Number of PDN nodes on net VSS = 112.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VSS are connected.
########## IR report #################
Corner: default
Worstcase voltage: 1.28e-02 V
Average IR drop  : 5.56e-03 V
Worstcase IR drop: 1.28e-02 V
######################################

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 629 u^2 70% utilization.
[WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-root'
xkbcommon: ERROR: failed to add default include path /usr/share/X11/xkb
[WARNING GUI-0076] Qt: Failed to create XKB context!
[WARNING GUI-0076] Use QT_XKB_CONFIG_ROOT environmental variable to provide an additional search path, add ':' as separator to provide several search paths and/or make sure that XKB configuration data directory contains recent enough contents, to update please see http://cgit.freedesktop.org/xkeyboard-config/ .
libGL error: unable to load driver: swrast_dri.so
libGL error: failed to load driver: swrast
Elapsed time: 0:01.32[h:]min:sec. CPU time: user 1.09 sys 0.16 (95%). Peak memory: 185532KB.
cp ./results/nangate45/gcd_congested/org/5_route.sdc ./results/nangate45/gcd_congested/org/6_final.sdc
cp /OpenROAD-flow-scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef ./objects/nangate45/gcd_congested/org/klayout_tech.lef
sed 's,<lef-files>.*</lef-files>,<lef-files>../../../../objects/nangate45/gcd_congested/org/klayout_tech.lef</lef-files> <lef-files>../../../../platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef</lef-files>,g' /OpenROAD-flow-scripts/flow/platforms/nangate45/FreePDK45.lyt > ./objects/nangate45/gcd_congested/org/klayout.lyt
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /usr/bin/klayout -zz -rd design_name=gcd \
        -rd in_def=./results/nangate45/gcd_congested/org/6_final.def \
        -rd in_files="/OpenROAD-flow-scripts/flow/platforms/nangate45/gds/NangateOpenCellLibrary.gds  " \
        -rd config_file= \
        -rd seal_file="" \
        -rd out_file=./results/nangate45/gcd_congested/org/6_1_merged.gds \
        -rd tech_file=./objects/nangate45/gcd_congested/org/klayout.lyt \
        -rd layer_map= \
        -r /OpenROAD-flow-scripts/flow/util/def2stream.py) 2>&1 | tee ./logs/nangate45/gcd_congested/org/6_1_merge.log
[INFO] Reporting cells prior to loading DEF ...
[INFO] Reading DEF ...
[INFO] Clearing cells...
[INFO] Merging GDS/OAS files...
	/OpenROAD-flow-scripts/flow/platforms/nangate45/gds/NangateOpenCellLibrary.gds
[INFO] Copying toplevel cell 'gcd'
WARNING: no fill config file specified
[INFO] Checking for missing cell from GDS/OAS...
[INFO] Found GDS_ALLOW_EMPTY variable.
[INFO] All LEF cells have matching GDS/OAS cells
[INFO] Checking for orphan cell in the final layout...
[INFO] No orphan cells
[INFO] Writing out GDS/OAS './results/nangate45/gcd_congested/org/6_1_merged.gds'
Elapsed time: 0:00.73[h:]min:sec. CPU time: user 0.62 sys 0.10 (99%). Peak memory: 275184KB.
cp results/nangate45/gcd_congested/org/6_1_merged.gds results/nangate45/gcd_congested/org/6_final.gds
./logs/nangate45/gcd_congested/org
Log                       Elapsed seconds
4_1_cts                            2
5_3_route                          6
6_report                           1
Total                              9
