add_file_target(FILE io_reg_cell.sim.v SCANNER_TYPE verilog)
add_file_target(FILE in_reg_cell.sim.v SCANNER_TYPE verilog)
add_file_target(FILE out_reg_cell.sim.v SCANNER_TYPE verilog)
add_file_target(FILE in_buff_cell.sim.v SCANNER_TYPE verilog)
add_file_target(FILE out_buff_cell.sim.v SCANNER_TYPE verilog)
add_file_target(FILE d_buff_cell.sim.v SCANNER_TYPE verilog)

v2x(NAME IO_REG SRCS io_reg_cell.sim.v)
v2x(NAME IO_REG SRCS in_reg_cell.sim.v)
v2x(NAME IO_REG SRCS out_reg_cell.sim.v)
v2x(NAME IO_REG SRCS in_buff_cell.sim.v)
v2x(NAME IO_REG SRCS out_buff_cell.sim.v)
v2x(NAME IO_REG SRCS d_buff_cell.sim.v)

add_to_cells_sim(io_reg_cell.sim.v)
add_to_cells_sim(in_reg_cell.sim.v)
add_to_cells_sim(out_reg_cell.sim.v)
add_to_cells_sim(in_buff_cell.sim.v)
add_to_cells_sim(out_buff_cell.sim.v)
add_to_cells_sim(d_buff_cell.sim.v)