$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module comparator_testbench $end
  $var wire 8 # a [7:0] $end
  $var wire 8 $ b [7:0] $end
  $var wire 1 % gt $end
  $var wire 1 & eq $end
  $var wire 1 ' lt $end
  $scope module DUT $end
   $var wire 8 # a [7:0] $end
   $var wire 8 $ b [7:0] $end
   $var wire 1 % gt $end
   $var wire 1 & eq $end
   $var wire 1 ' lt $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b01010000 #
b00110000 $
1%
0&
0'
#1
b01000010 #
b01000010 $
0%
1&
#2
b00010000 #
b01100000 $
0&
1'
#3
b11111111 #
b11111111 $
1&
0'
#4
b00000000 #
b00000000 $
#5
b11111111 #
1%
0&
#6
b00000000 #
b11111111 $
0%
1'
#7
