{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Accumulator Buffer"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The accumulator buffer is needed to store partial results of large matrix multiplications from the outputs of the systolic array.\n",
    "\n",
    "Each accumulator bank will connect to a column output from the systolic array. We can specify the address width which will determine the number of values we can store. This is equal to `2^len(mem_addr)`. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "from dataclasses import dataclass\n",
    "import pyrtl\n",
    "from IPython.display import SVG\n",
    "from pyrtl import *\n",
    "import numpy as np\n",
    "from enum import IntEnum\n",
    "from typing import List, Type, Callable\n",
    "from hardware_accelerators import *\n",
    "from hardware_accelerators.dtypes import BaseFloat\n",
    "from hardware_accelerators.rtllib import float_adder\n",
    "from hardware_accelerators.simulation import convert_array_dtype, render_waveform\n",
    "from hardware_accelerators.simulation.repr_funcs import *"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## TPU Accum Example"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "metadata": {},
   "outputs": [],
   "source": [
    "def accum(size, data_in, waddr, wen, wclear, raddr, lastvec):\n",
    "    \"\"\"A single 32-bit accumulator with 2^size 32-bit buffers.\n",
    "    On wen, writes data_in to the specified address (waddr) if wclear is high;\n",
    "    otherwise, it performs an accumulate at the specified address (buffer[waddr] += data_in).\n",
    "    lastvec is a control signal indicating that the operation being stored now is the\n",
    "    last vector of a matrix multiply instruction (at the final accumulator, this becomes\n",
    "    a \"done\" signal).\n",
    "    \"\"\"\n",
    "\n",
    "    mem = MemBlock(bitwidth=16, addrwidth=size, name=\"MEMORY\")\n",
    "\n",
    "    sum = float_adder(data_in, mem[waddr], BF16)[: mem.bitwidth]\n",
    "\n",
    "    # Writes\n",
    "    with conditional_assignment:\n",
    "        with wen:\n",
    "            with wclear:\n",
    "                mem[waddr] |= data_in\n",
    "            with otherwise:\n",
    "                mem[waddr] |= sum\n",
    "    # Read\n",
    "    data_out = mem[raddr]\n",
    "\n",
    "    # # Pipeline registers\n",
    "    # waddrsave = Register(len(waddr))\n",
    "    # waddrsave.next <<= waddr\n",
    "    # wensave = Register(1)\n",
    "    # wensave.next <<= wen\n",
    "    # wclearsave = Register(1)\n",
    "    # wclearsave.next <<= wclear\n",
    "    # lastsave = Register(1)\n",
    "    # lastsave.next <<= lastvec\n",
    "\n",
    "    # return data_out, waddrsave, wensave, wclearsave, lastsave\n",
    "\n",
    "\n",
    "reset_working_block()\n",
    "# Output(32), Output(3), Output(1), Output(1), Output(1) =\n",
    "accum(\n",
    "    3,\n",
    "    Input(16, \"data_input\"),\n",
    "    Input(3, \"write_address\"),\n",
    "    Input(1, \"write_enable\"),\n",
    "    Input(1, \"clear\"),\n",
    "    Input(3, \"read_address\"),\n",
    "    Input(1, \"last vector\"),\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Single Accumulator Block"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "metadata": {},
   "outputs": [],
   "source": [
    "class AccumulatorBlock:\n",
    "    def __init__(\n",
    "        self,\n",
    "        data_type: Type[BaseFloat],\n",
    "        addr_width: int,\n",
    "        adder: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "    ):\n",
    "        \"\"\"Single accumulator block with memory and floating point add capability\n",
    "\n",
    "        Args:\n",
    "            data_type: Number format for accumulation values\n",
    "            addr_width: Number of address bits for memory\n",
    "            adder: Floating point adder implementation\n",
    "        \"\"\"\n",
    "        self.data_type = data_type\n",
    "        self.data_width = data_type.bitwidth()\n",
    "\n",
    "        # Input wires\n",
    "        self.write_data = WireVector(self.data_width)\n",
    "        self.write_addr = WireVector(addr_width)\n",
    "        self.write_enable = WireVector(1)\n",
    "        self.write_clear = WireVector(1)  # 1 for overwrite, 0 for accumulate\n",
    "        self.read_addr = WireVector(addr_width)\n",
    "\n",
    "        # Memory block\n",
    "        self.memory = MemBlock(\n",
    "            bitwidth=self.data_width,\n",
    "            addrwidth=addr_width,\n",
    "        )\n",
    "\n",
    "        # Read data is direct from memory\n",
    "        self.read_data = self.memory[self.read_addr]\n",
    "        current = self.memory[self.write_addr]\n",
    "        sum_result = adder(self.write_data, current, self.data_type)\n",
    "\n",
    "        # Write logic with floating point add\n",
    "        with conditional_assignment:\n",
    "            with self.write_enable:\n",
    "                with self.write_clear:\n",
    "                    # Overwrite mode\n",
    "                    self.memory[self.write_addr] |= self.write_data\n",
    "                with ~self.write_clear:\n",
    "                    # Accumulate mode - use floating point add\n",
    "                    self.memory[self.write_addr] |= sum_result\n",
    "\n",
    "    def connect_write_data(self, source: WireVector):\n",
    "        \"\"\"Connect data input\"\"\"\n",
    "        self.write_data <<= source\n",
    "\n",
    "    def connect_write_addr(self, addr: WireVector):\n",
    "        \"\"\"Connect write address input\"\"\"\n",
    "        self.write_addr <<= addr\n",
    "\n",
    "    def connect_write_enable(self, enable: WireVector):\n",
    "        \"\"\"Connect write enable signal\"\"\"\n",
    "        self.write_enable <<= enable\n",
    "\n",
    "    def connect_write_clear(self, clear: WireVector):\n",
    "        \"\"\"Connect write clear signal (overwrite vs accumulate)\"\"\"\n",
    "        self.write_clear <<= clear\n",
    "\n",
    "    def connect_read_addr(self, addr: WireVector):\n",
    "        \"\"\"Connect read address input\"\"\"\n",
    "        self.read_addr <<= addr"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Simulation Results:\n",
      "Step 1 output: 0.0\n",
      "Step 2 output: 1.5\n",
      "Step 3 output: 1.5\n",
      "Address 0 final value: 2.5 (should be 2.5)\n",
      "Address 1 final value: 2.5 (should be 2.5)\n"
     ]
    }
   ],
   "source": [
    "def test_accumulator_block():\n",
    "    \"\"\"Test single accumulator block\"\"\"\n",
    "    from pyrtl import reset_working_block, Input, Output, Simulation\n",
    "\n",
    "    reset_working_block()\n",
    "\n",
    "    # Test parameters\n",
    "    ADDR_BITS = 3  # 8 addresses\n",
    "    dtype = BF16  # Use BFloat16 format\n",
    "\n",
    "    # Create input/output wires\n",
    "    w_data = Input(dtype.bitwidth(), \"write_data\")\n",
    "    w_addr = Input(ADDR_BITS, \"write_addr\")\n",
    "    w_en = Input(1, \"write_enable\")\n",
    "    w_clear = Input(1, \"write_clear\")\n",
    "    r_addr = Input(ADDR_BITS, \"read_addr\")\n",
    "    r_data = Output(dtype.bitwidth(), \"read_data\")\n",
    "\n",
    "    # Create accumulator block\n",
    "    accum = AccumulatorBlock(data_type=dtype, addr_width=ADDR_BITS, adder=float_adder)\n",
    "\n",
    "    # Connect ports\n",
    "    accum.connect_write_data(w_data)\n",
    "    accum.connect_write_addr(w_addr)\n",
    "    accum.connect_write_enable(w_en)\n",
    "    accum.connect_write_clear(w_clear)\n",
    "    accum.connect_read_addr(r_addr)\n",
    "    r_data <<= accum.read_data\n",
    "\n",
    "    # Create simulation\n",
    "    sim = Simulation()\n",
    "\n",
    "    # Test sequence\n",
    "    sim_steps = [\n",
    "        # 1. Write 1.5 to address 0\n",
    "        {\n",
    "            \"write_data\": dtype(1.5).binint,\n",
    "            \"write_addr\": 0,\n",
    "            \"write_enable\": 1,\n",
    "            \"write_clear\": 1,\n",
    "            \"read_addr\": 0,\n",
    "        },\n",
    "        # 2. Write 2.5 to address 1\n",
    "        {\n",
    "            \"write_data\": dtype(2.5).binint,\n",
    "            \"write_addr\": 1,\n",
    "            \"write_enable\": 1,\n",
    "            \"write_clear\": 1,\n",
    "            \"read_addr\": 0,\n",
    "        },\n",
    "        # 3. Accumulate 1.0 to address 0\n",
    "        {\n",
    "            \"write_data\": dtype(1.0).binint,\n",
    "            \"write_addr\": 0,\n",
    "            \"write_enable\": 1,\n",
    "            \"write_clear\": 0,\n",
    "            \"read_addr\": 0,\n",
    "        },\n",
    "        # 4. Read address 0 (should be 2.5)\n",
    "        {\n",
    "            \"write_data\": 0,\n",
    "            \"write_addr\": 0,\n",
    "            \"write_enable\": 0,\n",
    "            \"write_clear\": 0,\n",
    "            \"read_addr\": 0,\n",
    "        },\n",
    "        # 5. Read address 1 (should be 2.5)\n",
    "        {\n",
    "            \"write_data\": 0,\n",
    "            \"write_addr\": 0,\n",
    "            \"write_enable\": 0,\n",
    "            \"write_clear\": 0,\n",
    "            \"read_addr\": 1,\n",
    "        },\n",
    "    ]\n",
    "\n",
    "    # Run simulation\n",
    "    results = []\n",
    "    for step in sim_steps:\n",
    "        sim.step(step)\n",
    "        results.append(dtype(binint=sim.inspect(\"read_data\")).decimal_approx)\n",
    "\n",
    "    print(\"\\nSimulation Results:\")\n",
    "    print(f\"Step 1 output: {results[0]}\")\n",
    "    print(f\"Step 2 output: {results[1]}\")\n",
    "    print(f\"Step 3 output: {results[2]}\")\n",
    "    print(f\"Address 0 final value: {results[3]} (should be 2.5)\")\n",
    "    print(f\"Address 1 final value: {results[4]} (should be 2.5)\")\n",
    "\n",
    "    return sim\n",
    "\n",
    "\n",
    "# Run test\n",
    "if __name__ == \"__main__\":\n",
    "    sim = test_accumulator_block()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(0.07729611633193481, 0.08170256081103433)"
      ]
     },
     "execution_count": 33,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "logic_area, mem_area = area_estimation()\n",
    "logic_len, mem_len = logic_area**0.5, mem_area**0.5\n",
    "logic_len, mem_len"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "metadata": {},
   "outputs": [
    {
     "ename": "TclError",
     "evalue": "no display name and no $DISPLAY environment variable",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mTclError\u001b[0m                                  Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[34], line 2\u001b[0m\n\u001b[1;32m      1\u001b[0m \u001b[38;5;28;01mimport\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21;01mtkinter\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;28;01mas\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21;01mtk\u001b[39;00m\n\u001b[0;32m----> 2\u001b[0m root \u001b[38;5;241m=\u001b[39m \u001b[43mtk\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mTk\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m      3\u001b[0m dpi \u001b[38;5;241m=\u001b[39m root\u001b[38;5;241m.\u001b[39mwinfo_screenwidth() \u001b[38;5;241m/\u001b[39m root\u001b[38;5;241m.\u001b[39mwinfo_screenmmwidth()\n\u001b[1;32m      4\u001b[0m dpi\n",
      "File \u001b[0;32m/usr/local/lib/python3.12/tkinter/__init__.py:2346\u001b[0m, in \u001b[0;36mTk.__init__\u001b[0;34m(self, screenName, baseName, className, useTk, sync, use)\u001b[0m\n\u001b[1;32m   2344\u001b[0m         baseName \u001b[38;5;241m=\u001b[39m baseName \u001b[38;5;241m+\u001b[39m ext\n\u001b[1;32m   2345\u001b[0m interactive \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;01mFalse\u001b[39;00m\n\u001b[0;32m-> 2346\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mtk \u001b[38;5;241m=\u001b[39m \u001b[43m_tkinter\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mcreate\u001b[49m\u001b[43m(\u001b[49m\u001b[43mscreenName\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mbaseName\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mclassName\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43minteractive\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mwantobjects\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43museTk\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43msync\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43muse\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m   2347\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m _debug:\n\u001b[1;32m   2348\u001b[0m     \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mtk\u001b[38;5;241m.\u001b[39msettrace(_print_command)\n",
      "\u001b[0;31mTclError\u001b[0m: no display name and no $DISPLAY environment variable"
     ]
    }
   ],
   "source": [
    "import tkinter as tk\n",
    "\n",
    "root = tk.Tk()\n",
    "dpi = root.winfo_screenwidth() / root.winfo_screenmmwidth()\n",
    "dpi"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Creating an array of accumulators"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 70,
   "metadata": {},
   "outputs": [],
   "source": [
    "class AccumulatorArray:\n",
    "    def __init__(\n",
    "        self,\n",
    "        size: int,\n",
    "        data_type: Type[BaseFloat],\n",
    "        addr_width: int,\n",
    "        adder: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "    ):\n",
    "        \"\"\"Array of accumulator blocks that connect to systolic array outputs\n",
    "\n",
    "        Args:\n",
    "            size: Number of accumulator blocks (matches systolic array width)\n",
    "            data_type: Number format for accumulation\n",
    "            addr_width: Number of address bits for each accumulator memory\n",
    "            adder: Floating point adder implementation\n",
    "        \"\"\"\n",
    "        self.size = size\n",
    "        self.data_type = data_type\n",
    "\n",
    "        # Create array of accumulator blocks\n",
    "        self.accumulators = [\n",
    "            AccumulatorBlock(data_type, addr_width, adder) for _ in range(size)\n",
    "        ]\n",
    "\n",
    "        # Shared control signals\n",
    "        self.write_addr = WireVector(addr_width)\n",
    "        self.write_enable = WireVector(1)\n",
    "        self.write_clear = WireVector(1)\n",
    "        self.read_addr = WireVector(addr_width)\n",
    "\n",
    "        # Connect shared controls to all accumulators\n",
    "        for acc in self.accumulators:\n",
    "            acc.connect_write_addr(self.write_addr)\n",
    "            acc.connect_write_enable(self.write_enable)\n",
    "            acc.connect_write_clear(self.write_clear)\n",
    "            acc.connect_read_addr(self.read_addr)\n",
    "\n",
    "    def connect_write_data(self, col: int, source: WireVector):\n",
    "        \"\"\"Connect data input for specified column\"\"\"\n",
    "        assert 0 <= col < self.size\n",
    "        self.accumulators[col].connect_write_data(source)\n",
    "\n",
    "    def connect_write_addr(self, addr: WireVector):\n",
    "        \"\"\"Connect shared write address\"\"\"\n",
    "        self.write_addr <<= addr\n",
    "\n",
    "    def connect_write_enable(self, enable: WireVector):\n",
    "        \"\"\"Connect shared write enable\"\"\"\n",
    "        self.write_enable <<= enable\n",
    "\n",
    "    def connect_write_clear(self, clear: WireVector):\n",
    "        \"\"\"Connect shared write clear\"\"\"\n",
    "        self.write_clear <<= clear\n",
    "\n",
    "    def connect_read_addr(self, addr: WireVector):\n",
    "        \"\"\"Connect shared read address\"\"\"\n",
    "        self.read_addr <<= addr"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Matrix Multiply Unit"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 71,
   "metadata": {},
   "outputs": [],
   "source": [
    "from hardware_accelerators.rtllib.systolic import SystolicArrayDiP\n",
    "\n",
    "\n",
    "class MatrixMultiplyUnit:\n",
    "    def __init__(\n",
    "        self,\n",
    "        size: int,\n",
    "        data_type: Type[BaseFloat],\n",
    "        accum_type: Type[BaseFloat],\n",
    "        accum_depth: int,\n",
    "        multiplier: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "        adder: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "    ):\n",
    "        \"\"\"Top level matrix multiply unit combining systolic array and accumulator array\n",
    "\n",
    "        Args:\n",
    "            size: Dimension of systolic array (NxN)\n",
    "            data_type: Number format for inputs\n",
    "            accum_type: Number format for accumulation\n",
    "            accum_depth: Number of addresses in accumulator memory (2^addr_width)\n",
    "            multiplier: Multiplier implementation\n",
    "            adder: Adder implementation\n",
    "        \"\"\"\n",
    "        # Create systolic array\n",
    "        self.array = SystolicArrayDiP(\n",
    "            size=size,\n",
    "            data_type=data_type,\n",
    "            accum_type=accum_type,\n",
    "            multiplier=multiplier,\n",
    "            adder=adder,\n",
    "        )\n",
    "\n",
    "        # Create accumulator array\n",
    "        self.accumulators = AccumulatorArray(\n",
    "            size=size,\n",
    "            data_type=accum_type,\n",
    "            addr_width=accum_depth.bit_length(),\n",
    "            adder=adder,\n",
    "        )\n",
    "\n",
    "        # Connect systolic outputs to accumulator inputs\n",
    "        for i in range(size):\n",
    "            self.accumulators.connect_write_data(i, self.array.results_out[i])\n",
    "\n",
    "        # Control signals\n",
    "        self.start = WireVector(1)  # Start new matrix multiply\n",
    "        self.accum_addr = WireVector(\n",
    "            accum_depth.bit_length()\n",
    "        )  # Base accumulator address\n",
    "        self.num_vectors = WireVector(16)  # Number of vectors to process\n",
    "        self.overwrite = WireVector(1)  # Overwrite vs accumulate mode\n",
    "\n",
    "        # Control state\n",
    "        self.busy = Register(1)\n",
    "        self.vector_count = Register(16)  # Counter for vectors processed\n",
    "        self.current_addr = Register(accum_depth.bit_length())\n",
    "\n",
    "        # Control logic\n",
    "        with conditional_assignment:\n",
    "            with self.start:\n",
    "                # Start new operation\n",
    "                self.busy.next |= 1\n",
    "                self.vector_count.next |= self.num_vectors\n",
    "                self.current_addr.next |= self.accum_addr\n",
    "                # Enable systolic array\n",
    "                self.array.connect_enable_input(1)\n",
    "\n",
    "            with self.busy:\n",
    "                # Continue processing vectors\n",
    "                self.vector_count.next |= self.vector_count - 1\n",
    "                self.current_addr.next |= self.current_addr + 1\n",
    "\n",
    "                with self.vector_count == 1:\n",
    "                    # Last vector\n",
    "                    self.busy.next |= 0\n",
    "                    self.array.connect_enable_input(Const(0))\n",
    "\n",
    "        # Connect accumulator control signals\n",
    "        self.accumulators.connect_write_addr(self.current_addr)\n",
    "        self.accumulators.connect_write_enable(self.busy)\n",
    "        self.accumulators.connect_write_clear(self.overwrite)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Testing utils"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 72,
   "metadata": {},
   "outputs": [
    {
     "ename": "PyrtlError",
     "evalue": "Wire \"tmp9792/1W\" has multiple drivers: [tmp9792/1W & \\leftarrow w \\, - & const\\_3096\\_1/1C  \\\\] and [tmp9792/1W & \\leftarrow w \\, - & const\\_3104\\_0/1C  \\\\] (check for multiple assignments with \"<<=\" or accidental mixing of \"|=\" and \"<<=\")",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mPyrtlError\u001b[0m                                Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[72], line 173\u001b[0m\n\u001b[1;32m    171\u001b[0m \u001b[38;5;66;03m# Run test\u001b[39;00m\n\u001b[1;32m    172\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;18m__name__\u001b[39m \u001b[38;5;241m==\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m__main__\u001b[39m\u001b[38;5;124m\"\u001b[39m:\n\u001b[0;32m--> 173\u001b[0m     sim \u001b[38;5;241m=\u001b[39m \u001b[43mtest_matrix_multiply\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n",
      "Cell \u001b[0;32mIn[72], line 48\u001b[0m, in \u001b[0;36mtest_matrix_multiply\u001b[0;34m()\u001b[0m\n\u001b[1;32m     45\u001b[0m     results[i] \u001b[38;5;241m<<\u001b[39m\u001b[38;5;241m=\u001b[39m mmu\u001b[38;5;241m.\u001b[39maccumulators\u001b[38;5;241m.\u001b[39maccumulators[i]\u001b[38;5;241m.\u001b[39mread_data\n\u001b[1;32m     47\u001b[0m \u001b[38;5;66;03m# Create simulation\u001b[39;00m\n\u001b[0;32m---> 48\u001b[0m sim \u001b[38;5;241m=\u001b[39m \u001b[43mSimulation\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     50\u001b[0m \u001b[38;5;66;03m# Test matrices\u001b[39;00m\n\u001b[1;32m     51\u001b[0m W1 \u001b[38;5;241m=\u001b[39m np\u001b[38;5;241m.\u001b[39marray([  \u001b[38;5;66;03m# First weight tile\u001b[39;00m\n\u001b[1;32m     52\u001b[0m     [\u001b[38;5;241m1.0\u001b[39m, \u001b[38;5;241m0.5\u001b[39m, \u001b[38;5;241m0.0\u001b[39m, \u001b[38;5;241m0.0\u001b[39m],\n\u001b[1;32m     53\u001b[0m     [\u001b[38;5;241m0.0\u001b[39m, \u001b[38;5;241m1.0\u001b[39m, \u001b[38;5;241m0.5\u001b[39m, \u001b[38;5;241m0.0\u001b[39m],\n\u001b[1;32m     54\u001b[0m     [\u001b[38;5;241m0.0\u001b[39m, \u001b[38;5;241m0.0\u001b[39m, \u001b[38;5;241m1.0\u001b[39m, \u001b[38;5;241m0.5\u001b[39m],\n\u001b[1;32m     55\u001b[0m     [\u001b[38;5;241m0.5\u001b[39m, \u001b[38;5;241m0.0\u001b[39m, \u001b[38;5;241m0.0\u001b[39m, \u001b[38;5;241m1.0\u001b[39m]\n\u001b[1;32m     56\u001b[0m ])\n",
      "File \u001b[0;32m~/.local/lib/python3.12/site-packages/pyrtl/simulation.py:118\u001b[0m, in \u001b[0;36mSimulation.__init__\u001b[0;34m(self, tracer, register_value_map, memory_value_map, default_value, block)\u001b[0m\n\u001b[1;32m    113\u001b[0m \u001b[38;5;250m\u001b[39m\u001b[38;5;124;03m\"\"\" Creates object and initializes it with self._initialize.\u001b[39;00m\n\u001b[1;32m    114\u001b[0m \u001b[38;5;124;03mregister_value_map, memory_value_map, and default_value are passed on to _initialize.\u001b[39;00m\n\u001b[1;32m    115\u001b[0m \u001b[38;5;124;03m\"\"\"\u001b[39;00m\n\u001b[1;32m    117\u001b[0m block \u001b[38;5;241m=\u001b[39m working_block(block)\n\u001b[0;32m--> 118\u001b[0m \u001b[43mblock\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43msanity_check\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m  \u001b[38;5;66;03m# check that this is a good hw block\u001b[39;00m\n\u001b[1;32m    120\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mvalue \u001b[38;5;241m=\u001b[39m {}  \u001b[38;5;66;03m# map from signal->value\u001b[39;00m\n\u001b[1;32m    121\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mregvalue \u001b[38;5;241m=\u001b[39m {}  \u001b[38;5;66;03m# map from register->value on next tick\u001b[39;00m\n",
      "File \u001b[0;32m~/.local/lib/python3.12/site-packages/pyrtl/core.py:659\u001b[0m, in \u001b[0;36mBlock.sanity_check\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    653\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m PyrtlError(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mDuplicate wire names found for the following \u001b[39m\u001b[38;5;124m'\u001b[39m\n\u001b[1;32m    654\u001b[0m                      \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mdifferent signals: \u001b[39m\u001b[38;5;132;01m%s\u001b[39;00m\u001b[38;5;124m (make sure you are not using \u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mtmp\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m \u001b[39m\u001b[38;5;124m'\u001b[39m\n\u001b[1;32m    655\u001b[0m                      \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mor \u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mconst_\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m as a signal name because those are reserved for \u001b[39m\u001b[38;5;124m'\u001b[39m\n\u001b[1;32m    656\u001b[0m                      \u001b[38;5;124m'\u001b[39m\u001b[38;5;124minternal use)\u001b[39m\u001b[38;5;124m'\u001b[39m \u001b[38;5;241m%\u001b[39m \u001b[38;5;28mrepr\u001b[39m(wirevector_names_list))\n\u001b[1;32m    658\u001b[0m \u001b[38;5;66;03m# The following line also checks for duplicate wire drivers\u001b[39;00m\n\u001b[0;32m--> 659\u001b[0m wire_src_dict, wire_dst_dict \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mnet_connections\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    660\u001b[0m dest_set \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mset\u001b[39m(wire_src_dict\u001b[38;5;241m.\u001b[39mkeys())\n\u001b[1;32m    661\u001b[0m arg_set \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mset\u001b[39m(wire_dst_dict\u001b[38;5;241m.\u001b[39mkeys())\n",
      "File \u001b[0;32m~/.local/lib/python3.12/site-packages/pyrtl/core.py:585\u001b[0m, in \u001b[0;36mBlock.net_connections\u001b[0;34m(self, include_virtual_nodes)\u001b[0m\n\u001b[1;32m    583\u001b[0m         add_wire_dst(arg, net)\n\u001b[1;32m    584\u001b[0m     \u001b[38;5;28;01mfor\u001b[39;00m dest \u001b[38;5;129;01min\u001b[39;00m net\u001b[38;5;241m.\u001b[39mdests:\n\u001b[0;32m--> 585\u001b[0m         \u001b[43madd_wire_src\u001b[49m\u001b[43m(\u001b[49m\u001b[43mdest\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mnet\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    587\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m Block\u001b[38;5;241m.\u001b[39m_NetConnectionsDict(src_list), Block\u001b[38;5;241m.\u001b[39m_NetConnectionsDict(dst_list)\n",
      "File \u001b[0;32m~/.local/lib/python3.12/site-packages/pyrtl/core.py:559\u001b[0m, in \u001b[0;36mBlock.net_connections.<locals>.add_wire_src\u001b[0;34m(edge, node)\u001b[0m\n\u001b[1;32m    557\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21madd_wire_src\u001b[39m(edge, node):\n\u001b[1;32m    558\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m edge \u001b[38;5;129;01min\u001b[39;00m src_list:\n\u001b[0;32m--> 559\u001b[0m         \u001b[38;5;28;01mraise\u001b[39;00m PyrtlError(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mWire \u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;132;01m{}\u001b[39;00m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m has multiple drivers: [\u001b[39m\u001b[38;5;132;01m{}\u001b[39;00m\u001b[38;5;124m] and [\u001b[39m\u001b[38;5;132;01m{}\u001b[39;00m\u001b[38;5;124m] (check for \u001b[39m\u001b[38;5;124m'\u001b[39m\n\u001b[1;32m    560\u001b[0m                          \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mmultiple assignments with \u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m<<=\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m or accidental mixing of \u001b[39m\u001b[38;5;124m'\u001b[39m\n\u001b[1;32m    561\u001b[0m                          \u001b[38;5;124m'\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m|=\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m and \u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m<<=\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m)\u001b[39m\u001b[38;5;124m'\u001b[39m\n\u001b[1;32m    562\u001b[0m                          \u001b[38;5;241m.\u001b[39mformat(edge, \u001b[38;5;28mstr\u001b[39m(src_list[edge])\u001b[38;5;241m.\u001b[39mstrip(), \u001b[38;5;28mstr\u001b[39m(node)\u001b[38;5;241m.\u001b[39mstrip()))\n\u001b[1;32m    563\u001b[0m     src_list[edge] \u001b[38;5;241m=\u001b[39m node\n",
      "\u001b[0;31mPyrtlError\u001b[0m: Wire \"tmp9792/1W\" has multiple drivers: [tmp9792/1W & \\leftarrow w \\, - & const\\_3096\\_1/1C  \\\\] and [tmp9792/1W & \\leftarrow w \\, - & const\\_3104\\_0/1C  \\\\] (check for multiple assignments with \"<<=\" or accidental mixing of \"|=\" and \"<<=\")"
     ]
    }
   ],
   "source": [
    "def test_matrix_multiply():\n",
    "    from pyrtl import reset_working_block, Input, Output, Simulation\n",
    "\n",
    "    reset_working_block()\n",
    "\n",
    "    # Parameters\n",
    "    SIZE = 4\n",
    "    ACCUM_DEPTH = 16\n",
    "    dtype = BF16\n",
    "\n",
    "    # Create MMU\n",
    "    mmu = MatrixMultiplyUnit(\n",
    "        size=SIZE,\n",
    "        data_type=dtype,\n",
    "        accum_type=dtype,\n",
    "        accum_depth=ACCUM_DEPTH,\n",
    "        multiplier=lmul_fast,\n",
    "        adder=float_adder,\n",
    "    )\n",
    "\n",
    "    # Create control inputs\n",
    "    start = Input(1, \"start\")\n",
    "    accum_addr = Input(ACCUM_DEPTH.bit_length(), \"accum_addr\")\n",
    "    num_vectors = Input(16, \"num_vectors\")\n",
    "    overwrite = Input(1, \"overwrite\")\n",
    "    read_addr = Input(ACCUM_DEPTH.bit_length(), \"read_addr\")\n",
    "\n",
    "    # Create data inputs/outputs\n",
    "    weight_en = Input(1, \"weight_en\")\n",
    "    weights = [Input(dtype.bitwidth(), f\"weight_{i}\") for i in range(SIZE)]\n",
    "    data = [Input(dtype.bitwidth(), f\"data_{i}\") for i in range(SIZE)]\n",
    "    results = [Output(dtype.bitwidth(), f\"result_{i}\") for i in range(SIZE)]\n",
    "\n",
    "    # Connect control signals\n",
    "    mmu.start <<= start\n",
    "    mmu.accum_addr <<= accum_addr\n",
    "    mmu.num_vectors <<= num_vectors\n",
    "    mmu.overwrite <<= overwrite\n",
    "    mmu.accumulators.connect_read_addr(read_addr)\n",
    "\n",
    "    # Connect array inputs/outputs\n",
    "    mmu.array.connect_weight_enable(weight_en)\n",
    "    for i in range(SIZE):\n",
    "        mmu.array.connect_weight_input(i, weights[i])\n",
    "        mmu.array.connect_data_input(i, data[i])\n",
    "        results[i] <<= mmu.accumulators.accumulators[i].read_data\n",
    "\n",
    "    # Create simulation\n",
    "    sim = Simulation()\n",
    "\n",
    "    # Test matrices\n",
    "    W1 = np.array(\n",
    "        [  # First weight tile\n",
    "            [1.0, 0.5, 0.0, 0.0],\n",
    "            [0.0, 1.0, 0.5, 0.0],\n",
    "            [0.0, 0.0, 1.0, 0.5],\n",
    "            [0.5, 0.0, 0.0, 1.0],\n",
    "        ]\n",
    "    )\n",
    "\n",
    "    W2 = np.array(\n",
    "        [  # Second weight tile\n",
    "            [0.5, 0.0, 0.0, 0.0],\n",
    "            [0.0, 0.5, 0.0, 0.0],\n",
    "            [0.0, 0.0, 0.5, 0.0],\n",
    "            [0.0, 0.0, 0.0, 0.5],\n",
    "        ]\n",
    "    )\n",
    "\n",
    "    A = np.array(\n",
    "        [  # Input matrix\n",
    "            [1.0, 2.0, 3.0, 4.0],\n",
    "            [2.0, 3.0, 4.0, 1.0],\n",
    "            [3.0, 4.0, 1.0, 2.0],\n",
    "            [4.0, 1.0, 2.0, 3.0],\n",
    "        ]\n",
    "    )\n",
    "\n",
    "    def make_input_dict(\n",
    "        w_en=0,\n",
    "        weights=None,\n",
    "        data=None,\n",
    "        start=0,\n",
    "        acc_addr=0,\n",
    "        num_vecs=0,\n",
    "        overwrite=0,\n",
    "        read_addr=0,\n",
    "    ):\n",
    "        \"\"\"Helper to create simulation input dictionary\"\"\"\n",
    "        inputs = {\n",
    "            \"weight_en\": w_en,\n",
    "            \"start\": start,\n",
    "            \"accum_addr\": acc_addr,\n",
    "            \"num_vectors\": num_vecs,\n",
    "            \"overwrite\": overwrite,\n",
    "            \"read_addr\": read_addr,\n",
    "        }\n",
    "\n",
    "        if weights is not None:\n",
    "            for i, w in enumerate(weights):\n",
    "                inputs[f\"weight_{i}\"] = dtype(w).binint\n",
    "\n",
    "        if data is not None:\n",
    "            for i, d in enumerate(data):\n",
    "                inputs[f\"data_{i}\"] = dtype(d).binint\n",
    "\n",
    "        return inputs\n",
    "\n",
    "    def read_results():\n",
    "        \"\"\"Helper to read current accumulator outputs\"\"\"\n",
    "        return np.array(\n",
    "            [\n",
    "                dtype(binint=sim.inspect(f\"result_{i}\")).decimal_approx\n",
    "                for i in range(SIZE)\n",
    "            ]\n",
    "        )\n",
    "\n",
    "    # Simulation steps\n",
    "\n",
    "    # Step 1: Load first weight tile\n",
    "    print(\"\\nLoading first weight tile...\")\n",
    "    sim.step(make_input_dict(w_en=1, weights=W1[0]))\n",
    "    for row in W1[1:]:\n",
    "        sim.step(make_input_dict(w_en=1, weights=row))\n",
    "\n",
    "    # Step 2: Process first matrix multiply (overwrite mode)\n",
    "    print(\"Processing first matrix multiply...\")\n",
    "    sim.step(\n",
    "        make_input_dict(start=1, acc_addr=0, num_vecs=SIZE, overwrite=1, data=A[0])\n",
    "    )\n",
    "\n",
    "    for row in A[1:]:\n",
    "        sim.step(make_input_dict(data=row))\n",
    "\n",
    "    # Additional steps to flush pipeline\n",
    "    for _ in range(SIZE):\n",
    "        sim.step(make_input_dict())\n",
    "\n",
    "    # Read results\n",
    "    print(\"\\nIntermediate results:\")\n",
    "    for i in range(SIZE):\n",
    "        sim.step(make_input_dict(read_addr=i))\n",
    "        print(f\"Row {i}: {read_results()}\")\n",
    "\n",
    "    # Step 3: Load second weight tile\n",
    "    print(\"\\nLoading second weight tile...\")\n",
    "    sim.step(make_input_dict(w_en=1, weights=W2[0]))\n",
    "    for row in W2[1:]:\n",
    "        sim.step(make_input_dict(w_en=1, weights=row))\n",
    "\n",
    "    # Step 4: Process second matrix multiply (accumulate mode)\n",
    "    print(\"Processing second matrix multiply...\")\n",
    "    sim.step(\n",
    "        make_input_dict(\n",
    "            start=1,\n",
    "            acc_addr=0,\n",
    "            num_vecs=SIZE,\n",
    "            overwrite=0,  # Accumulate mode\n",
    "            data=A[0],\n",
    "        )\n",
    "    )\n",
    "\n",
    "    for row in A[1:]:\n",
    "        sim.step(make_input_dict(data=row))\n",
    "\n",
    "    # Additional steps to flush pipeline\n",
    "    for _ in range(SIZE):\n",
    "        sim.step(make_input_dict())\n",
    "\n",
    "    # Read final results\n",
    "    print(\"\\nFinal results:\")\n",
    "    for i in range(SIZE):\n",
    "        sim.step(make_input_dict(read_addr=i))\n",
    "        print(f\"Row {i}: {read_results()}\")\n",
    "\n",
    "    return sim\n",
    "\n",
    "\n",
    "# Run test\n",
    "if __name__ == \"__main__\":\n",
    "    sim = test_matrix_multiply()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Address Generator Design (FSM)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 63,
   "metadata": {},
   "outputs": [],
   "source": [
    "class TiledAccumulatorFSM(IntEnum):\n",
    "    \"\"\"FSM States for Accumulator Control\n",
    "\n",
    "    State Transitions:\n",
    "    IDLE -> WRITING: When start signal received\n",
    "    WRITING -> WRITING: While processing rows within tile\n",
    "    WRITING -> IDLE: Immediate transition when last row of tile processed\n",
    "    \"\"\"\n",
    "\n",
    "    IDLE = 0\n",
    "    \"\"\"IDLE: Waiting for new tile operation\"\"\"\n",
    "    WRITING = 1\n",
    "    \"\"\"WRITING: Processing rows of systolic array output\"\"\"\n",
    "\n",
    "\n",
    "class TiledAddressGenerator:\n",
    "    \"\"\"Generates addresses and control signals for accumulator bank memory\n",
    "\n",
    "    This module manages the storage of systolic array outputs into tile-organized\n",
    "    memory. It automatically handles address generation and increments within tiles,\n",
    "    abstracting away the internal memory organization from the higher-level control.\n",
    "    \"\"\"\n",
    "\n",
    "    def __init__(self, tile_addr_width: int, array_size: int):\n",
    "        \"\"\"Initialize address generator\n",
    "\n",
    "        Args:\n",
    "            tile_addr_width: Number of bits for addressing tiles\n",
    "            array_size: Dimension of systolic array (NxN)\n",
    "        \"\"\"\n",
    "        # Configuration parameters\n",
    "        self.array_size = array_size\n",
    "        self.num_tiles = 2**tile_addr_width\n",
    "\n",
    "        # Calculate required address width based on total storage needed\n",
    "        # (num_tiles * rows_per_tile)\n",
    "        self.internal_addr_width = (self.num_tiles * array_size - 1).bit_length()\n",
    "\n",
    "        # Create base address lookup ROM\n",
    "        # For example, with 4x4 array and 4 tiles:\n",
    "        # tile 0 -> base addr 0\n",
    "        # tile 1 -> base addr 4\n",
    "        # tile 2 -> base addr 8\n",
    "        # tile 3 -> base addr 12\n",
    "        base_addrs = [i * array_size for i in range(self.num_tiles)]\n",
    "        self.base_addr_rom = RomBlock(\n",
    "            bitwidth=self.internal_addr_width,\n",
    "            addrwidth=tile_addr_width,\n",
    "            romdata=base_addrs,\n",
    "        )\n",
    "\n",
    "        # Input signals\n",
    "        self._tile_addr = WireVector(tile_addr_width)\n",
    "        self._start = WireVector(1)\n",
    "        self._write_valid = WireVector(1)\n",
    "\n",
    "        # State registers\n",
    "        self.state = Register(1)  # Current FSM state\n",
    "        self.internal_addr = Register(self.internal_addr_width)\n",
    "        self.current_row = Register(array_size.bit_length())\n",
    "\n",
    "        # Output signals\n",
    "        self.internal_write_addr = WireVector(self.internal_addr_width)\n",
    "        self.internal_write_enable = WireVector(1)\n",
    "        self.busy = WireVector(1)\n",
    "        self.tile_complete = WireVector(1)\n",
    "\n",
    "        # Implement FSM logic\n",
    "        self._implement_fsm()\n",
    "\n",
    "    def _implement_fsm(self):\n",
    "        \"\"\"Implements the FSM logic using conditional assignments\"\"\"\n",
    "        # Get base address from ROM using tile address\n",
    "        tile_base = self.base_addr_rom[self._tile_addr]\n",
    "\n",
    "        # Set output signals (combinational, outside conditional)\n",
    "        self.internal_write_addr <<= self.internal_addr\n",
    "        self.internal_write_enable <<= (\n",
    "            self.state == TiledAccumulatorFSM.WRITING\n",
    "        ) & self._write_valid\n",
    "        self.busy <<= self.state == TiledAccumulatorFSM.WRITING\n",
    "        self.tile_complete <<= (\n",
    "            (self.state == TiledAccumulatorFSM.WRITING)\n",
    "            & self._write_valid\n",
    "            & (self.current_row == self.array_size)\n",
    "        )\n",
    "\n",
    "        # FSM Logic\n",
    "        with conditional_assignment:\n",
    "            # IDLE: Wait for start signal\n",
    "            with self.state == TiledAccumulatorFSM.IDLE:\n",
    "                with self._start:\n",
    "                    self.state.next |= TiledAccumulatorFSM.WRITING\n",
    "                    self.internal_addr.next |= tile_base\n",
    "                    self.current_row.next |= 0\n",
    "\n",
    "            # WRITING: Process rows until tile complete\n",
    "            with self.state == TiledAccumulatorFSM.WRITING:\n",
    "                with self._write_valid:\n",
    "                    # Only return to IDLE after last row is processed\n",
    "                    with self.current_row == self.array_size - 1:\n",
    "                        self.state.next |= TiledAccumulatorFSM.IDLE\n",
    "                        self.current_row.next |= 0\n",
    "                    with otherwise:\n",
    "                        self.internal_addr.next |= self.internal_addr + 1\n",
    "                        self.current_row.next |= self.current_row + 1\n",
    "\n",
    "    # Connection methods\n",
    "    def connect_tile_addr(self, addr: WireVector) -> None:\n",
    "        \"\"\"Connect tile address input\n",
    "\n",
    "        Args:\n",
    "            addr: Address of tile to write to/read from (tile_addr_width bits)\n",
    "        \"\"\"\n",
    "        self._tile_addr <<= addr\n",
    "\n",
    "    def connect_start(self, start: WireVector) -> None:\n",
    "        \"\"\"Connect start signal\n",
    "\n",
    "        Args:\n",
    "            start: Signal to begin processing new tile (1 bit)\n",
    "        \"\"\"\n",
    "        self._start <<= start\n",
    "\n",
    "    def connect_write_valid(self, valid: WireVector) -> None:\n",
    "        \"\"\"Connect write valid signal from systolic array\n",
    "\n",
    "        Args:\n",
    "            valid: Signal indicating valid output from systolic array (1 bit)\n",
    "        \"\"\"\n",
    "        self._write_valid <<= valid\n",
    "\n",
    "    def get_write_addr(self) -> WireVector:\n",
    "        \"\"\"Get current write address output\n",
    "\n",
    "        Returns:\n",
    "            WireVector of internal_addr_width bits\n",
    "        \"\"\"\n",
    "        return self.internal_write_addr\n",
    "\n",
    "    def get_write_enable(self) -> WireVector:\n",
    "        \"\"\"Get write enable output\n",
    "\n",
    "        Returns:\n",
    "            1-bit WireVector, high when writing should occur\n",
    "        \"\"\"\n",
    "        return self.internal_write_enable\n",
    "\n",
    "    def get_busy(self) -> WireVector:\n",
    "        \"\"\"Get busy status\n",
    "\n",
    "        Returns:\n",
    "            1-bit WireVector, high when processing a tile\n",
    "        \"\"\"\n",
    "        return self.busy\n",
    "\n",
    "    def get_tile_complete(self) -> WireVector:\n",
    "        \"\"\"Get tile completion signal\n",
    "\n",
    "        Returns:\n",
    "            1-bit WireVector, pulses high when tile is complete\n",
    "        \"\"\"\n",
    "        return self.tile_complete"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Address Generator Testing"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Lets start with a very basic test"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 85,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "ROM Contents:\n",
      "ROM data: [0, 2]\n",
      "ROM width: 2\n",
      "ROM addr width: 1\n",
      "\n",
      "Cycle by cycle analysis:\n",
      "--------------------------------------------------\n",
      "Cycle | Inputs      | State    | Row | Addr | WE |\n",
      "--------------------------------------------------\n",
      "    0 | t=0 s=0 v=0 | IDLE     |   0 |    0 |  0 | \n",
      "    1 | t=0 s=1 v=0 | IDLE     |   0 |    0 |  0 | \n",
      "    2 | t=0 s=0 v=1 | WRITING  |   0 |    0 |  1 | \n",
      "    3 | t=0 s=0 v=1 | WRITING  |   1 |    1 |  1 | \n",
      "    4 | t=0 s=0 v=0 | IDLE     |   0 |    1 |  0 | \n",
      "    5 | t=0 s=0 v=0 | IDLE     |   0 |    1 |  0 | \n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "<pyrtl.simulation.Simulation at 0xffff71f5f6b0>"
      ]
     },
     "execution_count": 85,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "def test_address_generator_simple():\n",
    "    \"\"\"Simple test to diagnose address generator behavior\"\"\"\n",
    "    from pyrtl import reset_working_block, Input, Output, Simulation\n",
    "\n",
    "    reset_working_block()\n",
    "\n",
    "    # Test parameters\n",
    "    ARRAY_SIZE = 2\n",
    "    TILE_ADDR_WIDTH = 1\n",
    "\n",
    "    # Create minimal test setup for 2x2 array, 2 tiles\n",
    "    tile_addr = Input(TILE_ADDR_WIDTH, \"tile_addr\")\n",
    "    start = Input(1, \"start\")\n",
    "    write_valid = Input(1, \"write_valid\")\n",
    "\n",
    "    # Create address generator\n",
    "    addr_gen = TiledAddressGenerator(\n",
    "        tile_addr_width=TILE_ADDR_WIDTH, array_size=ARRAY_SIZE\n",
    "    )\n",
    "\n",
    "    # Print ROM contents to verify initialization\n",
    "    print(\"\\nROM Contents:\")\n",
    "    print(f\"ROM data: {addr_gen.base_addr_rom.data}\")\n",
    "    print(f\"ROM width: {addr_gen.base_addr_rom.bitwidth}\")\n",
    "    print(f\"ROM addr width: {addr_gen.base_addr_rom.addrwidth}\")\n",
    "\n",
    "    # Connect signals\n",
    "    addr_gen.connect_tile_addr(tile_addr)\n",
    "    addr_gen.connect_start(start)\n",
    "    addr_gen.connect_write_valid(write_valid)\n",
    "\n",
    "    # Create simulation\n",
    "    sim = Simulation()\n",
    "\n",
    "    # Test sequence - just handle one tile completely\n",
    "    steps = [\n",
    "        # Step 0: Initial state\n",
    "        {\"tile_addr\": 0, \"start\": 0, \"write_valid\": 0},\n",
    "        # Step 1: Start tile 0\n",
    "        {\"tile_addr\": 0, \"start\": 1, \"write_valid\": 0},\n",
    "        # Step 2: First write\n",
    "        {\"tile_addr\": 0, \"start\": 0, \"write_valid\": 1},\n",
    "        # Step 3: Second write\n",
    "        {\"tile_addr\": 0, \"start\": 0, \"write_valid\": 1},\n",
    "        # Step 4: Idle\n",
    "        {\"tile_addr\": 0, \"start\": 0, \"write_valid\": 0},\n",
    "        {\"tile_addr\": 0, \"start\": 0, \"write_valid\": 0},\n",
    "    ]\n",
    "\n",
    "    print(\"\\nCycle by cycle analysis:\")\n",
    "    print(\"-\" * 50)\n",
    "    print(\"Cycle | Inputs      | State    | Row | Addr | WE |\")\n",
    "    print(\"-\" * 50)\n",
    "\n",
    "    for i, step in enumerate(steps):\n",
    "        sim.step(step)\n",
    "\n",
    "        # Inspect all relevant signals\n",
    "        state = TiledAccumulatorFSM(sim.inspect(addr_gen.state.name))\n",
    "        row = sim.inspect(addr_gen.current_row.name)\n",
    "        addr = sim.inspect(addr_gen.internal_addr.name)\n",
    "        we = sim.inspect(addr_gen.internal_write_enable.name)\n",
    "\n",
    "        print(\n",
    "            f\"{i:5d} | \"\n",
    "            f\"t={step['tile_addr']} \"\n",
    "            f\"s={step['start']} \"\n",
    "            f\"v={step['write_valid']} | \"\n",
    "            f\"{state.name:8s} | \"\n",
    "            f\"{row:3d} | \"\n",
    "            f\"{addr:4d} | \"\n",
    "            f\"{we:2d} | \"\n",
    "        )\n",
    "\n",
    "    return sim\n",
    "\n",
    "\n",
    "# Run simple test\n",
    "test_address_generator_simple()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### A bigger test now"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Cycle by cycle analysis:\n",
      "----------------------------------------------------------------------\n",
      "Cycle | Inputs      | State    | Row | Addr | WE | Notes\n",
      "----------------------------------------------------------------------\n",
      "    0 | t=0 s=0 v=0 | IDLE     |   0 |    0 |  0 | \n",
      "    1 | t=0 s=1 v=0 | IDLE     |   0 |    0 |  0 | Starting new tile\n",
      "    2 | t=0 s=0 v=1 | WRITING  |   0 |    0 |  1 | Writing to tile 0\n",
      "    3 | t=0 s=0 v=0 | WRITING  |   1 |    1 |  0 | \n",
      "    4 | t=0 s=0 v=1 | WRITING  |   1 |    1 |  1 | Writing to tile 0\n",
      "    5 | t=1 s=1 v=0 | IDLE     |   0 |    1 |  0 | Starting new tile\n",
      "    6 | t=1 s=0 v=1 | WRITING  |   0 |    2 |  1 | Writing to tile 1\n",
      "    7 | t=1 s=0 v=1 | WRITING  |   1 |    3 |  1 | Writing to tile 1\n",
      "    8 | t=0 s=1 v=1 | IDLE     |   0 |    3 |  0 | Starting new tile\n",
      "    9 | t=0 s=0 v=0 | WRITING  |   0 |    0 |  0 | \n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "<pyrtl.simulation.Simulation at 0xffff71ee1f10>"
      ]
     },
     "execution_count": 86,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "def test_address_generator_comprehensive():\n",
    "    \"\"\"Comprehensive test of address generator behavior\"\"\"\n",
    "    from pyrtl import reset_working_block, Input, Output, Simulation\n",
    "\n",
    "    reset_working_block()\n",
    "\n",
    "    # Test parameters\n",
    "    ARRAY_SIZE = 2\n",
    "    TILE_ADDR_WIDTH = 1\n",
    "\n",
    "    # Create inputs/outputs\n",
    "    tile_addr = Input(TILE_ADDR_WIDTH, \"tile_addr\")\n",
    "    start = Input(1, \"start\")\n",
    "    write_valid = Input(1, \"write_valid\")\n",
    "\n",
    "    # Create address generator\n",
    "    addr_gen = TiledAddressGenerator(\n",
    "        tile_addr_width=TILE_ADDR_WIDTH, array_size=ARRAY_SIZE\n",
    "    )\n",
    "\n",
    "    # Connect signals\n",
    "    addr_gen.connect_tile_addr(tile_addr)\n",
    "    addr_gen.connect_start(start)\n",
    "    addr_gen.connect_write_valid(write_valid)\n",
    "\n",
    "    # Create simulation\n",
    "    sim = Simulation()\n",
    "\n",
    "    # Test sequence\n",
    "    steps = [\n",
    "        # Initial state\n",
    "        {\"tile_addr\": 0, \"start\": 0, \"write_valid\": 0},\n",
    "        # Process tile 0\n",
    "        {\"tile_addr\": 0, \"start\": 1, \"write_valid\": 0},  # Start tile 0\n",
    "        {\"tile_addr\": 0, \"start\": 0, \"write_valid\": 1},  # Write row 0\n",
    "        {\"tile_addr\": 0, \"start\": 0, \"write_valid\": 0},  # Gap in writes\n",
    "        {\"tile_addr\": 0, \"start\": 0, \"write_valid\": 1},  # Write row 1\n",
    "        # Immediate start of tile 1\n",
    "        {\"tile_addr\": 1, \"start\": 1, \"write_valid\": 0},  # Start tile 1\n",
    "        {\"tile_addr\": 1, \"start\": 0, \"write_valid\": 1},  # Write row 0\n",
    "        {\"tile_addr\": 1, \"start\": 0, \"write_valid\": 1},  # Write row 1\n",
    "        # Try to start new tile while busy (should be ignored)\n",
    "        {\"tile_addr\": 0, \"start\": 1, \"write_valid\": 1},\n",
    "        # Return to idle\n",
    "        {\"tile_addr\": 0, \"start\": 0, \"write_valid\": 0},\n",
    "    ]\n",
    "\n",
    "    print(\"\\nCycle by cycle analysis:\")\n",
    "    print(\"-\" * 70)\n",
    "    print(\"Cycle | Inputs      | State    | Row | Addr | WE | Notes\")\n",
    "    print(\"-\" * 70)\n",
    "\n",
    "    expected_states = []\n",
    "    expected_addrs = []\n",
    "    expected_rows = []\n",
    "\n",
    "    for i, step in enumerate(steps):\n",
    "        sim.step(step)\n",
    "\n",
    "        # Inspect signals\n",
    "        state = TiledAccumulatorFSM(sim.inspect(addr_gen.state.name))\n",
    "        row = sim.inspect(addr_gen.current_row.name)\n",
    "        addr = sim.inspect(addr_gen.internal_addr.name)\n",
    "        we = sim.inspect(addr_gen.internal_write_enable.name)\n",
    "\n",
    "        # Verify write enable is only high during WRITING state with valid input\n",
    "        we = sim.inspect(addr_gen.internal_write_enable.name)\n",
    "        assert we == (\n",
    "            state == TiledAccumulatorFSM.WRITING and step[\"write_valid\"]\n",
    "        ), f\"Write enable incorrect at cycle {i}. Expected {state == TiledAccumulatorFSM.WRITING and step['write_valid']}, got {we}\"\n",
    "\n",
    "        # Add notes about what should be happening\n",
    "        if step[\"start\"] and state == TiledAccumulatorFSM.IDLE:\n",
    "            note = \"Starting new tile\"\n",
    "        elif state == TiledAccumulatorFSM.WRITING and step[\"write_valid\"]:\n",
    "            note = f\"Writing to tile {step['tile_addr']}\"\n",
    "        elif step[\"start\"] and state == TiledAccumulatorFSM.WRITING:\n",
    "            note = \"Start ignored (busy)\"\n",
    "        else:\n",
    "            note = \"\"\n",
    "\n",
    "        print(\n",
    "            f\"{i:5d} | \"\n",
    "            f\"t={step['tile_addr']} \"\n",
    "            f\"s={step['start']} \"\n",
    "            f\"v={step['write_valid']} | \"\n",
    "            f\"{state.name:8s} | \"\n",
    "            f\"{row:3d} | \"\n",
    "            f\"{addr:4d} | \"\n",
    "            f\"{we:2d} | \"\n",
    "            f\"{note}\"\n",
    "        )\n",
    "\n",
    "        # Store values for verification\n",
    "        expected_states.append(state)\n",
    "        expected_addrs.append(addr)\n",
    "        expected_rows.append(row)\n",
    "\n",
    "    # Verify behavior\n",
    "    assert expected_addrs[2] == 0, \"First write should be to address 0\"\n",
    "    assert expected_addrs[4] == 1, \"Second write should be to address 1\"\n",
    "    assert expected_addrs[6] == 2, \"First write of tile 1 should be to address 2\"\n",
    "    assert expected_addrs[7] == 3, \"Second write of tile 1 should be to address 3\"\n",
    "\n",
    "    assert all(\n",
    "        row < ARRAY_SIZE for row in expected_rows\n",
    "    ), \"Row counter should never exceed array size\"\n",
    "\n",
    "    return sim\n",
    "\n",
    "\n",
    "# Run test\n",
    "test_address_generator_comprehensive()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### An even bigger test!"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 87,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Cycle by cycle analysis:\n",
      "----------------------------------------------------------------------\n",
      "Cycle | Inputs      | State    | Row | Addr | WE | Expected Addr\n",
      "----------------------------------------------------------------------\n",
      "    0 | t=0 s=1 v=0 | IDLE     |   0 |    0 |  0 |    0\n",
      "    1 | t=0 s=0 v=1 | WRITING  |   0 |    0 |  1 |    0\n",
      "    2 | t=0 s=0 v=1 | WRITING  |   1 |    1 |  1 |    1\n",
      "    3 | t=0 s=0 v=1 | WRITING  |   2 |    2 |  1 |    2\n",
      "    4 | t=0 s=0 v=1 | WRITING  |   3 |    3 |  1 |    3\n",
      "    5 | t=0 s=0 v=1 | WRITING  |   4 |    4 |  1 |    4\n",
      "    6 | t=0 s=0 v=1 | WRITING  |   5 |    5 |  1 |    5\n",
      "    7 | t=0 s=0 v=1 | WRITING  |   6 |    6 |  1 |    6\n",
      "    8 | t=0 s=0 v=1 | WRITING  |   7 |    7 |  1 |    7\n",
      "    9 | t=0 s=0 v=1 | WRITING  |   8 |    8 |  1 |    8\n",
      "   10 | t=0 s=0 v=1 | WRITING  |   9 |    9 |  1 |    9\n",
      "   11 | t=0 s=0 v=1 | WRITING  |  10 |   10 |  1 |   10\n",
      "   12 | t=0 s=0 v=1 | WRITING  |  11 |   11 |  1 |   11\n",
      "   13 | t=0 s=0 v=1 | WRITING  |  12 |   12 |  1 |   12\n",
      "   14 | t=0 s=0 v=1 | WRITING  |  13 |   13 |  1 |   13\n",
      "   15 | t=0 s=0 v=1 | WRITING  |  14 |   14 |  1 |   14\n",
      "   16 | t=0 s=0 v=1 | WRITING  |  15 |   15 |  1 |   15\n",
      "   17 | t=0 s=0 v=0 | IDLE     |   0 |   15 |  0 |   15\n",
      "   18 | t=3 s=1 v=0 | IDLE     |   0 |   15 |  0 |   15\n",
      "   19 | t=3 s=0 v=0 | WRITING  |   0 |   48 |  0 |   48\n",
      "   20 | t=3 s=0 v=1 | WRITING  |   0 |   48 |  1 |   48\n",
      "   21 | t=3 s=0 v=0 | WRITING  |   1 |   49 |  0 |   49\n",
      "   22 | t=3 s=0 v=1 | WRITING  |   1 |   49 |  1 |   49\n",
      "   23 | t=3 s=0 v=0 | WRITING  |   2 |   50 |  0 |   50\n",
      "   24 | t=3 s=0 v=1 | WRITING  |   2 |   50 |  1 |   50\n",
      "   25 | t=3 s=0 v=0 | WRITING  |   3 |   51 |  0 |   51\n",
      "   26 | t=3 s=0 v=1 | WRITING  |   3 |   51 |  1 |   51\n",
      "   27 | t=3 s=0 v=0 | WRITING  |   4 |   52 |  0 |   52\n",
      "   28 | t=7 s=1 v=0 | WRITING  |   4 |   52 |  0 |   52\n",
      "   29 | t=7 s=0 v=1 | WRITING  |   4 |   52 |  1 |   52\n",
      "   30 | t=7 s=0 v=1 | WRITING  |   5 |   53 |  1 |   53\n",
      "   31 | t=7 s=0 v=1 | WRITING  |   6 |   54 |  1 |   54\n",
      "   32 | t=7 s=0 v=1 | WRITING  |   7 |   55 |  1 |   55\n",
      "   33 | t=7 s=0 v=1 | WRITING  |   8 |   56 |  1 |   56\n",
      "   34 | t=7 s=0 v=1 | WRITING  |   9 |   57 |  1 |   57\n",
      "   35 | t=7 s=0 v=1 | WRITING  |  10 |   58 |  1 |   58\n",
      "   36 | t=7 s=0 v=1 | WRITING  |  11 |   59 |  1 |   59\n",
      "   37 | t=7 s=0 v=1 | WRITING  |  12 |   60 |  1 |   60\n",
      "   38 | t=7 s=0 v=1 | WRITING  |  13 |   61 |  1 |   61\n",
      "   39 | t=7 s=0 v=1 | WRITING  |  14 |   62 |  1 |   62\n",
      "   40 | t=7 s=0 v=1 | WRITING  |  15 |   63 |  1 |   63\n",
      "   41 | t=7 s=0 v=1 | IDLE     |   0 |   63 |  0 |   63\n",
      "   42 | t=7 s=0 v=1 | IDLE     |   0 |   63 |  0 |   63\n",
      "   43 | t=7 s=0 v=1 | IDLE     |   0 |   63 |  0 |   63\n",
      "   44 | t=7 s=0 v=1 | IDLE     |   0 |   63 |  0 |   63\n",
      "   45 | t=7 s=0 v=0 | IDLE     |   0 |   63 |  0 |   63\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "<pyrtl.simulation.Simulation at 0xffff71d992e0>"
      ]
     },
     "execution_count": 87,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "def test_address_generator_large():\n",
    "    \"\"\"Test address generator with 16x16 array and 8 tiles\"\"\"\n",
    "    from pyrtl import reset_working_block, Input, Output, Simulation\n",
    "\n",
    "    reset_working_block()\n",
    "\n",
    "    # Test parameters\n",
    "    ARRAY_SIZE = 16\n",
    "    NUM_TILES = 8\n",
    "    TILE_ADDR_WIDTH = (NUM_TILES - 1).bit_length()  # 3 bits for 8 tiles\n",
    "\n",
    "    # Expected base addresses for each tile (ARRAY_SIZE * tile_number)\n",
    "    TILE_BASE_ADDRS = [ARRAY_SIZE * i for i in range(NUM_TILES)]\n",
    "    # Tile 0: 0\n",
    "    # Tile 1: 16\n",
    "    # Tile 2: 32\n",
    "    # Tile 3: 48\n",
    "    # Tile 4: 64\n",
    "    # Tile 5: 80\n",
    "    # Tile 6: 96\n",
    "    # Tile 7: 112\n",
    "\n",
    "    # Create inputs\n",
    "    tile_addr = Input(TILE_ADDR_WIDTH, \"tile_addr\")\n",
    "    start = Input(1, \"start\")\n",
    "    write_valid = Input(1, \"write_valid\")\n",
    "\n",
    "    # Create address generator\n",
    "    addr_gen = TiledAddressGenerator(\n",
    "        tile_addr_width=TILE_ADDR_WIDTH, array_size=ARRAY_SIZE\n",
    "    )\n",
    "\n",
    "    # Connect signals\n",
    "    addr_gen.connect_tile_addr(tile_addr)\n",
    "    addr_gen.connect_start(start)\n",
    "    addr_gen.connect_write_valid(write_valid)\n",
    "\n",
    "    # Create simulation\n",
    "    sim = Simulation()\n",
    "\n",
    "    # Test sequence - we'll test:\n",
    "    # 1. Complete write of tile 0\n",
    "    # 2. Partial write of tile 3 with gaps\n",
    "    # 3. Complete write of tile 7 (last tile)\n",
    "    steps = []\n",
    "\n",
    "    # Tile 0 complete write\n",
    "    steps.append({\"tile_addr\": 0, \"start\": 1, \"write_valid\": 0})  # Start\n",
    "    for _ in range(ARRAY_SIZE):\n",
    "        steps.append({\"tile_addr\": 0, \"start\": 0, \"write_valid\": 1})  # Write rows\n",
    "    steps.append({\"tile_addr\": 0, \"start\": 0, \"write_valid\": 0})  # Idle cycle\n",
    "\n",
    "    # Tile 3 partial write with gaps\n",
    "    steps.append({\"tile_addr\": 3, \"start\": 1, \"write_valid\": 0})  # Start\n",
    "    for i in range(8):  # Only write 8 rows with gaps\n",
    "        steps.append(\n",
    "            {\"tile_addr\": 3, \"start\": 0, \"write_valid\": i % 2}\n",
    "        )  # Alternating valid\n",
    "    steps.append({\"tile_addr\": 3, \"start\": 0, \"write_valid\": 0})  # Idle cycle\n",
    "\n",
    "    # Tile 7 complete write\n",
    "    steps.append({\"tile_addr\": 7, \"start\": 1, \"write_valid\": 0})  # Start\n",
    "    for _ in range(ARRAY_SIZE):\n",
    "        steps.append({\"tile_addr\": 7, \"start\": 0, \"write_valid\": 1})  # Write rows\n",
    "    steps.append({\"tile_addr\": 7, \"start\": 0, \"write_valid\": 0})  # Idle cycle\n",
    "\n",
    "    print(\"\\nCycle by cycle analysis:\")\n",
    "    print(\"-\" * 70)\n",
    "    print(\"Cycle | Inputs      | State    | Row | Addr | WE | Expected Addr\")\n",
    "    print(\"-\" * 70)\n",
    "\n",
    "    for i, step in enumerate(steps):\n",
    "        # Calculate expected values before simulation step\n",
    "        curr_tile = step[\"tile_addr\"]\n",
    "        base_addr = TILE_BASE_ADDRS[curr_tile]\n",
    "\n",
    "        # Model FSM and address generation in software\n",
    "        if i == 0:\n",
    "            expected_addr = 0\n",
    "            expected_state = TiledAccumulatorFSM.IDLE\n",
    "            expected_row = 0\n",
    "        else:\n",
    "            prev_step = steps[i - 1]\n",
    "\n",
    "            # Model state transitions\n",
    "            if expected_state == TiledAccumulatorFSM.IDLE:\n",
    "                if prev_step[\"start\"]:\n",
    "                    expected_state = TiledAccumulatorFSM.WRITING\n",
    "                    expected_addr = TILE_BASE_ADDRS[prev_step[\"tile_addr\"]]\n",
    "                    expected_row = 0\n",
    "            elif expected_state == TiledAccumulatorFSM.WRITING:\n",
    "                if prev_step[\"write_valid\"]:\n",
    "                    if expected_row == ARRAY_SIZE - 1:\n",
    "                        expected_state = TiledAccumulatorFSM.IDLE\n",
    "                        expected_row = 0\n",
    "                    else:\n",
    "                        expected_row += 1\n",
    "                        expected_addr += 1\n",
    "\n",
    "        # Simulate one step\n",
    "        sim.step(step)\n",
    "\n",
    "        # Get actual values\n",
    "        state = TiledAccumulatorFSM(sim.inspect(addr_gen.state.name))\n",
    "        row = sim.inspect(addr_gen.current_row.name)\n",
    "        addr = sim.inspect(addr_gen.internal_addr.name)\n",
    "        we = sim.inspect(addr_gen.internal_write_enable.name)\n",
    "\n",
    "        assert (\n",
    "            state == expected_state\n",
    "        ), f\"State mismatch at cycle {i}. Expected {expected_state}, got {state}\"\n",
    "        assert (\n",
    "            addr == expected_addr\n",
    "        ), f\"Address mismatch at cycle {i}. Expected {expected_addr}, got {addr}\"\n",
    "        assert (\n",
    "            row == expected_row\n",
    "        ), f\"Row mismatch at cycle {i}. Expected {expected_row}, got {row}\"\n",
    "\n",
    "        # Verify write enable\n",
    "        assert we == (\n",
    "            state == TiledAccumulatorFSM.WRITING and step[\"write_valid\"]\n",
    "        ), f\"Write enable incorrect at cycle {i}\"\n",
    "\n",
    "        # Verify address\n",
    "        # assert addr == expected_addr, \\\n",
    "        if addr != expected_addr:\n",
    "            print(\n",
    "                f\"Address mismatch at cycle {i}. Expected {expected_addr}, got {addr}\"\n",
    "            )\n",
    "\n",
    "        # Verify row counter\n",
    "        assert row < ARRAY_SIZE, f\"Row counter exceeded array size at cycle {i}\"\n",
    "\n",
    "        print(\n",
    "            f\"{i:5d} | \"\n",
    "            f\"t={step['tile_addr']} \"\n",
    "            f\"s={step['start']} \"\n",
    "            f\"v={step['write_valid']} | \"\n",
    "            f\"{state.name:8s} | \"\n",
    "            f\"{row:3d} | \"\n",
    "            f\"{addr:4d} | \"\n",
    "            f\"{we:2d} | \"\n",
    "            f\"{expected_addr:4d}\"\n",
    "        )\n",
    "\n",
    "    return sim\n",
    "\n",
    "\n",
    "# Run test\n",
    "test_address_generator_large()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### IDK what this test is but it passes"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 88,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Testing Address Generation:\n",
      "\n",
      "Tile 0:\n",
      "Row 0: Address = 0 (Expected 0)\n",
      "Row 1: Address = 1 (Expected 1)\n",
      "Row 2: Address = 2 (Expected 2)\n",
      "Row 3: Address = 3 (Expected 3)\n",
      "\n",
      "Tile 1:\n",
      "Row 0: Address = 4 (Expected 4)\n",
      "Row 1: Address = 5 (Expected 5)\n",
      "Row 2: Address = 6 (Expected 6)\n",
      "Row 3: Address = 7 (Expected 7)\n",
      "\n",
      "Tile 2:\n",
      "Row 0: Address = 8 (Expected 8)\n",
      "Row 1: Address = 9 (Expected 9)\n",
      "Row 2: Address = 10 (Expected 10)\n",
      "Row 3: Address = 11 (Expected 11)\n",
      "\n",
      "Tile 3:\n",
      "Row 0: Address = 12 (Expected 12)\n",
      "Row 1: Address = 13 (Expected 13)\n",
      "Row 2: Address = 14 (Expected 14)\n",
      "Row 3: Address = 15 (Expected 15)\n"
     ]
    }
   ],
   "source": [
    "def test_address_generator():\n",
    "    \"\"\"Test address generator with ROM-based base addresses\"\"\"\n",
    "    from pyrtl import reset_working_block, Input, Output, Simulation\n",
    "\n",
    "    reset_working_block()\n",
    "\n",
    "    # Test parameters\n",
    "    TILE_ADDR_WIDTH = 2  # 4 tiles\n",
    "    ARRAY_SIZE = 4  # 4x4 systolic array\n",
    "\n",
    "    # Expected base addresses for verification\n",
    "    EXPECTED_BASE_ADDRS = {\n",
    "        0: 0,  # Tile 0 starts at 0\n",
    "        1: 4,  # Tile 1 starts at 4\n",
    "        2: 8,  # Tile 2 starts at 8\n",
    "        3: 12,  # Tile 3 starts at 12\n",
    "    }\n",
    "\n",
    "    # Create inputs\n",
    "    tile_addr = Input(TILE_ADDR_WIDTH, \"tile_addr\")\n",
    "    start = Input(1, \"start\")\n",
    "    write_valid = Input(1, \"write_valid\")\n",
    "\n",
    "    # Create outputs to monitor\n",
    "    write_addr = Output(4, \"write_addr\")  # 4 bits can address 16 locations\n",
    "    write_enable = Output(1, \"write_enable\")\n",
    "    current_row = Output(2, \"current_row\")  # 2 bits for 0-3\n",
    "\n",
    "    # Create address generator\n",
    "    addr_gen = TiledAddressGenerator(TILE_ADDR_WIDTH, ARRAY_SIZE)\n",
    "\n",
    "    # Connect signals\n",
    "    addr_gen.connect_tile_addr(tile_addr)\n",
    "    addr_gen.connect_start(start)\n",
    "    addr_gen.connect_write_valid(write_valid)\n",
    "\n",
    "    write_addr <<= addr_gen.internal_write_addr\n",
    "    write_enable <<= addr_gen.internal_write_enable\n",
    "    current_row <<= addr_gen.current_row\n",
    "\n",
    "    # Create simulation\n",
    "    sim = Simulation()\n",
    "\n",
    "    # Test sequence\n",
    "    print(\"\\nTesting Address Generation:\")\n",
    "\n",
    "    # Test each tile\n",
    "    for tile in range(4):\n",
    "        print(f\"\\nTile {tile}:\")\n",
    "        # Start new tile\n",
    "        sim.step({\"tile_addr\": tile, \"start\": 1, \"write_valid\": 0})\n",
    "\n",
    "        # Write all rows\n",
    "        for row in range(4):\n",
    "            sim.step({\"tile_addr\": tile, \"start\": 0, \"write_valid\": 1})\n",
    "            addr = sim.inspect(\"write_addr\")\n",
    "            print(\n",
    "                f\"Row {row}: Address = {addr} \"\n",
    "                f\"(Expected {EXPECTED_BASE_ADDRS[tile] + row})\"\n",
    "            )\n",
    "\n",
    "    return sim\n",
    "\n",
    "\n",
    "# Run test\n",
    "if __name__ == \"__main__\":\n",
    "    sim = test_address_generator()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Next section ..."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
