$date
	Tue Aug 26 14:29:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module pulse_tb $end
$var wire 1 ! out_pulse $end
$var reg 1 " clk $end
$var reg 1 # in_pulse $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in_pulse $end
$var wire 1 $ rst $end
$var parameter 32 % stretch_length $end
$var reg 4 & counter [3:0] $end
$var reg 1 ! out_pulse $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 %
$end
#0
$dumpvars
b0 &
1$
0#
0"
0!
$end
#5
1"
#10
0"
#12
0$
#15
1"
#20
0"
#22
1#
#25
b1000 &
1!
1"
#30
0"
#32
0#
#35
b111 &
1"
#40
0"
#45
b110 &
1"
#50
0"
#55
b101 &
1"
#60
0"
#65
b100 &
1"
#70
0"
#75
b11 &
1"
#80
0"
#85
b10 &
1"
#90
0"
#95
b1 &
1"
#100
0"
#105
b0 &
1"
#110
0"
#115
0!
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#152
1#
#155
b1000 &
1!
1"
#160
0"
#162
0#
#165
b111 &
1"
#170
0"
#175
b110 &
1"
#180
0"
#185
b101 &
1"
#190
0"
#195
b100 &
1"
#200
0"
#205
b11 &
1"
#210
0"
#215
b10 &
1"
#220
0"
#225
b1 &
1"
#230
0"
#235
b0 &
1"
#240
0"
#245
0!
1"
#250
0"
#255
1"
#260
0"
#262
