INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/pack_xtras.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_sub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg_sclr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg_sclr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_pashiftreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_pashiftreg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/my_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_mult/my_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_mult
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_busmux3to1/my_busmux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_busmux3to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/my_addsub/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/custom/custom_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/imports/rest_integer_iter_v1/res_div_iter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity res_div_iter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sources_1/new/Grayscale_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Grayscale_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/GrayScale/GrayScale.srcs/sim_1/new/tb_grayscaletop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_grayscaletop
