{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 03 17:32:31 2020 " "Info: Processing started: Mon Aug 03 17:32:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CAP -c CAP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CAP -c CAP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "set_sg_decode.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/set_sg_decode.bdf" { { 72 8 176 88 "clk" "" } { 120 272 336 136 "clk" "" } { 88 496 552 104 "clk" "" } } } } { "c:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ff1:inst37\|lpm_ff:lpm_ff_component\|dffs\[0\] stall_sg clk 2.750 ns register " "Info: tsu for register \"ff1:inst37\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"stall_sg\", clock pin = \"clk\") is 2.750 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.957 ns + Longest pin register " "Info: + Longest pin to register delay is 4.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns stall_sg 1 PIN PIN_Y17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y17; Fanout = 1; PIN Node = 'stall_sg'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { stall_sg } "NODE_NAME" } } { "set_sg_decode.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/set_sg_decode.bdf" { { 96 8 176 112 "stall_sg" "" } { 104 272 336 120 "stall_sg" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.791 ns) + CELL(0.309 ns) 4.957 ns ff1:inst37\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X11_Y1_N17 1 " "Info: 2: + IC(3.791 ns) + CELL(0.309 ns) = 4.957 ns; Loc. = LCFF_X11_Y1_N17; Fanout = 1; REG Node = 'ff1:inst37\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { stall_sg ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.166 ns ( 23.52 % ) " "Info: Total cell delay = 1.166 ns ( 23.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.791 ns ( 76.48 % ) " "Info: Total interconnect delay = 3.791 ns ( 76.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.957 ns" { stall_sg ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "4.957 ns" { stall_sg {} stall_sg~combout {} ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.791ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/program files/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.297 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns clk 1 CLK PIN_AB17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "set_sg_decode.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/set_sg_decode.bdf" { { 72 8 176 88 "clk" "" } { 120 272 336 136 "clk" "" } { 88 496 552 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.618 ns) 2.297 ns ff1:inst37\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X11_Y1_N17 1 " "Info: 2: + IC(0.822 ns) + CELL(0.618 ns) = 2.297 ns; Loc. = LCFF_X11_Y1_N17; Fanout = 1; REG Node = 'ff1:inst37\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { clk ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 64.21 % ) " "Info: Total cell delay = 1.475 ns ( 64.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.822 ns ( 35.79 % ) " "Info: Total interconnect delay = 0.822 ns ( 35.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { clk ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.297 ns" { clk {} clk~combout {} ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.822ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.957 ns" { stall_sg ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "4.957 ns" { stall_sg {} stall_sg~combout {} ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.791ns } { 0.000ns 0.857ns 0.309ns } "" } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { clk ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.297 ns" { clk {} clk~combout {} ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.822ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk set_sg ff1:inst37\|lpm_ff:lpm_ff_component\|dffs\[0\] 5.594 ns register " "Info: tco from clock \"clk\" to destination pin \"set_sg\" through register \"ff1:inst37\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is 5.594 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.297 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns clk 1 CLK PIN_AB17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "set_sg_decode.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/set_sg_decode.bdf" { { 72 8 176 88 "clk" "" } { 120 272 336 136 "clk" "" } { 88 496 552 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.618 ns) 2.297 ns ff1:inst37\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X11_Y1_N17 1 " "Info: 2: + IC(0.822 ns) + CELL(0.618 ns) = 2.297 ns; Loc. = LCFF_X11_Y1_N17; Fanout = 1; REG Node = 'ff1:inst37\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { clk ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 64.21 % ) " "Info: Total cell delay = 1.475 ns ( 64.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.822 ns ( 35.79 % ) " "Info: Total interconnect delay = 0.822 ns ( 35.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { clk ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.297 ns" { clk {} clk~combout {} ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.822ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/program files/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.203 ns + Longest register pin " "Info: + Longest register to pin delay is 3.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ff1:inst37\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X11_Y1_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y1_N17; Fanout = 1; REG Node = 'ff1:inst37\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns inst43 2 COMB LCCOMB_X11_Y1_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X11_Y1_N16; Fanout = 1; COMB Node = 'inst43'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] inst43 } "NODE_NAME" } } { "set_sg_decode.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/set_sg_decode.bdf" { { 96 616 680 144 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(2.104 ns) 3.203 ns set_sg 3 PIN PIN_R16 0 " "Info: 3: + IC(0.858 ns) + CELL(2.104 ns) = 3.203 ns; Loc. = PIN_R16; Fanout = 0; PIN Node = 'set_sg'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { inst43 set_sg } "NODE_NAME" } } { "set_sg_decode.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/set_sg_decode.bdf" { { 112 728 904 128 "set_sg" "" } { 104 680 728 120 "set_sg" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.345 ns ( 73.21 % ) " "Info: Total cell delay = 2.345 ns ( 73.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.858 ns ( 26.79 % ) " "Info: Total interconnect delay = 0.858 ns ( 26.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] inst43 set_sg } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] {} inst43 {} set_sg {} } { 0.000ns 0.000ns 0.858ns } { 0.000ns 0.241ns 2.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { clk ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.297 ns" { clk {} clk~combout {} ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.822ns } { 0.000ns 0.857ns 0.618ns } "" } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] inst43 set_sg } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] {} inst43 {} set_sg {} } { 0.000ns 0.000ns 0.858ns } { 0.000ns 0.241ns 2.104ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "WBe set_sg 8.798 ns Longest " "Info: Longest tpd from source pin \"WBe\" to destination pin \"set_sg\" is 8.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns WBe 1 PIN PIN_B17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B17; Fanout = 1; PIN Node = 'WBe'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WBe } "NODE_NAME" } } { "set_sg_decode.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/set_sg_decode.bdf" { { 152 8 176 168 "WBe" "" } { 64 496 608 80 "WBe" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.707 ns) + CELL(0.272 ns) 5.836 ns inst43 2 COMB LCCOMB_X11_Y1_N16 1 " "Info: 2: + IC(4.707 ns) + CELL(0.272 ns) = 5.836 ns; Loc. = LCCOMB_X11_Y1_N16; Fanout = 1; COMB Node = 'inst43'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.979 ns" { WBe inst43 } "NODE_NAME" } } { "set_sg_decode.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/set_sg_decode.bdf" { { 96 616 680 144 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(2.104 ns) 8.798 ns set_sg 3 PIN PIN_R16 0 " "Info: 3: + IC(0.858 ns) + CELL(2.104 ns) = 8.798 ns; Loc. = PIN_R16; Fanout = 0; PIN Node = 'set_sg'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { inst43 set_sg } "NODE_NAME" } } { "set_sg_decode.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/set_sg_decode.bdf" { { 112 728 904 128 "set_sg" "" } { 104 680 728 120 "set_sg" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.233 ns ( 36.75 % ) " "Info: Total cell delay = 3.233 ns ( 36.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.565 ns ( 63.25 % ) " "Info: Total interconnect delay = 5.565 ns ( 63.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { WBe inst43 set_sg } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { WBe {} WBe~combout {} inst43 {} set_sg {} } { 0.000ns 0.000ns 4.707ns 0.858ns } { 0.000ns 0.857ns 0.272ns 2.104ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ff1:inst37\|lpm_ff:lpm_ff_component\|dffs\[0\] stall_sg clk -2.511 ns register " "Info: th for register \"ff1:inst37\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"stall_sg\", clock pin = \"clk\") is -2.511 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.297 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns clk 1 CLK PIN_AB17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "set_sg_decode.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/set_sg_decode.bdf" { { 72 8 176 88 "clk" "" } { 120 272 336 136 "clk" "" } { 88 496 552 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.618 ns) 2.297 ns ff1:inst37\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X11_Y1_N17 1 " "Info: 2: + IC(0.822 ns) + CELL(0.618 ns) = 2.297 ns; Loc. = LCFF_X11_Y1_N17; Fanout = 1; REG Node = 'ff1:inst37\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { clk ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 64.21 % ) " "Info: Total cell delay = 1.475 ns ( 64.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.822 ns ( 35.79 % ) " "Info: Total interconnect delay = 0.822 ns ( 35.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { clk ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.297 ns" { clk {} clk~combout {} ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.822ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/program files/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.957 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns stall_sg 1 PIN PIN_Y17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y17; Fanout = 1; PIN Node = 'stall_sg'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { stall_sg } "NODE_NAME" } } { "set_sg_decode.bdf" "" { Schematic "C:/Users/Lenovo/Desktop/CAP/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/set_sg_decode.bdf" { { 96 8 176 112 "stall_sg" "" } { 104 272 336 120 "stall_sg" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.791 ns) + CELL(0.309 ns) 4.957 ns ff1:inst37\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X11_Y1_N17 1 " "Info: 2: + IC(3.791 ns) + CELL(0.309 ns) = 4.957 ns; Loc. = LCFF_X11_Y1_N17; Fanout = 1; REG Node = 'ff1:inst37\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { stall_sg ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.166 ns ( 23.52 % ) " "Info: Total cell delay = 1.166 ns ( 23.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.791 ns ( 76.48 % ) " "Info: Total interconnect delay = 3.791 ns ( 76.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.957 ns" { stall_sg ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "4.957 ns" { stall_sg {} stall_sg~combout {} ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.791ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { clk ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "2.297 ns" { clk {} clk~combout {} ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.822ns } { 0.000ns 0.857ns 0.618ns } "" } } { "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.957 ns" { stall_sg ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/bin/Technology_Viewer.qrui" "4.957 ns" { stall_sg {} stall_sg~combout {} ff1:inst37|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.791ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 03 17:32:31 2020 " "Info: Processing ended: Mon Aug 03 17:32:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
