Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Nov 10 16:17:03 2025
| Host         : Iphone4 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file traffic_top_timing_summary_routed.rpt -pb traffic_top_timing_summary_routed.pb -rpx traffic_top_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.884        0.000                      0                   78        0.155        0.000                      0                   78        4.500        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.884        0.000                      0                   78        0.155        0.000                      0                   78        4.500        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 u_fsm/counter_B_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/counter_B_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 1.152ns (31.101%)  route 2.552ns (68.899%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 15.413 - 10.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.826     5.900    u_fsm/CLK
    SLICE_X2Y19          FDPE                                         r  u_fsm/counter_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDPE (Prop_fdpe_C_Q)         0.518     6.418 r  u_fsm/counter_B_reg[2]/Q
                         net (fo=7, routed)           0.844     7.262    u_fsm/Q[2]
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.153     7.415 f  u_fsm/state[1]_i_4/O
                         net (fo=4, routed)           0.600     8.015    u_fsm/state[1]_i_4_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.331     8.346 r  u_fsm/counter_B[3]_i_4/O
                         net (fo=4, routed)           0.583     8.929    u_fsm/counter_B[3]_i_4_n_0
    SLICE_X3Y21          LUT3 (Prop_lut3_I2_O)        0.150     9.079 r  u_fsm/counter_B[3]_i_1/O
                         net (fo=4, routed)           0.524     9.604    u_fsm/counter_B[3]_i_1_n_0
    SLICE_X2Y19          FDPE                                         r  u_fsm/counter_B_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.648    15.413    u_fsm/CLK
    SLICE_X2Y19          FDPE                                         r  u_fsm/counter_B_reg[0]/C
                         clock pessimism              0.487    15.900    
                         clock uncertainty           -0.035    15.864    
    SLICE_X2Y19          FDPE (Setup_fdpe_C_CE)      -0.377    15.487    u_fsm/counter_B_reg[0]
  -------------------------------------------------------------------
                         required time                         15.487    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 u_fsm/counter_B_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/counter_B_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 1.152ns (31.101%)  route 2.552ns (68.899%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 15.413 - 10.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.826     5.900    u_fsm/CLK
    SLICE_X2Y19          FDPE                                         r  u_fsm/counter_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDPE (Prop_fdpe_C_Q)         0.518     6.418 r  u_fsm/counter_B_reg[2]/Q
                         net (fo=7, routed)           0.844     7.262    u_fsm/Q[2]
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.153     7.415 f  u_fsm/state[1]_i_4/O
                         net (fo=4, routed)           0.600     8.015    u_fsm/state[1]_i_4_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.331     8.346 r  u_fsm/counter_B[3]_i_4/O
                         net (fo=4, routed)           0.583     8.929    u_fsm/counter_B[3]_i_4_n_0
    SLICE_X3Y21          LUT3 (Prop_lut3_I2_O)        0.150     9.079 r  u_fsm/counter_B[3]_i_1/O
                         net (fo=4, routed)           0.524     9.604    u_fsm/counter_B[3]_i_1_n_0
    SLICE_X2Y19          FDCE                                         r  u_fsm/counter_B_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.648    15.413    u_fsm/CLK
    SLICE_X2Y19          FDCE                                         r  u_fsm/counter_B_reg[1]/C
                         clock pessimism              0.487    15.900    
                         clock uncertainty           -0.035    15.864    
    SLICE_X2Y19          FDCE (Setup_fdce_C_CE)      -0.377    15.487    u_fsm/counter_B_reg[1]
  -------------------------------------------------------------------
                         required time                         15.487    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 u_fsm/counter_B_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/counter_B_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 1.152ns (31.101%)  route 2.552ns (68.899%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 15.413 - 10.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.826     5.900    u_fsm/CLK
    SLICE_X2Y19          FDPE                                         r  u_fsm/counter_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDPE (Prop_fdpe_C_Q)         0.518     6.418 r  u_fsm/counter_B_reg[2]/Q
                         net (fo=7, routed)           0.844     7.262    u_fsm/Q[2]
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.153     7.415 f  u_fsm/state[1]_i_4/O
                         net (fo=4, routed)           0.600     8.015    u_fsm/state[1]_i_4_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.331     8.346 r  u_fsm/counter_B[3]_i_4/O
                         net (fo=4, routed)           0.583     8.929    u_fsm/counter_B[3]_i_4_n_0
    SLICE_X3Y21          LUT3 (Prop_lut3_I2_O)        0.150     9.079 r  u_fsm/counter_B[3]_i_1/O
                         net (fo=4, routed)           0.524     9.604    u_fsm/counter_B[3]_i_1_n_0
    SLICE_X2Y19          FDPE                                         r  u_fsm/counter_B_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.648    15.413    u_fsm/CLK
    SLICE_X2Y19          FDPE                                         r  u_fsm/counter_B_reg[2]/C
                         clock pessimism              0.487    15.900    
                         clock uncertainty           -0.035    15.864    
    SLICE_X2Y19          FDPE (Setup_fdpe_C_CE)      -0.377    15.487    u_fsm/counter_B_reg[2]
  -------------------------------------------------------------------
                         required time                         15.487    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 u_fsm/counter_B_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/counter_B_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 1.152ns (31.101%)  route 2.552ns (68.899%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 15.413 - 10.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.826     5.900    u_fsm/CLK
    SLICE_X2Y19          FDPE                                         r  u_fsm/counter_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDPE (Prop_fdpe_C_Q)         0.518     6.418 r  u_fsm/counter_B_reg[2]/Q
                         net (fo=7, routed)           0.844     7.262    u_fsm/Q[2]
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.153     7.415 f  u_fsm/state[1]_i_4/O
                         net (fo=4, routed)           0.600     8.015    u_fsm/state[1]_i_4_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.331     8.346 r  u_fsm/counter_B[3]_i_4/O
                         net (fo=4, routed)           0.583     8.929    u_fsm/counter_B[3]_i_4_n_0
    SLICE_X3Y21          LUT3 (Prop_lut3_I2_O)        0.150     9.079 r  u_fsm/counter_B[3]_i_1/O
                         net (fo=4, routed)           0.524     9.604    u_fsm/counter_B[3]_i_1_n_0
    SLICE_X2Y19          FDCE                                         r  u_fsm/counter_B_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.648    15.413    u_fsm/CLK
    SLICE_X2Y19          FDCE                                         r  u_fsm/counter_B_reg[3]/C
                         clock pessimism              0.487    15.900    
                         clock uncertainty           -0.035    15.864    
    SLICE_X2Y19          FDCE (Setup_fdce_C_CE)      -0.377    15.487    u_fsm/counter_B_reg[3]
  -------------------------------------------------------------------
                         required time                         15.487    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 u_fsm/counter_A_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/counter_A_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.828ns (21.872%)  route 2.958ns (78.128%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.412ns = ( 15.412 - 10.000 ) 
    Source Clock Delay      (SCD):    5.899ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.825     5.899    u_fsm/CLK
    SLICE_X3Y20          FDPE                                         r  u_fsm/counter_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDPE (Prop_fdpe_C_Q)         0.456     6.355 r  u_fsm/counter_A_reg[0]/Q
                         net (fo=8, routed)           1.031     7.385    u_fsm/counter_A_reg[3]_0[0]
    SLICE_X0Y20          LUT4 (Prop_lut4_I2_O)        0.124     7.509 f  u_fsm/counter_B[3]_i_7/O
                         net (fo=8, routed)           0.851     8.360    u_fsm/counter_B[3]_i_7_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.124     8.484 f  u_fsm/counter_A[3]_i_4/O
                         net (fo=3, routed)           0.419     8.903    u_fsm/counter_A[3]_i_4_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.124     9.027 r  u_fsm/counter_A[3]_i_1/O
                         net (fo=4, routed)           0.657     9.684    u_fsm/counter_A[3]_i_1_n_0
    SLICE_X0Y21          FDCE                                         r  u_fsm/counter_A_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.647    15.412    u_fsm/CLK
    SLICE_X0Y21          FDCE                                         r  u_fsm/counter_A_reg[2]/C
                         clock pessimism              0.463    15.875    
                         clock uncertainty           -0.035    15.839    
    SLICE_X0Y21          FDCE (Setup_fdce_C_CE)      -0.169    15.670    u_fsm/counter_A_reg[2]
  -------------------------------------------------------------------
                         required time                         15.670    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 u_fsm/counter_A_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/counter_A_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.828ns (22.897%)  route 2.788ns (77.103%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 15.413 - 10.000 ) 
    Source Clock Delay      (SCD):    5.899ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.825     5.899    u_fsm/CLK
    SLICE_X3Y20          FDPE                                         r  u_fsm/counter_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDPE (Prop_fdpe_C_Q)         0.456     6.355 r  u_fsm/counter_A_reg[0]/Q
                         net (fo=8, routed)           1.031     7.385    u_fsm/counter_A_reg[3]_0[0]
    SLICE_X0Y20          LUT4 (Prop_lut4_I2_O)        0.124     7.509 f  u_fsm/counter_B[3]_i_7/O
                         net (fo=8, routed)           0.851     8.360    u_fsm/counter_B[3]_i_7_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.124     8.484 f  u_fsm/counter_A[3]_i_4/O
                         net (fo=3, routed)           0.419     8.903    u_fsm/counter_A[3]_i_4_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.124     9.027 r  u_fsm/counter_A[3]_i_1/O
                         net (fo=4, routed)           0.488     9.515    u_fsm/counter_A[3]_i_1_n_0
    SLICE_X0Y20          FDPE                                         r  u_fsm/counter_A_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.648    15.413    u_fsm/CLK
    SLICE_X0Y20          FDPE                                         r  u_fsm/counter_A_reg[1]/C
                         clock pessimism              0.463    15.876    
                         clock uncertainty           -0.035    15.840    
    SLICE_X0Y20          FDPE (Setup_fdpe_C_CE)      -0.169    15.671    u_fsm/counter_A_reg[1]
  -------------------------------------------------------------------
                         required time                         15.671    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 u_fsm/counter_A_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/counter_A_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.828ns (22.897%)  route 2.788ns (77.103%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 15.413 - 10.000 ) 
    Source Clock Delay      (SCD):    5.899ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.825     5.899    u_fsm/CLK
    SLICE_X3Y20          FDPE                                         r  u_fsm/counter_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDPE (Prop_fdpe_C_Q)         0.456     6.355 r  u_fsm/counter_A_reg[0]/Q
                         net (fo=8, routed)           1.031     7.385    u_fsm/counter_A_reg[3]_0[0]
    SLICE_X0Y20          LUT4 (Prop_lut4_I2_O)        0.124     7.509 f  u_fsm/counter_B[3]_i_7/O
                         net (fo=8, routed)           0.851     8.360    u_fsm/counter_B[3]_i_7_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.124     8.484 f  u_fsm/counter_A[3]_i_4/O
                         net (fo=3, routed)           0.419     8.903    u_fsm/counter_A[3]_i_4_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.124     9.027 r  u_fsm/counter_A[3]_i_1/O
                         net (fo=4, routed)           0.488     9.515    u_fsm/counter_A[3]_i_1_n_0
    SLICE_X0Y20          FDCE                                         r  u_fsm/counter_A_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.648    15.413    u_fsm/CLK
    SLICE_X0Y20          FDCE                                         r  u_fsm/counter_A_reg[3]/C
                         clock pessimism              0.463    15.876    
                         clock uncertainty           -0.035    15.840    
    SLICE_X0Y20          FDCE (Setup_fdce_C_CE)      -0.169    15.671    u_fsm/counter_A_reg[3]
  -------------------------------------------------------------------
                         required time                         15.671    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 u_fsm/green_time_temp_B_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.890ns (23.478%)  route 2.901ns (76.522%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 15.413 - 10.000 ) 
    Source Clock Delay      (SCD):    5.898ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.824     5.898    u_fsm/CLK
    SLICE_X2Y21          FDCE                                         r  u_fsm/green_time_temp_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.518     6.416 r  u_fsm/green_time_temp_B_reg[3]/Q
                         net (fo=9, routed)           1.033     7.448    u_fsm/green_time_temp_B_reg[3]
    SLICE_X4Y22          LUT2 (Prop_lut2_I0_O)        0.124     7.572 r  u_fsm/green_time_A[3]_i_2/O
                         net (fo=1, routed)           0.815     8.388    u_fsm/green_time_A[3]_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.124     8.512 r  u_fsm/green_time_A[3]_i_1/O
                         net (fo=10, routed)          1.052     9.564    u_fsm/green_time_A[3]_i_1_n_0
    SLICE_X3Y19          LUT5 (Prop_lut5_I0_O)        0.124     9.688 r  u_fsm/state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.688    u_fsm/state[0]_i_1_n_0
    SLICE_X3Y19          FDCE                                         r  u_fsm/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.648    15.413    u_fsm/CLK
    SLICE_X3Y19          FDCE                                         r  u_fsm/state_reg[0]/C
                         clock pessimism              0.463    15.876    
                         clock uncertainty           -0.035    15.840    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)        0.031    15.871    u_fsm/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.871    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 u_clkdiv/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clkdiv/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.890ns (23.096%)  route 2.963ns (76.904%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 15.413 - 10.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.826     5.900    u_clkdiv/CLK
    SLICE_X4Y18          FDCE                                         r  u_clkdiv/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.518     6.418 f  u_clkdiv/count_reg[2]/Q
                         net (fo=2, routed)           0.814     7.232    u_clkdiv/count[2]
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.124     7.356 r  u_clkdiv/count[26]_i_6/O
                         net (fo=1, routed)           0.974     8.330    u_clkdiv/count[26]_i_6_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I4_O)        0.124     8.454 r  u_clkdiv/count[26]_i_2/O
                         net (fo=27, routed)          1.175     9.629    u_clkdiv/count[26]_i_2_n_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.124     9.753 r  u_clkdiv/count[6]_i_1/O
                         net (fo=1, routed)           0.000     9.753    u_clkdiv/count_1[6]
    SLICE_X4Y18          FDCE                                         r  u_clkdiv/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.648    15.413    u_clkdiv/CLK
    SLICE_X4Y18          FDCE                                         r  u_clkdiv/count_reg[6]/C
                         clock pessimism              0.487    15.900    
                         clock uncertainty           -0.035    15.864    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)        0.079    15.943    u_clkdiv/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.943    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.204ns  (required time - arrival time)
  Source:                 u_clkdiv/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clkdiv/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.915ns (23.592%)  route 2.963ns (76.408%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns = ( 15.413 - 10.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.826     5.900    u_clkdiv/CLK
    SLICE_X4Y18          FDCE                                         r  u_clkdiv/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.518     6.418 f  u_clkdiv/count_reg[2]/Q
                         net (fo=2, routed)           0.814     7.232    u_clkdiv/count[2]
    SLICE_X4Y17          LUT4 (Prop_lut4_I0_O)        0.124     7.356 r  u_clkdiv/count[26]_i_6/O
                         net (fo=1, routed)           0.974     8.330    u_clkdiv/count[26]_i_6_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I4_O)        0.124     8.454 r  u_clkdiv/count[26]_i_2/O
                         net (fo=27, routed)          1.175     9.629    u_clkdiv/count[26]_i_2_n_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.149     9.778 r  u_clkdiv/count[8]_i_1/O
                         net (fo=1, routed)           0.000     9.778    u_clkdiv/count_1[8]
    SLICE_X4Y18          FDCE                                         r  u_clkdiv/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.648    15.413    u_clkdiv/CLK
    SLICE_X4Y18          FDCE                                         r  u_clkdiv/count_reg[8]/C
                         clock pessimism              0.487    15.900    
                         clock uncertainty           -0.035    15.864    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)        0.118    15.982    u_clkdiv/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.982    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                  6.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_fsm/dec_B_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/green_time_temp_B_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.615     1.701    u_fsm/CLK
    SLICE_X3Y21          FDCE                                         r  u_fsm/dec_B_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.842 r  u_fsm/dec_B_prev_reg/Q
                         net (fo=4, routed)           0.103     1.945    u_fsm/dec_B_prev
    SLICE_X2Y21          LUT6 (Prop_lut6_I3_O)        0.045     1.990 r  u_fsm/green_time_temp_B[3]_i_2/O
                         net (fo=1, routed)           0.000     1.990    u_fsm/green_time_temp_B[3]_i_2_n_0
    SLICE_X2Y21          FDCE                                         r  u_fsm/green_time_temp_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.883     2.225    u_fsm/CLK
    SLICE_X2Y21          FDCE                                         r  u_fsm/green_time_temp_B_reg[3]/C
                         clock pessimism             -0.511     1.714    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.121     1.835    u_fsm/green_time_temp_B_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_fsm/green_time_temp_B_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/green_time_temp_B_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.670%)  route 0.160ns (43.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.615     1.701    u_fsm/CLK
    SLICE_X2Y21          FDPE                                         r  u_fsm/green_time_temp_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDPE (Prop_fdpe_C_Q)         0.164     1.865 r  u_fsm/green_time_temp_B_reg[1]/Q
                         net (fo=8, routed)           0.160     2.025    u_fsm/green_time_temp_B_reg[1]
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.045     2.070 r  u_fsm/green_time_temp_B[2]_i_1/O
                         net (fo=1, routed)           0.000     2.070    u_fsm/green_time_temp_B[2]_i_1_n_0
    SLICE_X4Y22          FDCE                                         r  u_fsm/green_time_temp_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.881     2.223    u_fsm/CLK
    SLICE_X4Y22          FDCE                                         r  u_fsm/green_time_temp_B_reg[2]/C
                         clock pessimism             -0.489     1.734    
    SLICE_X4Y22          FDCE (Hold_fdce_C_D)         0.121     1.855    u_fsm/green_time_temp_B_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u_fsm/green_time_temp_B_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/green_time_temp_B_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.829%)  route 0.179ns (46.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.615     1.701    u_fsm/CLK
    SLICE_X4Y22          FDCE                                         r  u_fsm/green_time_temp_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.164     1.865 r  u_fsm/green_time_temp_B_reg[2]/Q
                         net (fo=8, routed)           0.179     2.044    u_fsm/green_time_temp_B_reg[2]
    SLICE_X2Y21          LUT6 (Prop_lut6_I4_O)        0.045     2.089 r  u_fsm/green_time_temp_B[1]_i_1/O
                         net (fo=1, routed)           0.000     2.089    u_fsm/green_time_temp_B[1]_i_1_n_0
    SLICE_X2Y21          FDPE                                         r  u_fsm/green_time_temp_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.883     2.225    u_fsm/CLK
    SLICE_X2Y21          FDPE                                         r  u_fsm/green_time_temp_B_reg[1]/C
                         clock pessimism             -0.489     1.736    
    SLICE_X2Y21          FDPE (Hold_fdpe_C_D)         0.121     1.857    u_fsm/green_time_temp_B_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 u_fsm/green_time_temp_A_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/green_time_temp_A_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.644%)  route 0.160ns (43.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.615     1.701    u_fsm/CLK
    SLICE_X2Y22          FDCE                                         r  u_fsm/green_time_temp_A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.865 r  u_fsm/green_time_temp_A_reg[2]/Q
                         net (fo=11, routed)          0.160     2.025    u_fsm/green_time_temp_A_reg[2]
    SLICE_X2Y20          LUT6 (Prop_lut6_I5_O)        0.045     2.070 r  u_fsm/green_time_temp_A[3]_i_2/O
                         net (fo=1, routed)           0.000     2.070    u_fsm/green_time_temp_A[3]_i_2_n_0
    SLICE_X2Y20          FDCE                                         r  u_fsm/green_time_temp_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.884     2.226    u_fsm/CLK
    SLICE_X2Y20          FDCE                                         r  u_fsm/green_time_temp_A_reg[3]/C
                         clock pessimism             -0.510     1.716    
    SLICE_X2Y20          FDCE (Hold_fdce_C_D)         0.120     1.836    u_fsm/green_time_temp_A_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_fsm/green_time_temp_A_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/green_time_temp_A_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.585%)  route 0.148ns (41.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.616     1.702    u_fsm/CLK
    SLICE_X2Y20          FDCE                                         r  u_fsm/green_time_temp_A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.164     1.866 r  u_fsm/green_time_temp_A_reg[3]/Q
                         net (fo=10, routed)          0.148     2.014    u_fsm/green_time_temp_A_reg[3]
    SLICE_X1Y20          LUT6 (Prop_lut6_I2_O)        0.045     2.059 r  u_fsm/green_time_temp_A[1]_i_1/O
                         net (fo=1, routed)           0.000     2.059    u_fsm/green_time_temp_A[1]_i_1_n_0
    SLICE_X1Y20          FDPE                                         r  u_fsm/green_time_temp_A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.884     2.226    u_fsm/CLK
    SLICE_X1Y20          FDPE                                         r  u_fsm/green_time_temp_A_reg[1]/C
                         clock pessimism             -0.510     1.716    
    SLICE_X1Y20          FDPE (Hold_fdpe_C_D)         0.092     1.808    u_fsm/green_time_temp_A_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_fsm/green_time_temp_A_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/counter_A_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.460%)  route 0.183ns (49.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.616     1.702    u_fsm/CLK
    SLICE_X1Y20          FDPE                                         r  u_fsm/green_time_temp_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDPE (Prop_fdpe_C_Q)         0.141     1.843 r  u_fsm/green_time_temp_A_reg[0]/Q
                         net (fo=9, routed)           0.183     2.026    u_fsm/green_time_temp_A_reg[0]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.045     2.071 r  u_fsm/counter_A[0]_i_1/O
                         net (fo=1, routed)           0.000     2.071    u_fsm/counter_A[0]_i_1_n_0
    SLICE_X3Y20          FDPE                                         r  u_fsm/counter_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.884     2.226    u_fsm/CLK
    SLICE_X3Y20          FDPE                                         r  u_fsm/counter_A_reg[0]/C
                         clock pessimism             -0.510     1.716    
    SLICE_X3Y20          FDPE (Hold_fdpe_C_D)         0.091     1.807    u_fsm/counter_A_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u_fsm/green_time_temp_B_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/green_time_temp_B_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.616     1.702    u_fsm/CLK
    SLICE_X4Y20          FDPE                                         r  u_fsm/green_time_temp_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDPE (Prop_fdpe_C_Q)         0.164     1.866 f  u_fsm/green_time_temp_B_reg[0]/Q
                         net (fo=8, routed)           0.188     2.054    u_fsm/green_time_temp_B_reg[0]
    SLICE_X4Y20          LUT1 (Prop_lut1_I0_O)        0.045     2.099 r  u_fsm/green_time_temp_B[0]_i_1/O
                         net (fo=1, routed)           0.000     2.099    u_fsm/green_time_temp_B[0]_i_1_n_0
    SLICE_X4Y20          FDPE                                         r  u_fsm/green_time_temp_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.883     2.225    u_fsm/CLK
    SLICE_X4Y20          FDPE                                         r  u_fsm/green_time_temp_B_reg[0]/C
                         clock pessimism             -0.523     1.702    
    SLICE_X4Y20          FDPE (Hold_fdpe_C_D)         0.120     1.822    u_fsm/green_time_temp_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 u_fsm/green_time_temp_A_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/counter_B_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.846%)  route 0.229ns (55.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.616     1.702    u_fsm/CLK
    SLICE_X1Y20          FDPE                                         r  u_fsm/green_time_temp_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDPE (Prop_fdpe_C_Q)         0.141     1.843 r  u_fsm/green_time_temp_A_reg[0]/Q
                         net (fo=9, routed)           0.229     2.072    u_fsm/green_time_temp_A_reg[0]
    SLICE_X2Y19          LUT6 (Prop_lut6_I5_O)        0.045     2.117 r  u_fsm/counter_B[0]_i_1/O
                         net (fo=1, routed)           0.000     2.117    u_fsm/p_1_in[0]
    SLICE_X2Y19          FDPE                                         r  u_fsm/counter_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.885     2.227    u_fsm/CLK
    SLICE_X2Y19          FDPE                                         r  u_fsm/counter_B_reg[0]/C
                         clock pessimism             -0.510     1.717    
    SLICE_X2Y19          FDPE (Hold_fdpe_C_D)         0.121     1.838    u_fsm/counter_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 u_clkdiv/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (50.938%)  route 0.201ns (49.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.617     1.703    u_clkdiv/CLK
    SLICE_X6Y19          FDCE                                         r  u_clkdiv/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.164     1.867 r  u_clkdiv/tick_reg/Q
                         net (fo=11, routed)          0.201     2.068    u_fsm/tick
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.045     2.113 r  u_fsm/state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.113    u_fsm/state[1]_i_1_n_0
    SLICE_X3Y19          FDCE                                         r  u_fsm/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.885     2.227    u_fsm/CLK
    SLICE_X3Y19          FDCE                                         r  u_fsm/state_reg[1]/C
                         clock pessimism             -0.489     1.738    
    SLICE_X3Y19          FDCE (Hold_fdce_C_D)         0.092     1.830    u_fsm/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 u_fsm/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/counter_A_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.904%)  route 0.238ns (56.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.617     1.703    u_fsm/CLK
    SLICE_X3Y19          FDCE                                         r  u_fsm/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.844 f  u_fsm/state_reg[0]/Q
                         net (fo=16, routed)          0.238     2.082    u_fsm/state_reg_n_0_[0]
    SLICE_X0Y20          LUT6 (Prop_lut6_I1_O)        0.045     2.127 r  u_fsm/counter_A[1]_i_1/O
                         net (fo=1, routed)           0.000     2.127    u_fsm/counter_A[1]_i_1_n_0
    SLICE_X0Y20          FDPE                                         r  u_fsm/counter_A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.884     2.226    u_fsm/CLK
    SLICE_X0Y20          FDPE                                         r  u_fsm/counter_A_reg[1]/C
                         clock pessimism             -0.510     1.716    
    SLICE_X0Y20          FDPE (Hold_fdpe_C_D)         0.120     1.836    u_fsm/counter_A_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y21     u_clkdiv/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y19     u_clkdiv/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y19     u_clkdiv/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y19     u_clkdiv/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y20     u_clkdiv/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y20     u_clkdiv/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y20     u_clkdiv/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y20     u_clkdiv/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y21     u_clkdiv/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21     u_clkdiv/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21     u_clkdiv/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19     u_clkdiv/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19     u_clkdiv/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19     u_clkdiv/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19     u_clkdiv/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19     u_clkdiv/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19     u_clkdiv/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y20     u_clkdiv/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y20     u_clkdiv/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21     u_clkdiv/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21     u_clkdiv/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19     u_clkdiv/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19     u_clkdiv/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19     u_clkdiv/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19     u_clkdiv/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19     u_clkdiv/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19     u_clkdiv/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y20     u_clkdiv/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y20     u_clkdiv/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fsm/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.143ns  (logic 4.155ns (31.614%)  route 8.988ns (68.386%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.826     5.900    u_fsm/CLK
    SLICE_X3Y19          FDCE                                         r  u_fsm/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456     6.356 r  u_fsm/state_reg[0]/Q
                         net (fo=16, routed)          1.374     7.730    u_fsm/state_reg_n_0_[0]
    SLICE_X4Y25          LUT2 (Prop_lut2_I0_O)        0.124     7.854 r  u_fsm/B_RGB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           7.614    15.468    B_RGB_OBUF[2]
    N15                  OBUF (Prop_obuf_I_O)         3.575    19.043 r  B_RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.043    B_RGB[2]
    N15                                                               r  B_RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.846ns  (logic 4.399ns (34.244%)  route 8.447ns (65.756%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.826     5.900    u_fsm/CLK
    SLICE_X3Y19          FDCE                                         r  u_fsm/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456     6.356 r  u_fsm/state_reg[0]/Q
                         net (fo=16, routed)          1.181     7.536    u_fsm/state_reg_n_0_[0]
    SLICE_X4Y21          LUT2 (Prop_lut2_I0_O)        0.153     7.689 r  u_fsm/A_RGB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           7.266    14.955    A_RGB_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         3.790    18.745 r  A_RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.745    A_RGB[2]
    M15                                                               r  A_RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.309ns  (logic 4.175ns (33.922%)  route 8.133ns (66.078%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.826     5.900    u_fsm/CLK
    SLICE_X3Y19          FDCE                                         r  u_fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456     6.356 f  u_fsm/state_reg[1]/Q
                         net (fo=19, routed)          1.378     7.734    u_fsm/B_RGB_OBUF[0]
    SLICE_X4Y22          LUT1 (Prop_lut1_I0_O)        0.124     7.858 r  u_fsm/A_RGB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           6.755    14.613    A_RGB_OBUF[1]
    L14                  OBUF (Prop_obuf_I_O)         3.595    18.208 r  A_RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.208    A_RGB[1]
    L14                                                               r  A_RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.924ns  (logic 3.969ns (33.285%)  route 7.955ns (66.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.826     5.900    u_fsm/CLK
    SLICE_X3Y19          FDCE                                         r  u_fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.456     6.356 r  u_fsm/state_reg[1]/Q
                         net (fo=19, routed)          7.955    14.311    B_RGB_OBUF[1]
    G17                  OBUF (Prop_obuf_I_O)         3.513    17.824 r  B_RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.824    B_RGB[1]
    G17                                                               r  B_RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/counter_A_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.353ns  (logic 4.057ns (63.868%)  route 2.295ns (36.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.825     5.899    u_fsm/CLK
    SLICE_X0Y20          FDPE                                         r  u_fsm/counter_A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDPE (Prop_fdpe_C_Q)         0.518     6.417 r  u_fsm/counter_A_reg[1]/Q
                         net (fo=7, routed)           2.295     8.712    SEG_A_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.539    12.252 r  SEG_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.252    SEG_A[1]
    V5                                                                r  SEG_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/counter_B_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.325ns  (logic 4.078ns (64.465%)  route 2.248ns (35.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.826     5.900    u_fsm/CLK
    SLICE_X2Y19          FDCE                                         r  u_fsm/counter_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.518     6.418 r  u_fsm/counter_B_reg[3]/Q
                         net (fo=7, routed)           2.248     8.665    SEG_B_OBUF[3]
    V10                  OBUF (Prop_obuf_I_O)         3.560    12.225 r  SEG_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.225    SEG_B[3]
    V10                                                               r  SEG_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/counter_B_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.227ns  (logic 4.139ns (66.466%)  route 2.088ns (33.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.826     5.900    u_fsm/CLK
    SLICE_X2Y19          FDPE                                         r  u_fsm/counter_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDPE (Prop_fdpe_C_Q)         0.518     6.418 r  u_fsm/counter_B_reg[0]/Q
                         net (fo=10, routed)          2.088     8.506    SEG_B_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         3.621    12.127 r  SEG_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.127    SEG_B[0]
    V7                                                                r  SEG_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/counter_A_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.213ns  (logic 4.146ns (66.739%)  route 2.066ns (33.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.825     5.899    u_fsm/CLK
    SLICE_X0Y20          FDCE                                         r  u_fsm/counter_A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.518     6.417 r  u_fsm/counter_A_reg[3]/Q
                         net (fo=7, routed)           2.066     8.483    SEG_A_OBUF[3]
    U7                   OBUF (Prop_obuf_I_O)         3.628    12.111 r  SEG_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.111    SEG_A[3]
    U7                                                                r  SEG_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/counter_A_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.184ns  (logic 4.038ns (65.302%)  route 2.146ns (34.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.824     5.898    u_fsm/CLK
    SLICE_X0Y21          FDCE                                         r  u_fsm/counter_A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.518     6.416 r  u_fsm/counter_A_reg[2]/Q
                         net (fo=7, routed)           2.146     8.561    SEG_A_OBUF[2]
    V6                   OBUF (Prop_obuf_I_O)         3.520    12.082 r  SEG_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.082    SEG_A[2]
    V6                                                                r  SEG_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/counter_B_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.989ns  (logic 4.140ns (69.128%)  route 1.849ns (30.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.826     5.900    u_fsm/CLK
    SLICE_X2Y19          FDPE                                         r  u_fsm/counter_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDPE (Prop_fdpe_C_Q)         0.518     6.418 r  u_fsm/counter_B_reg[2]/Q
                         net (fo=7, routed)           1.849     8.266    SEG_B_OBUF[2]
    V8                   OBUF (Prop_obuf_I_O)         3.622    11.888 r  SEG_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.888    SEG_B[2]
    V8                                                                r  SEG_B[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fsm/counter_A_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.355ns (74.810%)  route 0.456ns (25.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.616     1.702    u_fsm/CLK
    SLICE_X3Y20          FDPE                                         r  u_fsm/counter_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDPE (Prop_fdpe_C_Q)         0.141     1.843 r  u_fsm/counter_A_reg[0]/Q
                         net (fo=8, routed)           0.456     2.299    SEG_A_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         1.214     3.513 r  SEG_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.513    SEG_A[0]
    U5                                                                r  SEG_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/counter_B_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.438ns (78.935%)  route 0.384ns (21.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.617     1.703    u_fsm/CLK
    SLICE_X2Y19          FDCE                                         r  u_fsm/counter_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.867 r  u_fsm/counter_B_reg[1]/Q
                         net (fo=10, routed)          0.384     2.251    SEG_B_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         1.274     3.525 r  SEG_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.525    SEG_B[1]
    U8                                                                r  SEG_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/counter_B_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.486ns (78.424%)  route 0.409ns (21.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.617     1.703    u_fsm/CLK
    SLICE_X2Y19          FDPE                                         r  u_fsm/counter_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDPE (Prop_fdpe_C_Q)         0.164     1.867 r  u_fsm/counter_B_reg[2]/Q
                         net (fo=7, routed)           0.409     2.276    SEG_B_OBUF[2]
    V8                   OBUF (Prop_obuf_I_O)         1.322     3.598 r  SEG_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.598    SEG_B[2]
    V8                                                                r  SEG_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/counter_A_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.385ns (71.479%)  route 0.553ns (28.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.615     1.701    u_fsm/CLK
    SLICE_X0Y21          FDCE                                         r  u_fsm/counter_A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.164     1.865 r  u_fsm/counter_A_reg[2]/Q
                         net (fo=7, routed)           0.553     2.418    SEG_A_OBUF[2]
    V6                   OBUF (Prop_obuf_I_O)         1.221     3.639 r  SEG_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.639    SEG_A[2]
    V6                                                                r  SEG_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/counter_B_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.424ns (70.683%)  route 0.591ns (29.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.617     1.703    u_fsm/CLK
    SLICE_X2Y19          FDCE                                         r  u_fsm/counter_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.867 r  u_fsm/counter_B_reg[3]/Q
                         net (fo=7, routed)           0.591     2.458    SEG_B_OBUF[3]
    V10                  OBUF (Prop_obuf_I_O)         1.260     3.718 r  SEG_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.718    SEG_B[3]
    V10                                                               r  SEG_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/counter_A_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.492ns (73.959%)  route 0.525ns (26.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.616     1.702    u_fsm/CLK
    SLICE_X0Y20          FDCE                                         r  u_fsm/counter_A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.164     1.866 r  u_fsm/counter_A_reg[3]/Q
                         net (fo=7, routed)           0.525     2.391    SEG_A_OBUF[3]
    U7                   OBUF (Prop_obuf_I_O)         1.328     3.720 r  SEG_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.720    SEG_A[3]
    U7                                                                r  SEG_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/counter_A_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.030ns  (logic 1.404ns (69.188%)  route 0.625ns (30.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.616     1.702    u_fsm/CLK
    SLICE_X0Y20          FDPE                                         r  u_fsm/counter_A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDPE (Prop_fdpe_C_Q)         0.164     1.866 r  u_fsm/counter_A_reg[1]/Q
                         net (fo=7, routed)           0.625     2.491    SEG_A_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.240     3.732 r  SEG_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.732    SEG_A[1]
    V5                                                                r  SEG_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/counter_B_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.485ns (72.714%)  route 0.557ns (27.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.617     1.703    u_fsm/CLK
    SLICE_X2Y19          FDPE                                         r  u_fsm/counter_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDPE (Prop_fdpe_C_Q)         0.164     1.867 r  u_fsm/counter_B_reg[0]/Q
                         net (fo=10, routed)          0.557     2.424    SEG_B_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.321     3.745 r  SEG_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.745    SEG_B[0]
    V7                                                                r  SEG_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.826ns  (logic 1.482ns (30.701%)  route 3.344ns (69.299%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.617     1.703    u_fsm/CLK
    SLICE_X3Y19          FDCE                                         r  u_fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.844 f  u_fsm/state_reg[1]/Q
                         net (fo=19, routed)          0.560     2.404    u_fsm/B_RGB_OBUF[0]
    SLICE_X4Y22          LUT1 (Prop_lut1_I0_O)        0.045     2.449 r  u_fsm/A_RGB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.784     5.233    A_RGB_OBUF[1]
    L14                  OBUF (Prop_obuf_I_O)         1.296     6.529 r  A_RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.529    A_RGB[1]
    L14                                                               r  A_RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.837ns  (logic 1.355ns (28.012%)  route 3.482ns (71.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.617     1.703    u_fsm/CLK
    SLICE_X3Y19          FDCE                                         r  u_fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.844 r  u_fsm/state_reg[1]/Q
                         net (fo=19, routed)          3.482     5.326    B_RGB_OBUF[1]
    G17                  OBUF (Prop_obuf_I_O)         1.214     6.540 r  B_RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.540    B_RGB[1]
    G17                                                               r  B_RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            u_fsm/counter_A_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.595ns  (logic 2.020ns (19.069%)  route 8.574ns (80.931%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          7.270     8.812    u_clkdiv/SW_IBUF[0]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.152     8.964 r  u_clkdiv/counter_A[3]_i_7/O
                         net (fo=4, routed)           1.305    10.269    u_fsm/counter_A_reg[2]_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.326    10.595 r  u_fsm/counter_A[1]_i_1/O
                         net (fo=1, routed)           0.000    10.595    u_fsm/counter_A[1]_i_1_n_0
    SLICE_X0Y20          FDPE                                         r  u_fsm/counter_A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.648     5.413    u_fsm/CLK
    SLICE_X0Y20          FDPE                                         r  u_fsm/counter_A_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            u_fsm/counter_A_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.585ns  (logic 2.020ns (19.087%)  route 8.564ns (80.913%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          7.270     8.812    u_clkdiv/SW_IBUF[0]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.152     8.964 r  u_clkdiv/counter_A[3]_i_7/O
                         net (fo=4, routed)           1.295    10.259    u_fsm/counter_A_reg[2]_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I5_O)        0.326    10.585 r  u_fsm/counter_A[3]_i_2/O
                         net (fo=1, routed)           0.000    10.585    u_fsm/counter_A[3]_i_2_n_0
    SLICE_X0Y20          FDCE                                         r  u_fsm/counter_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.648     5.413    u_fsm/CLK
    SLICE_X0Y20          FDCE                                         r  u_fsm/counter_A_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            u_fsm/counter_A_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.315ns  (logic 2.020ns (19.586%)  route 8.294ns (80.414%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          7.270     8.812    u_clkdiv/SW_IBUF[0]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.152     8.964 r  u_clkdiv/counter_A[3]_i_7/O
                         net (fo=4, routed)           1.025     9.989    u_fsm/counter_A_reg[2]_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.326    10.315 r  u_fsm/counter_A[0]_i_1/O
                         net (fo=1, routed)           0.000    10.315    u_fsm/counter_A[0]_i_1_n_0
    SLICE_X3Y20          FDPE                                         r  u_fsm/counter_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.648     5.413    u_fsm/CLK
    SLICE_X3Y20          FDPE                                         r  u_fsm/counter_A_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            u_fsm/counter_A_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.112ns  (logic 2.020ns (19.978%)  route 8.092ns (80.022%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  SW_IBUF[0]_inst/O
                         net (fo=12, routed)          7.270     8.812    u_clkdiv/SW_IBUF[0]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.152     8.964 r  u_clkdiv/counter_A[3]_i_7/O
                         net (fo=4, routed)           0.823     9.786    u_fsm/counter_A_reg[2]_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I4_O)        0.326    10.112 r  u_fsm/counter_A[2]_i_1/O
                         net (fo=1, routed)           0.000    10.112    u_fsm/counter_A[2]_i_1_n_0
    SLICE_X0Y21          FDCE                                         r  u_fsm/counter_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.647     5.412    u_fsm/CLK
    SLICE_X0Y21          FDCE                                         r  u_fsm/counter_A_reg[2]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            u_fsm/green_time_temp_B_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.098ns  (logic 1.756ns (17.386%)  route 8.342ns (82.614%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  BTN_IBUF[3]_inst/O
                         net (fo=5, routed)           7.176     8.684    u_fsm/BTN_IBUF[3]
    SLICE_X3Y21          LUT5 (Prop_lut5_I0_O)        0.124     8.808 f  u_fsm/green_time_temp_B[3]_i_4/O
                         net (fo=1, routed)           0.667     9.475    u_fsm/green_time_temp_B[3]_i_4_n_0
    SLICE_X3Y21          LUT3 (Prop_lut3_I2_O)        0.124     9.599 r  u_fsm/green_time_temp_B[3]_i_1/O
                         net (fo=4, routed)           0.499    10.098    u_fsm/green_time_temp_B
    SLICE_X4Y20          FDPE                                         r  u_fsm/green_time_temp_B_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.647     5.412    u_fsm/CLK
    SLICE_X4Y20          FDPE                                         r  u_fsm/green_time_temp_B_reg[0]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            u_fsm/green_time_temp_B_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.098ns  (logic 1.756ns (17.386%)  route 8.342ns (82.614%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  BTN_IBUF[3]_inst/O
                         net (fo=5, routed)           7.176     8.684    u_fsm/BTN_IBUF[3]
    SLICE_X3Y21          LUT5 (Prop_lut5_I0_O)        0.124     8.808 f  u_fsm/green_time_temp_B[3]_i_4/O
                         net (fo=1, routed)           0.667     9.475    u_fsm/green_time_temp_B[3]_i_4_n_0
    SLICE_X3Y21          LUT3 (Prop_lut3_I2_O)        0.124     9.599 r  u_fsm/green_time_temp_B[3]_i_1/O
                         net (fo=4, routed)           0.499    10.098    u_fsm/green_time_temp_B
    SLICE_X4Y22          FDCE                                         r  u_fsm/green_time_temp_B_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.644     5.409    u_fsm/CLK
    SLICE_X4Y22          FDCE                                         r  u_fsm/green_time_temp_B_reg[2]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            u_fsm/green_time_temp_A_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.010ns  (logic 1.711ns (17.097%)  route 8.299ns (82.903%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  BTN_IBUF[0]_inst/O
                         net (fo=2, routed)           6.921     8.385    u_fsm/BTN_IBUF[0]
    SLICE_X4Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.509 f  u_fsm/green_time_temp_A[3]_i_4/O
                         net (fo=1, routed)           1.022     9.530    u_fsm/green_time_temp_A[3]_i_4_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     9.654 r  u_fsm/green_time_temp_A[3]_i_1/O
                         net (fo=4, routed)           0.356    10.010    u_fsm/green_time_temp_A
    SLICE_X2Y22          FDCE                                         r  u_fsm/green_time_temp_A_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.645     5.410    u_fsm/CLK
    SLICE_X2Y22          FDCE                                         r  u_fsm/green_time_temp_A_reg[2]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            u_fsm/green_time_temp_A_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.000ns  (logic 1.711ns (17.114%)  route 8.288ns (82.886%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  BTN_IBUF[0]_inst/O
                         net (fo=2, routed)           6.921     8.385    u_fsm/BTN_IBUF[0]
    SLICE_X4Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.509 f  u_fsm/green_time_temp_A[3]_i_4/O
                         net (fo=1, routed)           1.022     9.530    u_fsm/green_time_temp_A[3]_i_4_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     9.654 r  u_fsm/green_time_temp_A[3]_i_1/O
                         net (fo=4, routed)           0.345    10.000    u_fsm/green_time_temp_A
    SLICE_X1Y20          FDPE                                         r  u_fsm/green_time_temp_A_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.648     5.413    u_fsm/CLK
    SLICE_X1Y20          FDPE                                         r  u_fsm/green_time_temp_A_reg[0]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            u_fsm/green_time_temp_A_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.000ns  (logic 1.711ns (17.114%)  route 8.288ns (82.886%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  BTN_IBUF[0]_inst/O
                         net (fo=2, routed)           6.921     8.385    u_fsm/BTN_IBUF[0]
    SLICE_X4Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.509 f  u_fsm/green_time_temp_A[3]_i_4/O
                         net (fo=1, routed)           1.022     9.530    u_fsm/green_time_temp_A[3]_i_4_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     9.654 r  u_fsm/green_time_temp_A[3]_i_1/O
                         net (fo=4, routed)           0.345    10.000    u_fsm/green_time_temp_A
    SLICE_X1Y20          FDPE                                         r  u_fsm/green_time_temp_A_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.648     5.413    u_fsm/CLK
    SLICE_X1Y20          FDPE                                         r  u_fsm/green_time_temp_A_reg[1]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            u_fsm/green_time_temp_B_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.990ns  (logic 1.756ns (17.574%)  route 8.234ns (82.426%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  BTN_IBUF[3]_inst/O
                         net (fo=5, routed)           7.176     8.684    u_fsm/BTN_IBUF[3]
    SLICE_X3Y21          LUT5 (Prop_lut5_I0_O)        0.124     8.808 f  u_fsm/green_time_temp_B[3]_i_4/O
                         net (fo=1, routed)           0.667     9.475    u_fsm/green_time_temp_B[3]_i_4_n_0
    SLICE_X3Y21          LUT3 (Prop_lut3_I2_O)        0.124     9.599 r  u_fsm/green_time_temp_B[3]_i_1/O
                         net (fo=4, routed)           0.391     9.990    u_fsm/green_time_temp_B
    SLICE_X2Y21          FDPE                                         r  u_fsm/green_time_temp_B_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.647     5.412    u_fsm/CLK
    SLICE_X2Y21          FDPE                                         r  u_fsm/green_time_temp_B_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            u_fsm/inc_B_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.777ns  (logic 0.281ns (10.103%)  route 2.497ns (89.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  BTN_IBUF[2]_inst/O
                         net (fo=2, routed)           2.497     2.777    u_fsm/BTN_IBUF[2]
    SLICE_X3Y21          FDCE                                         r  u_fsm/inc_B_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.883     2.225    u_fsm/CLK
    SLICE_X3Y21          FDCE                                         r  u_fsm/inc_B_prev_reg/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            u_fsm/green_time_temp_B_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.153ns  (logic 0.320ns (10.153%)  route 2.833ns (89.847%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  BTN_IBUF[3]_inst/O
                         net (fo=5, routed)           2.833     3.108    u_fsm/BTN_IBUF[3]
    SLICE_X4Y22          LUT6 (Prop_lut6_I1_O)        0.045     3.153 r  u_fsm/green_time_temp_B[2]_i_1/O
                         net (fo=1, routed)           0.000     3.153    u_fsm/green_time_temp_B[2]_i_1_n_0
    SLICE_X4Y22          FDCE                                         r  u_fsm/green_time_temp_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.881     2.223    u_fsm/CLK
    SLICE_X4Y22          FDCE                                         r  u_fsm/green_time_temp_B_reg[2]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            u_clkdiv/count_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.186ns  (logic 0.300ns (9.413%)  route 2.886ns (90.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  SW_IBUF[1]_inst/O
                         net (fo=58, routed)          2.886     3.186    u_clkdiv/SW_IBUF[1]
    SLICE_X6Y22          FDCE                                         f  u_clkdiv/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.881     2.223    u_clkdiv/CLK
    SLICE_X6Y22          FDCE                                         r  u_clkdiv/count_reg[21]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            u_clkdiv/count_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.186ns  (logic 0.300ns (9.413%)  route 2.886ns (90.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  SW_IBUF[1]_inst/O
                         net (fo=58, routed)          2.886     3.186    u_clkdiv/SW_IBUF[1]
    SLICE_X6Y22          FDCE                                         f  u_clkdiv/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.881     2.223    u_clkdiv/CLK
    SLICE_X6Y22          FDCE                                         r  u_clkdiv/count_reg[22]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            u_clkdiv/count_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.186ns  (logic 0.300ns (9.413%)  route 2.886ns (90.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  SW_IBUF[1]_inst/O
                         net (fo=58, routed)          2.886     3.186    u_clkdiv/SW_IBUF[1]
    SLICE_X6Y22          FDCE                                         f  u_clkdiv/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.881     2.223    u_clkdiv/CLK
    SLICE_X6Y22          FDCE                                         r  u_clkdiv/count_reg[23]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            u_clkdiv/count_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.186ns  (logic 0.300ns (9.413%)  route 2.886ns (90.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  SW_IBUF[1]_inst/O
                         net (fo=58, routed)          2.886     3.186    u_clkdiv/SW_IBUF[1]
    SLICE_X6Y22          FDCE                                         f  u_clkdiv/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.881     2.223    u_clkdiv/CLK
    SLICE_X6Y22          FDCE                                         r  u_clkdiv/count_reg[24]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            u_clkdiv/count_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.186ns  (logic 0.300ns (9.413%)  route 2.886ns (90.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  SW_IBUF[1]_inst/O
                         net (fo=58, routed)          2.886     3.186    u_clkdiv/SW_IBUF[1]
    SLICE_X6Y22          FDCE                                         f  u_clkdiv/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.881     2.223    u_clkdiv/CLK
    SLICE_X6Y22          FDCE                                         r  u_clkdiv/count_reg[25]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            u_clkdiv/count_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.186ns  (logic 0.300ns (9.413%)  route 2.886ns (90.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  SW_IBUF[1]_inst/O
                         net (fo=58, routed)          2.886     3.186    u_clkdiv/SW_IBUF[1]
    SLICE_X6Y22          FDCE                                         f  u_clkdiv/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.881     2.223    u_clkdiv/CLK
    SLICE_X6Y22          FDCE                                         r  u_clkdiv/count_reg[26]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            u_fsm/green_time_A_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.187ns  (logic 0.300ns (9.412%)  route 2.887ns (90.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  SW_IBUF[1]_inst/O
                         net (fo=58, routed)          2.887     3.187    u_fsm/SW_IBUF[1]
    SLICE_X5Y22          FDPE                                         f  u_fsm/green_time_A_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.881     2.223    u_fsm/CLK
    SLICE_X5Y22          FDPE                                         r  u_fsm/green_time_A_reg[0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            u_fsm/green_time_A_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.187ns  (logic 0.300ns (9.412%)  route 2.887ns (90.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  SW_IBUF[1]_inst/O
                         net (fo=58, routed)          2.887     3.187    u_fsm/SW_IBUF[1]
    SLICE_X5Y22          FDCE                                         f  u_fsm/green_time_A_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.881     2.223    u_fsm/CLK
    SLICE_X5Y22          FDCE                                         r  u_fsm/green_time_A_reg[2]/C





