

================================================================
== Synthesis Summary Report of 'transformer'
================================================================
+ General Information: 
    * Date:           Fri Sep  1 23:43:44 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        transformer_slow
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+------------+-----+
    |                         Modules                         |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |        |        |           |            |     |
    |                         & Loops                         |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP  |     FF    |     LUT    | URAM|
    +---------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+------------+-----+
    |+ transformer                                            |  Timing|  -0.91|    34745|  3.474e+05|         -|    34746|     -|        no|  7 (2%)|  5 (2%)|  2957 (2%)|  5355 (10%)|    -|
    | + transformer_Pipeline_1                                |       -|   3.61|       18|    180.000|         -|       18|     -|        no|       -|       -|    7 (~0%)|    50 (~0%)|    -|
    |  o Loop 1                                               |       -|   7.30|       16|    160.000|         1|        1|    16|       yes|       -|       -|          -|           -|    -|
    | + transformer_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2  |       -|   0.00|       19|    190.000|         -|       19|     -|        no|       -|       -|   49 (~0%)|   142 (~0%)|    -|
    |  o VITIS_LOOP_29_1_VITIS_LOOP_30_2                      |       -|   7.30|       17|    170.000|         3|        1|    16|       yes|       -|       -|          -|           -|    -|
    | + transformer_for_sample                                |  Timing|  -0.91|    34691|  3.469e+05|         -|    34691|     -|        no|  7 (2%)|  5 (2%)|  1796 (1%)|   3293 (6%)|    -|
    |  + transformer_for_sample_Pipeline_1                    |       -|   2.56|       66|    660.000|         -|       66|     -|        no|       -|       -|    9 (~0%)|    52 (~0%)|    -|
    |   o Loop 1                                              |       -|   7.30|       64|    640.000|         1|        1|    64|       yes|       -|       -|          -|           -|    -|
    |  + transformer_for_sample_Pipeline_3                    |       -|   2.56|       66|    660.000|         -|       66|     -|        no|       -|       -|    9 (~0%)|    52 (~0%)|    -|
    |   o Loop 1                                              |       -|   7.30|       64|    640.000|         1|        1|    64|       yes|       -|       -|          -|           -|    -|
    |  + transformer_for_sample_Pipeline_4                    |       -|   2.50|      130|  1.300e+03|         -|      130|     -|        no|       -|       -|   10 (~0%)|    53 (~0%)|    -|
    |   o Loop 1                                              |       -|   7.30|      128|  1.280e+03|         1|        1|   128|       yes|       -|       -|          -|           -|    -|
    |  + transformer_for_sample_Pipeline_5                    |       -|   2.56|       66|    660.000|         -|       66|     -|        no|       -|       -|    9 (~0%)|    52 (~0%)|    -|
    |   o Loop 1                                              |       -|   7.30|       64|    640.000|         1|        1|    64|       yes|       -|       -|          -|           -|    -|
    |  + transformer_for_sample_Pipeline_6                    |       -|   3.68|       10|    100.000|         -|       10|     -|        no|       -|       -|    6 (~0%)|    49 (~0%)|    -|
    |   o Loop 1                                              |       -|   7.30|        8|     80.000|         1|        1|     8|       yes|       -|       -|          -|           -|    -|
    |  o loop_i                                               |       -|   7.30|     1552|  1.552e+04|       194|        -|     8|        no|       -|       -|          -|           -|    -|
    |   o loop_j                                              |       -|   7.30|      192|  1.920e+03|        24|        -|     8|        no|       -|       -|          -|           -|    -|
    |    o loop_k                                             |       -|   7.30|       22|    220.000|        11|        -|     2|        no|       -|       -|          -|           -|    -|
    |  o VITIS_LOOP_78_1                                      |       -|   7.30|      528|  5.280e+03|        66|        -|     8|        no|       -|       -|          -|           -|    -|
    |   o VITIS_LOOP_70_1                                     |       -|   7.30|       64|    640.000|         8|        -|     8|        no|       -|       -|          -|           -|    -|
    |  o loop_i                                               |       -|   7.30|     5776|  5.776e+04|       722|        -|     8|        no|       -|       -|          -|           -|    -|
    |   o loop_j                                              |       -|   7.30|      720|  7.200e+03|        90|        -|     8|        no|       -|       -|          -|           -|    -|
    |    o loop_k                                             |       -|   7.30|       88|    880.000|        11|        -|     8|        no|       -|       -|          -|           -|    -|
    |  o VITIS_LOOP_78_1                                      |       -|   7.30|      528|  5.280e+03|        66|        -|     8|        no|       -|       -|          -|           -|    -|
    |   o VITIS_LOOP_70_1                                     |       -|   7.30|       64|    640.000|         8|        -|     8|        no|       -|       -|          -|           -|    -|
    |  o loop_i                                               |       -|   7.30|    11536|  1.154e+05|      1442|        -|     8|        no|       -|       -|          -|           -|    -|
    |   o loop_j                                              |       -|   7.30|     1440|  1.440e+04|        90|        -|    16|        no|       -|       -|          -|           -|    -|
    |    o loop_k                                             |       -|   7.30|       88|    880.000|        11|        -|     8|        no|       -|       -|          -|           -|    -|
    |  o VITIS_LOOP_78_1                                      |       -|   7.30|     1040|  1.040e+04|       130|        -|     8|        no|       -|       -|          -|           -|    -|
    |   o VITIS_LOOP_70_1                                     |       -|   7.30|      128|  1.280e+03|         8|        -|    16|        no|       -|       -|          -|           -|    -|
    |  o relu_inplace_loop_i                                  |       -|   7.30|      656|  6.560e+03|        82|        -|     8|        no|       -|       -|          -|           -|    -|
    |   o relu_inplace_loop_j                                 |       -|   7.30|       80|    800.000|         5|        -|    16|        no|       -|       -|          -|           -|    -|
    |  o loop_i                                               |       -|   7.30|    11408|  1.141e+05|      1426|        -|     8|        no|       -|       -|          -|           -|    -|
    |   o loop_j                                              |       -|   7.30|     1424|  1.424e+04|       178|        -|     8|        no|       -|       -|          -|           -|    -|
    |    o loop_k                                             |       -|   7.30|      176|  1.760e+03|        11|        -|    16|        no|       -|       -|          -|           -|    -|
    |  o VITIS_LOOP_78_1                                      |       -|   7.30|      528|  5.280e+03|        66|        -|     8|        no|       -|       -|          -|           -|    -|
    |   o VITIS_LOOP_70_1                                     |       -|   7.30|       64|    640.000|         8|        -|     8|        no|       -|       -|          -|           -|    -|
    |  o loop_i                                               |       -|   7.30|      720|  7.200e+03|        90|        -|     8|        no|       -|       -|          -|           -|    -|
    |   o loop_k                                              |       -|   7.30|       88|    880.000|        11|        -|     8|        no|       -|       -|          -|           -|    -|
    |  o VITIS_LOOP_78_1                                      |       -|   7.30|       64|    640.000|         8|        -|     8|        no|       -|       -|          -|           -|    -|
    +---------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface       | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|                 | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_axi_ports | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register      | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL          | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER          | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER        | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR        | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_array_1 | 0x10   | 32    | W      | Data signal of input_array       |                                                                      |
| s_axi_control | input_array_2 | 0x14   | 32    | W      | Data signal of input_array       |                                                                      |
| s_axi_control | val_r_1       | 0x1c   | 32    | W      | Data signal of val_r             |                                                                      |
| s_axi_control | val_r_2       | 0x20   | 32    | W      | Data signal of val_r             |                                                                      |
+---------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| input_array | inout     | float*   |
| val         | inout     | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+-----------------+-----------+----------+-----------------------------------------+
| Argument    | HW Interface    | HW Type   | HW Usage | HW Info                                 |
+-------------+-----------------+-----------+----------+-----------------------------------------+
| input_array | m_axi_axi_ports | interface |          |                                         |
| input_array | s_axi_control   | register  | offset   | name=input_array_1 offset=0x10 range=32 |
| input_array | s_axi_control   | register  | offset   | name=input_array_2 offset=0x14 range=32 |
| val         | m_axi_axi_ports | interface |          |                                         |
| val         | s_axi_control   | interface | offset   |                                         |
+-------------+-----------------+-----------+----------+-----------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+-----------------+-----------------+-----------+--------+-------+--------------------------------------------------------------------------+
| HW Interface    | Loop            | Direction | Length | Width | Location                                                                 |
+-----------------+-----------------+-----------+--------+-------+--------------------------------------------------------------------------+
| m_axi_axi_ports | VITIS_LOOP_29_1 | read      | 16     | 32    | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.cpp:29:20 |
+-----------------+-----------------+-----------+--------+-------+--------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+-----------------+-------------+-----------------+---------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
| HW Interface    | Variable    | Loop            | Problem                                                                                                 | Resolution | Location                                                                 |
+-----------------+-------------+-----------------+---------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
| m_axi_axi_ports | input_array | VITIS_LOOP_30_2 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.cpp:30:22 |
+-----------------+-------------+-----------------+---------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                                    | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+---------------------------------------------------------+-----+--------+------------+------+---------+---------+
| + transformer                                           | 5   |        |            |      |         |         |
|  + transformer_Pipeline_1                               | 0   |        |            |      |         |         |
|    empty_66_fu_58_p2                                    | -   |        | empty_66   | add  | fabric  | 0       |
|  + transformer_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2 | 0   |        |            |      |         |         |
|    add_ln29_1_fu_126_p2                                 | -   |        | add_ln29_1 | add  | fabric  | 0       |
|    add_ln29_fu_149_p2                                   | -   |        | add_ln29   | add  | fabric  | 0       |
|    add_ln31_fu_187_p2                                   | -   |        | add_ln31   | add  | fabric  | 0       |
|    add_ln30_fu_202_p2                                   | -   |        | add_ln30   | add  | fabric  | 0       |
|  + transformer_for_sample                               | 5   |        |            |      |         |         |
|    add_ln50_fu_759_p2                                   | -   |        | add_ln50   | add  | fabric  | 0       |
|    add_ln61_fu_774_p2                                   | -   |        | add_ln61   | add  | fabric  | 0       |
|    add_ln53_fu_790_p2                                   | -   |        | add_ln53   | add  | fabric  | 0       |
|    add_ln59_fu_816_p2                                   | -   |        | add_ln59   | add  | fabric  | 0       |
|    add_ln59_1_fu_827_p2                                 | -   |        | add_ln59_1 | add  | fabric  | 0       |
|    add_ln57_fu_843_p2                                   | -   |        | add_ln57   | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U11                    | 3   |        | mul_i      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U10                   | 2   |        | sum_1      | fadd | fulldsp | 4       |
|    add_ln78_fu_870_p2                                   | -   |        | add_ln78   | add  | fabric  | 0       |
|    add_ln72_fu_890_p2                                   | -   |        | add_ln72   | add  | fabric  | 0       |
|    add_ln70_fu_906_p2                                   | -   |        | add_ln70   | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U10                   | 2   |        | add_i_i    | fadd | fulldsp | 4       |
|    add_ln50_1_fu_937_p2                                 | -   |        | add_ln50_1 | add  | fabric  | 0       |
|    add_ln61_1_fu_952_p2                                 | -   |        | add_ln61_1 | add  | fabric  | 0       |
|    add_ln53_1_fu_968_p2                                 | -   |        | add_ln53_1 | add  | fabric  | 0       |
|    add_ln59_2_fu_990_p2                                 | -   |        | add_ln59_2 | add  | fabric  | 0       |
|    add_ln57_1_fu_1006_p2                                | -   |        | add_ln57_1 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U11                    | 3   |        | mul_i1     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U10                   | 2   |        | sum_3      | fadd | fulldsp | 4       |
|    add_ln78_1_fu_1033_p2                                | -   |        | add_ln78_1 | add  | fabric  | 0       |
|    add_ln72_1_fu_1053_p2                                | -   |        | add_ln72_1 | add  | fabric  | 0       |
|    add_ln70_1_fu_1069_p2                                | -   |        | add_ln70_1 | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U10                   | 2   |        | add_i_i1   | fadd | fulldsp | 4       |
|    add_ln50_2_fu_1108_p2                                | -   |        | add_ln50_2 | add  | fabric  | 0       |
|    add_ln61_2_fu_1123_p2                                | -   |        | add_ln61_2 | add  | fabric  | 0       |
|    add_ln53_2_fu_1139_p2                                | -   |        | add_ln53_2 | add  | fabric  | 0       |
|    add_ln59_3_fu_1165_p2                                | -   |        | add_ln59_3 | add  | fabric  | 0       |
|    add_ln59_4_fu_1175_p2                                | -   |        | add_ln59_4 | add  | fabric  | 0       |
|    add_ln57_2_fu_1191_p2                                | -   |        | add_ln57_2 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U11                    | 3   |        | mul_i2     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U10                   | 2   |        | sum_5      | fadd | fulldsp | 4       |
|    add_ln78_2_fu_1218_p2                                | -   |        | add_ln78_2 | add  | fabric  | 0       |
|    add_ln72_2_fu_1238_p2                                | -   |        | add_ln72_2 | add  | fabric  | 0       |
|    add_ln70_2_fu_1254_p2                                | -   |        | add_ln70_2 | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U10                   | 2   |        | add_i_i2   | fadd | fulldsp | 4       |
|    add_ln236_fu_1285_p2                                 | -   |        | add_ln236  | add  | fabric  | 0       |
|    add_ln241_fu_1300_p2                                 | -   |        | add_ln241  | add  | fabric  | 0       |
|    add_ln239_fu_1316_p2                                 | -   |        | add_ln239  | add  | fabric  | 0       |
|    add_ln50_3_fu_1395_p2                                | -   |        | add_ln50_3 | add  | fabric  | 0       |
|    add_ln61_3_fu_1414_p2                                | -   |        | add_ln61_3 | add  | fabric  | 0       |
|    add_ln53_3_fu_1430_p2                                | -   |        | add_ln53_3 | add  | fabric  | 0       |
|    add_ln59_5_fu_1456_p2                                | -   |        | add_ln59_5 | add  | fabric  | 0       |
|    add_ln59_6_fu_1466_p2                                | -   |        | add_ln59_6 | add  | fabric  | 0       |
|    add_ln57_3_fu_1482_p2                                | -   |        | add_ln57_3 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U11                    | 3   |        | mul_i3     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U10                   | 2   |        | sum_7      | fadd | fulldsp | 4       |
|    add_ln78_3_fu_1509_p2                                | -   |        | add_ln78_3 | add  | fabric  | 0       |
|    add_ln72_3_fu_1529_p2                                | -   |        | add_ln72_3 | add  | fabric  | 0       |
|    add_ln70_3_fu_1545_p2                                | -   |        | add_ln70_3 | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U10                   | 2   |        | add_i_i3   | fadd | fulldsp | 4       |
|    add_ln50_4_fu_1580_p2                                | -   |        | add_ln50_4 | add  | fabric  | 0       |
|    add_ln59_7_fu_1600_p2                                | -   |        | add_ln59_7 | add  | fabric  | 0       |
|    add_ln57_4_fu_1616_p2                                | -   |        | add_ln57_4 | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U11                    | 3   |        | mul_i4     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U10                   | 2   |        | sum_9      | fadd | fulldsp | 4       |
|    add_ln78_4_fu_1640_p2                                | -   |        | add_ln78_4 | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U10                   | 2   |        | add_i_i4   | fadd | fulldsp | 4       |
|   + transformer_for_sample_Pipeline_1                   | 0   |        |            |      |         |         |
|     empty_39_fu_58_p2                                   | -   |        | empty_39   | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_3                   | 0   |        |            |      |         |         |
|     empty_34_fu_58_p2                                   | -   |        | empty_34   | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_4                   | 0   |        |            |      |         |         |
|     empty_31_fu_58_p2                                   | -   |        | empty_31   | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_5                   | 0   |        |            |      |         |         |
|     empty_28_fu_58_p2                                   | -   |        | empty_28   | add  | fabric  | 0       |
|   + transformer_for_sample_Pipeline_6                   | 0   |        |            |      |         |         |
|     empty_26_fu_59_p2                                   | -   |        | empty_26   | add  | fabric  | 0       |
+---------------------------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------------------------------------------+------+------+--------+------------------------------------------------------+---------+------+---------+
| Name                                                      | BRAM | URAM | Pragma | Variable                                             | Storage | Impl | Latency |
+-----------------------------------------------------------+------+------+--------+------------------------------------------------------+---------+------+---------+
| + transformer                                             | 7    | 0    |        |                                                      |         |      |         |
|   xx_U                                                    | -    | -    |        | xx                                                   | ram_1p  | auto | 1       |
|  + transformer_for_sample                                 | 7    | 0    |        |                                                      |         |      |         |
|    front_linear_output_U                                  | 1    | -    |        | front_linear_output                                  | ram_1p  | auto | 1       |
|    o_proj_U                                               | 1    | -    |        | o_proj                                               | ram_1p  | auto | 1       |
|    first_linear_net_output_U                              | 1    | -    |        | first_linear_net_output                              | ram_1p  | auto | 1       |
|    second_linear_net_output_U                             | 1    | -    |        | second_linear_net_output                             | ram_1p  | auto | 1       |
|    final_layer_output_0_U                                 | -    | -    |        | final_layer_output_0                                 | ram_1p  | auto | 1       |
|    FRONT_LINEAR_WEIGHT_U                                  | -    | -    |        | FRONT_LINEAR_WEIGHT                                  | rom_1p  | auto | 1       |
|    FRONT_LINEAR_BIAS_U                                    | -    | -    |        | FRONT_LINEAR_BIAS                                    | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT_U | 1    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_WEIGHT | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_BIAS_U   | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_SELF_ATTN_O_PROJ_BIAS   | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT_U     | 1    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_WEIGHT     | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_BIAS_U       | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_0_BIAS       | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT_U     | 1    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_WEIGHT     | rom_1p  | auto | 1       |
|    TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_BIAS_U       | -    | -    |        | TRANSFORMER_ENCODER_LAYERS_0_LINEAR_NET_3_BIAS       | rom_1p  | auto | 1       |
|    FINAL_LINEAR_WEIGHT_0_U                                | -    | -    |        | FINAL_LINEAR_WEIGHT_0                                | rom_1p  | auto | 1       |
+-----------------------------------------------------------+------+------+--------+------------------------------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
| Type      | Options                                                               | Location                                                                                    |
+-----------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
| interface | m_axi port = input_array depth = 16 offset = slave bundle = axi_ports | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.cpp:22 in transformer        |
| interface | m_axi port = val depth = 1 offset = slave bundle = axi_ports          | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.cpp:24 in transformer        |
| interface | s_axilite port = return                                               | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.cpp:26 in transformer        |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:51 in kernel_mmult         |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:54 in kernel_mmult         |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:58 in kernel_mmult         |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:71 in add_bias_to_row      |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:79 in kernel_bias_add      |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:90 in softmax              |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:98 in softmax              |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:108 in softmax             |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:123 in softmax             |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:140 in multihead_attention |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:142 in multihead_attention |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:144 in multihead_attention |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:155 in multihead_attention |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:163 in multihead_attention |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:165 in multihead_attention |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:167 in multihead_attention |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:177 in multihead_attention |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:179 in multihead_attention |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:188 in multihead_attention |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:199 in split_head          |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:202 in split_head          |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:205 in split_head          |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:219 in concat_head         |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:222 in concat_head         |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:225 in concat_head         |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:237 in relu_inplace        |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:240 in relu_inplace        |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:254 in transpose_3d        |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:257 in transpose_3d        |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:260 in transpose_3d        |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:272 in transpose           |
| pipeline  | off                                                                   | ../icl_thesis/vitis_hls/transformer_optim_disabled/transformer.h:274 in transpose           |
+-----------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------+


