{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682288889916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682288889916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 23 17:28:09 2023 " "Processing started: Sun Apr 23 17:28:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682288889916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682288889916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ContadorenReversa -c ContadorenReversa " "Command: quartus_map --read_settings_files=on --write_settings_files=off ContadorenReversa -c ContadorenReversa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682288889916 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1682288890060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorenreversa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorenreversa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorenReversa-b " "Found design unit 1: ContadorenReversa-b" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682288890285 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorenReversa " "Found entity 1: ContadorenReversa" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682288890285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682288890285 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ContadorenReversa " "Elaborating entity \"ContadorenReversa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1682288890300 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carro_en_pq ContadorenReversa.vhd(25) " "VHDL Process Statement warning at ContadorenReversa.vhd(25): signal \"carro_en_pq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682288890301 "|ContadorenReversa"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carro_en_pq ContadorenReversa.vhd(48) " "VHDL Process Statement warning at ContadorenReversa.vhd(48): signal \"carro_en_pq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682288890301 "|ContadorenReversa"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarma_activa ContadorenReversa.vhd(49) " "VHDL Process Statement warning at ContadorenReversa.vhd(49): signal \"alarma_activa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682288890302 "|ContadorenReversa"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Felicitacion ContadorenReversa.vhd(46) " "VHDL Process Statement warning at ContadorenReversa.vhd(46): inferring latch(es) for signal or variable \"Felicitacion\", which holds its previous value in one or more paths through the process" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1682288890302 "|ContadorenReversa"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carro_en_pq ContadorenReversa.vhd(56) " "VHDL Process Statement warning at ContadorenReversa.vhd(56): signal \"carro_en_pq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682288890302 "|ContadorenReversa"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk ContadorenReversa.vhd(58) " "VHDL Process Statement warning at ContadorenReversa.vhd(58): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682288890302 "|ContadorenReversa"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SegDec ContadorenReversa.vhd(66) " "VHDL Process Statement warning at ContadorenReversa.vhd(66): signal \"SegDec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682288890302 "|ContadorenReversa"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SegUni ContadorenReversa.vhd(67) " "VHDL Process Statement warning at ContadorenReversa.vhd(67): signal \"SegUni\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682288890302 "|ContadorenReversa"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RTCsegDec ContadorenReversa.vhd(53) " "VHDL Process Statement warning at ContadorenReversa.vhd(53): inferring latch(es) for signal or variable \"RTCsegDec\", which holds its previous value in one or more paths through the process" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1682288890302 "|ContadorenReversa"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RTCsegUni ContadorenReversa.vhd(53) " "VHDL Process Statement warning at ContadorenReversa.vhd(53): inferring latch(es) for signal or variable \"RTCsegUni\", which holds its previous value in one or more paths through the process" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1682288890302 "|ContadorenReversa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegUni\[0\] ContadorenReversa.vhd(53) " "Inferred latch for \"RTCsegUni\[0\]\" at ContadorenReversa.vhd(53)" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682288890303 "|ContadorenReversa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegUni\[1\] ContadorenReversa.vhd(53) " "Inferred latch for \"RTCsegUni\[1\]\" at ContadorenReversa.vhd(53)" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682288890303 "|ContadorenReversa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegUni\[2\] ContadorenReversa.vhd(53) " "Inferred latch for \"RTCsegUni\[2\]\" at ContadorenReversa.vhd(53)" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682288890303 "|ContadorenReversa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegUni\[3\] ContadorenReversa.vhd(53) " "Inferred latch for \"RTCsegUni\[3\]\" at ContadorenReversa.vhd(53)" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682288890303 "|ContadorenReversa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegDec\[0\] ContadorenReversa.vhd(53) " "Inferred latch for \"RTCsegDec\[0\]\" at ContadorenReversa.vhd(53)" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682288890303 "|ContadorenReversa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegDec\[1\] ContadorenReversa.vhd(53) " "Inferred latch for \"RTCsegDec\[1\]\" at ContadorenReversa.vhd(53)" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682288890303 "|ContadorenReversa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTCsegDec\[2\] ContadorenReversa.vhd(53) " "Inferred latch for \"RTCsegDec\[2\]\" at ContadorenReversa.vhd(53)" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682288890303 "|ContadorenReversa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Felicitacion ContadorenReversa.vhd(46) " "Inferred latch for \"Felicitacion\" at ContadorenReversa.vhd(46)" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1682288890303 "|ContadorenReversa"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } } { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 58 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1682288890561 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1682288890561 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "contador\[5\] High " "Register contador\[5\] will power up to High" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1682288890573 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "contador\[1\] High " "Register contador\[1\] will power up to High" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1682288890573 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "contador\[0\] High " "Register contador\[0\] will power up to High" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1682288890573 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SegUni\[1\] High " "Register SegUni\[1\] will power up to High" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1682288890573 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SegUni\[2\] High " "Register SegUni\[2\] will power up to High" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1682288890573 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SegDec\[0\] High " "Register SegDec\[0\] will power up to High" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1682288890573 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SegDec\[1\] High " "Register SegDec\[1\] will power up to High" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1682288890573 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1682288890573 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1682288890647 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1682288890768 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682288890768 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1682288890787 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1682288890787 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1682288890787 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1682288890787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682288890797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 23 17:28:10 2023 " "Processing ended: Sun Apr 23 17:28:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682288890797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682288890797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682288890797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682288890797 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682288891962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682288891962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 23 17:28:11 2023 " "Processing started: Sun Apr 23 17:28:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682288891962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682288891962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ContadorenReversa -c ContadorenReversa " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ContadorenReversa -c ContadorenReversa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682288891962 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682288891994 ""}
{ "Info" "0" "" "Project  = ContadorenReversa" {  } {  } 0 0 "Project  = ContadorenReversa" 0 0 "Fitter" 0 0 1682288891995 ""}
{ "Info" "0" "" "Revision = ContadorenReversa" {  } {  } 0 0 "Revision = ContadorenReversa" 0 0 "Fitter" 0 0 1682288891995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1682288892038 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ContadorenReversa EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"ContadorenReversa\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682288892041 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682288892070 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682288892071 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682288892071 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682288892109 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1682288892115 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1682288892240 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1682288892240 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1682288892240 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1682288892240 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682288892241 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682288892241 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682288892241 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682288892241 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1682288892241 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1682288892241 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682288892242 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 16 " "No exact pin location assignment(s) for 16 pins of 16 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Felicitacion " "Pin Felicitacion not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { Felicitacion } } } { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 9 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Felicitacion } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682288892754 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RTCsegUni\[0\] " "Pin RTCsegUni\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { RTCsegUni[0] } } } { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RTCsegUni[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682288892754 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RTCsegUni\[1\] " "Pin RTCsegUni\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { RTCsegUni[1] } } } { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RTCsegUni[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682288892754 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RTCsegUni\[2\] " "Pin RTCsegUni\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { RTCsegUni[2] } } } { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RTCsegUni[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682288892754 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RTCsegUni\[3\] " "Pin RTCsegUni\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { RTCsegUni[3] } } } { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RTCsegUni[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682288892754 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RTCsegDec\[0\] " "Pin RTCsegDec\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { RTCsegDec[0] } } } { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RTCsegDec[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682288892754 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RTCsegDec\[1\] " "Pin RTCsegDec\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { RTCsegDec[1] } } } { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RTCsegDec[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682288892754 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RTCsegDec\[2\] " "Pin RTCsegDec\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { RTCsegDec[2] } } } { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RTCsegDec[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682288892754 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout\[0\] " "Pin cout\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { cout[0] } } } { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 26 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682288892754 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout\[1\] " "Pin cout\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { cout[1] } } } { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 26 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682288892754 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout\[2\] " "Pin cout\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { cout[2] } } } { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 26 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682288892754 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout\[3\] " "Pin cout\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { cout[3] } } } { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 26 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682288892754 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout\[4\] " "Pin cout\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { cout[4] } } } { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 26 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682288892754 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout\[5\] " "Pin cout\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { cout[5] } } } { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 26 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682288892754 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "carro_en_pq " "Pin carro_en_pq not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { carro_en_pq } } } { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 8 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { carro_en_pq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682288892754 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { clk } } } { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 7 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1682288892754 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1682288892754 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1682288892836 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ContadorenReversa.sdc " "Synopsys Design Constraints File file not found: 'ContadorenReversa.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1682288892837 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1682288892837 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1682288892838 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1682288892838 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1682288892839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1682288892849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador\[0\] " "Destination node contador\[0\]" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682288892849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador\[1\] " "Destination node contador\[1\]" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682288892849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador\[2\] " "Destination node contador\[2\]" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682288892849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador\[3\] " "Destination node contador\[3\]" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682288892849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador\[4\] " "Destination node contador\[4\]" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682288892849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador\[5\] " "Destination node contador\[5\]" {  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1682288892849 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1682288892849 ""}  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 7 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682288892849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RTCsegUni\[3\]~0  " "Automatically promoted node RTCsegUni\[3\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1682288892850 ""}  } { { "ContadorenReversa.vhd" "" { Text "D:/Documentos/DocumentosU/VHDL/Partesparcial2/ContadorenReversa.vhd" 53 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RTCsegUni[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682288892850 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682288892945 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682288892946 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682288892946 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682288892946 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682288892946 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682288892946 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682288892947 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682288892947 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682288892955 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1682288892956 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682288892956 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 2.5V 1 14 0 " "Number of I/O pins in group: 15 (unused VREF, 2.5V VCCIO, 1 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1682288892957 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1682288892957 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1682288892957 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682288892957 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682288892957 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682288892957 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682288892957 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682288892957 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682288892957 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682288892957 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1682288892957 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1682288892957 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1682288892957 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682288892968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682288893248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682288893295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682288893299 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682288893713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682288893713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682288893811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X31_Y20 X41_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29" {  } { { "loc" "" { Generic "D:/Documentos/DocumentosU/VHDL/Partesparcial2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29"} 31 20 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1682288894151 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682288894151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682288894606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1682288894607 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1682288894607 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1682288894612 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682288894636 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682288894802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682288894849 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682288894905 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682288895286 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/DocumentosU/VHDL/Partesparcial2/output_files/ContadorenReversa.fit.smsg " "Generated suppressed messages file D:/Documentos/DocumentosU/VHDL/Partesparcial2/output_files/ContadorenReversa.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682288895824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5497 " "Peak virtual memory: 5497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682288895940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 23 17:28:15 2023 " "Processing ended: Sun Apr 23 17:28:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682288895940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682288895940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682288895940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682288895940 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682288897016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682288897016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 23 17:28:16 2023 " "Processing started: Sun Apr 23 17:28:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682288897016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682288897016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ContadorenReversa -c ContadorenReversa " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ContadorenReversa -c ContadorenReversa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682288897016 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1682288897462 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682288897475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682288897617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 23 17:28:17 2023 " "Processing ended: Sun Apr 23 17:28:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682288897617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682288897617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682288897617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682288897617 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1682288898166 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682288898720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682288898720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 23 17:28:18 2023 " "Processing started: Sun Apr 23 17:28:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682288898720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682288898720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ContadorenReversa -c ContadorenReversa " "Command: quartus_sta ContadorenReversa -c ContadorenReversa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682288898720 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1682288898754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1682288898824 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1682288898825 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1682288898854 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1682288898854 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1682288898927 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ContadorenReversa.sdc " "Synopsys Design Constraints File file not found: 'ContadorenReversa.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1682288898951 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1682288898951 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1682288898952 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name carro_en_pq carro_en_pq " "create_clock -period 1.000 -name carro_en_pq carro_en_pq" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1682288898952 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1682288898952 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1682288899029 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899029 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1682288899029 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1682288899325 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1682288899335 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1682288899335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.969 " "Worst-case setup slack is -3.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.969             -96.047 clk  " "   -3.969             -96.047 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.439              -0.439 carro_en_pq  " "   -0.439              -0.439 carro_en_pq " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682288899336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.353 " "Worst-case hold slack is -0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.353              -1.798 carro_en_pq  " "   -0.353              -1.798 carro_en_pq " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009               0.000 clk  " "    0.009               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682288899338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.024 " "Worst-case recovery slack is -0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024              -0.120 clk  " "   -0.024              -0.120 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682288899339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.455 " "Worst-case removal slack is -0.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.455              -2.983 clk  " "   -0.455              -2.983 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682288899340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -48.000 clk  " "   -3.000             -48.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 carro_en_pq  " "   -3.000              -3.000 carro_en_pq " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682288899341 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1682288899482 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1682288899496 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1682288899737 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899753 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1682288899758 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1682288899758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.450 " "Worst-case setup slack is -3.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.450             -80.516 clk  " "   -3.450             -80.516 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.294              -0.294 carro_en_pq  " "   -0.294              -0.294 carro_en_pq " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682288899760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.199 " "Worst-case hold slack is -0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.199              -0.864 carro_en_pq  " "   -0.199              -0.864 carro_en_pq " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.058               0.000 clk  " "    0.058               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682288899762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.016 " "Worst-case recovery slack is 0.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 clk  " "    0.016               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682288899764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.391 " "Worst-case removal slack is -0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.391              -2.250 clk  " "   -0.391              -2.250 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682288899766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -48.000 clk  " "   -3.000             -48.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 carro_en_pq  " "   -3.000              -3.000 carro_en_pq " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682288899767 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1682288899813 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899863 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1682288899864 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1682288899864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.791 " "Worst-case setup slack is -1.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.791             -35.545 clk  " "   -1.791             -35.545 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 carro_en_pq  " "    0.295               0.000 carro_en_pq " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682288899867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.345 " "Worst-case hold slack is -0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.345              -2.117 carro_en_pq  " "   -0.345              -2.117 carro_en_pq " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.127              -2.677 clk  " "   -0.127              -2.677 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682288899873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.092 " "Worst-case recovery slack is -0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092              -0.610 clk  " "   -0.092              -0.610 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682288899876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.409 " "Worst-case removal slack is -0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.409              -3.627 clk  " "   -0.409              -3.627 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682288899878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.209 clk  " "   -3.000             -50.209 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.059 carro_en_pq  " "   -3.000              -3.059 carro_en_pq " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1682288899880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1682288899880 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1682288900032 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1682288900032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682288900071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 23 17:28:20 2023 " "Processing ended: Sun Apr 23 17:28:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682288900071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682288900071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682288900071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682288900071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682288901188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682288901188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 23 17:28:21 2023 " "Processing started: Sun Apr 23 17:28:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682288901188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682288901188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ContadorenReversa -c ContadorenReversa " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ContadorenReversa -c ContadorenReversa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682288901188 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ContadorenReversa.vo D:/Documentos/DocumentosU/VHDL/Partesparcial2/simulation/qsim// simulation " "Generated file ContadorenReversa.vo in folder \"D:/Documentos/DocumentosU/VHDL/Partesparcial2/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1682288901406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682288901531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 23 17:28:21 2023 " "Processing ended: Sun Apr 23 17:28:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682288901531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682288901531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682288901531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682288901531 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682288902099 ""}
