{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757009384937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757009384937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  4 14:09:44 2025 " "Processing started: Thu Sep  4 14:09:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757009384937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009384937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toplevel_test4 -c toplevel_test4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off toplevel_test4 -c toplevel_test4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009384937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757009385644 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757009385644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/test4/testbenches/toplevel_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/test4/testbenches/toplevel_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_tb " "Found entity 1: toplevel_tb" {  } { { "../testbenches/toplevel_tb.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/testbenches/toplevel_tb.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009394044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009394044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/test4/test2.sv 0 0 " "Found 0 design units, including 0 entities, in source file /fpga_stuff/financialaccleration/testenvironments/test4/test2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009394063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/test4/source.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/test4/source.sv" { { "Info" "ISGN_ENTITY_NAME" "1 source " "Found entity 1: source" {  } { { "../source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/source.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009394065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009394065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/test4/display.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/test4/display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "../display.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/display.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009394081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009394081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/test4/clk_div1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/test4/clk_div1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div1 " "Found entity 1: clk_div1" {  } { { "../clk_div1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/clk_div1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009394095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009394095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/test4/toplevel_test4.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/test4/toplevel_test4.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_test4 " "Found entity 1: toplevel_test4" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009394098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009394098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/test4/test1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/test4/test1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test1 " "Found entity 1: test1" {  } { { "../test1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/test1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009394115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009394115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_ip_folder/ram_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_ip_folder/ram_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_v2 " "Found entity 1: ram_v2" {  } { { "ram_ip_folder/ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ram_ip_folder/ram_v2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009394117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009394117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethernet_ip_folder " "Found entity 1: ethernet_ip_folder" {  } { { "ethernet_ip_folder.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009394120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009394120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/ethernet_ip_folder_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/ethernet_ip_folder_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethernet_ip_folder_0002 " "Found entity 1: ethernet_ip_folder_0002" {  } { { "ethernet_ip_folder/ethernet_ip_folder_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/ethernet_ip_folder_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009394135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009394135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "ethernet_ip_folder/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009396280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009396280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "ethernet_ip_folder/altera_tse_clk_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009396361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009396361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "ethernet_ip_folder/altera_tse_crc328checker.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009396426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009396426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "ethernet_ip_folder/altera_tse_crc328generator.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009396489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009396489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "ethernet_ip_folder/altera_tse_crc32ctl8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009396552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009396552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "ethernet_ip_folder/altera_tse_crc32galois8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009396631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009396631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "ethernet_ip_folder/altera_tse_gmii_io.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009396707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009396707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "ethernet_ip_folder/altera_tse_lb_read_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009396773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009396773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "ethernet_ip_folder/altera_tse_lb_wrt_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009396841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009396841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "ethernet_ip_folder/altera_tse_hashing.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009396907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009396907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "ethernet_ip_folder/altera_tse_host_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009396981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009396981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "ethernet_ip_folder/altera_tse_host_control_small.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009397061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009397061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "ethernet_ip_folder/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009397204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009397204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "ethernet_ip_folder/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009397436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009397436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "ethernet_ip_folder/altera_tse_register_map_small.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009397661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009397661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "ethernet_ip_folder/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009397780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009397780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "ethernet_ip_folder/altera_tse_shared_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009397897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009397897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "ethernet_ip_folder/altera_tse_shared_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009398137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009398137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "ethernet_ip_folder/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009398250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009398250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "ethernet_ip_folder/altera_tse_lfsr_10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009398320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009398320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "ethernet_ip_folder/altera_tse_loopback_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009398391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009398391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "ethernet_ip_folder/altera_tse_altshifttaps.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009398455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009398455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "ethernet_ip_folder/altera_tse_fifoless_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009398766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009398766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "ethernet_ip_folder/altera_tse_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009399045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009399045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "ethernet_ip_folder/altera_tse_fifoless_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009399315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009399315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "ethernet_ip_folder/altera_tse_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009399537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009399537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "ethernet_ip_folder/altera_tse_magic_detection.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009399635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009399635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "ethernet_ip_folder/altera_tse_mdio.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009399735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009399735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "ethernet_ip_folder/altera_tse_mdio_clk_gen.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009399796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009399796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "ethernet_ip_folder/altera_tse_mdio_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009399870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009399870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "ethernet_ip_folder/altera_tse_top_mdio.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009399941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009399941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "ethernet_ip_folder/altera_tse_mii_rx_if.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009400025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009400025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "ethernet_ip_folder/altera_tse_mii_tx_if.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009400096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009400096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "ethernet_ip_folder/altera_tse_pipeline_base.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009400167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009400167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "ethernet_ip_folder/altera_tse_pipeline_stage.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009400232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009400232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "ethernet_ip_folder/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009400305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009400305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "ethernet_ip_folder/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009400385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009400385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_dpram_ecc_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_dpram_ecc_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_ecc_16x32 " "Found entity 1: altera_tse_dpram_ecc_16x32" {  } { { "ethernet_ip_folder/altera_tse_dpram_ecc_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_dpram_ecc_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009400465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009400465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "ethernet_ip_folder/altera_tse_fifoless_retransmit_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009400576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009400576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "ethernet_ip_folder/altera_tse_retransmit_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009400688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009400688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "ethernet_ip_folder/altera_tse_rgmii_in1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009400705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009400705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "ethernet_ip_folder/altera_tse_rgmii_in4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009400721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009400721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_nf_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_nf_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_nf_rgmii_module " "Found entity 1: altera_tse_nf_rgmii_module" {  } { { "ethernet_ip_folder/altera_tse_nf_rgmii_module.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_nf_rgmii_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009400805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009400805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "ethernet_ip_folder/altera_tse_rgmii_module.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009400826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009400826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "ethernet_ip_folder/altera_tse_rgmii_out1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009400841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009400841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "ethernet_ip_folder/altera_tse_rgmii_out4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009400859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009400859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "ethernet_ip_folder/altera_tse_rx_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009400961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009400961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "ethernet_ip_folder/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009401106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009401106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "ethernet_ip_folder/altera_tse_rx_ff_cntrl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009401199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009401199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "ethernet_ip_folder/altera_tse_rx_ff_cntrl_32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009401300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009401300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "ethernet_ip_folder/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009401415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009401415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "ethernet_ip_folder/altera_tse_rx_ff_length.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009401482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009401482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "ethernet_ip_folder/altera_tse_rx_stat_extract.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009401568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009401568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "ethernet_ip_folder/altera_tse_timing_adapter32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009401635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009401635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "ethernet_ip_folder/altera_tse_timing_adapter8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009401702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009401702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "ethernet_ip_folder/altera_tse_timing_adapter_fifo32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009401784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009401784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "ethernet_ip_folder/altera_tse_timing_adapter_fifo8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009401865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009401865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "ethernet_ip_folder/altera_tse_top_1geth.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009401982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009401982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "ethernet_ip_folder/altera_tse_top_fifoless_1geth.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009402107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009402107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "ethernet_ip_folder/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009402257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009402257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "ethernet_ip_folder/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009402414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009402414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "ethernet_ip_folder/altera_tse_top_wo_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009402571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009402571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "ethernet_ip_folder/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009402724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009402724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "ethernet_ip_folder/altera_tse_top_gen_host.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009402900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009402900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "ethernet_ip_folder/altera_tse_tx_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009403035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009403035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "ethernet_ip_folder/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009403166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009403166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "ethernet_ip_folder/altera_tse_tx_ff_cntrl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009403243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009403243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "ethernet_ip_folder/altera_tse_tx_ff_cntrl_32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009403324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009403324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "ethernet_ip_folder/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009403414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009403414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "ethernet_ip_folder/altera_tse_tx_ff_length.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009403476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009403476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "ethernet_ip_folder/altera_tse_tx_ff_read_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009403554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009403554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "ethernet_ip_folder/altera_tse_tx_stat_extract.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009403638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009403638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_eth_tse_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_eth_tse_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer " "Found entity 1: altera_eth_tse_std_synchronizer" {  } { { "ethernet_ip_folder/altera_eth_tse_std_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_std_synchronizer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009403659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009403659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_eth_tse_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_eth_tse_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer_bundle " "Found entity 1: altera_eth_tse_std_synchronizer_bundle" {  } { { "ethernet_ip_folder/altera_eth_tse_std_synchronizer_bundle.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_std_synchronizer_bundle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009403679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009403679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_eth_tse_ptp_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_eth_tse_ptp_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_ptp_std_synchronizer " "Found entity 1: altera_eth_tse_ptp_std_synchronizer" {  } { { "ethernet_ip_folder/altera_eth_tse_ptp_std_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_ptp_std_synchronizer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009403698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009403698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "ethernet_ip_folder/altera_tse_false_path_marker.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009403719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009403719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "ethernet_ip_folder/altera_tse_reset_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009403740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009403740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "ethernet_ip_folder/altera_tse_clock_crosser.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009403806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009403806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "ethernet_ip_folder/altera_tse_a_fifo_13.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009403881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009403881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "ethernet_ip_folder/altera_tse_a_fifo_24.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009403953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009403953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "ethernet_ip_folder/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009404020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009404020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "ethernet_ip_folder/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009404104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009404104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "ethernet_ip_folder/altera_tse_a_fifo_opt_14_44.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009404188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009404188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "ethernet_ip_folder/altera_tse_a_fifo_opt_36_10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009404277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009404277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "ethernet_ip_folder/altera_tse_gray_cnt.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009404344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009404344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "ethernet_ip_folder/altera_tse_sdpm_altsyncram.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009404408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009404408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "ethernet_ip_folder/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009404471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009404471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "ethernet_ip_folder/altera_tse_bin_cnt.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009404534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009404534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "ethernet_ip_folder/altera_tse_ph_calculator.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ph_calculator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009404606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009404606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "ethernet_ip_folder/altera_tse_sdpm_gen.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009404668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009404668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_dec_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_dec_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x10_altecc_decoder_h5f " "Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009404744 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x10 " "Found entity 2: altera_tse_ecc_dec_x10" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x10.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009404744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009404744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009404819 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x10 " "Found entity 2: altera_tse_ecc_enc_x10" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x10.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009404819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009404819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x10_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x10_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_wrapper " "Found entity 1: altera_tse_ecc_enc_x10_wrapper" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x10_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x10_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009404882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009404882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_dec_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_dec_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x14_altecc_decoder_cre " "Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009404961 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x14 " "Found entity 2: altera_tse_ecc_dec_x14" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x14.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009404961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009404961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009405037 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x14 " "Found entity 2: altera_tse_ecc_enc_x14" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x14.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009405037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009405037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x14_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x14_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_wrapper " "Found entity 1: altera_tse_ecc_enc_x14_wrapper" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x14_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x14_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009405099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009405099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_dec_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_dec_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x2_altecc_decoder_doe " "Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009405174 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x2 " "Found entity 2: altera_tse_ecc_dec_x2" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x2.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009405174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009405174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_altecc_encoder_q5b " "Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009405239 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x2 " "Found entity 2: altera_tse_ecc_enc_x2" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x2.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009405239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009405239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_wrapper " "Found entity 1: altera_tse_ecc_enc_x2_wrapper" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x2_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x2_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009405301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009405301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_dec_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_dec_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x23_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009405384 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x23 " "Found entity 2: altera_tse_ecc_dec_x23" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x23.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009405384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009405384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009405453 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x23 " "Found entity 2: altera_tse_ecc_enc_x23" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x23.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009405453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009405453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x23_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x23_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_wrapper " "Found entity 1: altera_tse_ecc_enc_x23_wrapper" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x23_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x23_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009405515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009405515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_dec_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_dec_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x36_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009405608 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x36 " "Found entity 2: altera_tse_ecc_dec_x36" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x36.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009405608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009405608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009405686 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x36 " "Found entity 2: altera_tse_ecc_enc_x36" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x36.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009405686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009405686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x36_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x36_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_wrapper " "Found entity 1: altera_tse_ecc_enc_x36_wrapper" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x36_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x36_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009405746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009405746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_dec_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_dec_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x40_altecc_decoder_kre " "Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009405843 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x40 " "Found entity 2: altera_tse_ecc_dec_x40" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x40.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009405843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009405843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_altecc_encoder_19b " "Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009405931 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x40 " "Found entity 2: altera_tse_ecc_enc_x40" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x40.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009405931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009405931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x40_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x40_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_wrapper " "Found entity 1: altera_tse_ecc_enc_x40_wrapper" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x40_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x40_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009406001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009406001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_dec_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_dec_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x30_altecc_decoder_ire " "Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009406104 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x30 " "Found entity 2: altera_tse_ecc_dec_x30" {  } { { "ethernet_ip_folder/altera_tse_ecc_dec_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_dec_x30.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009406104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009406104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_altecc_encoder_v8b " "Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009406195 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x30 " "Found entity 2: altera_tse_ecc_enc_x30" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x30.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009406195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009406195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_enc_x30_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_ecc_enc_x30_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_wrapper " "Found entity 1: altera_tse_ecc_enc_x30_wrapper" {  } { { "ethernet_ip_folder/altera_tse_ecc_enc_x30_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_enc_x30_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009406270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009406270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_tse_ecc_status_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_tse_ecc_status_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_status_crosser " "Found entity 1: altera_tse_ecc_status_crosser" {  } { { "ethernet_ip_folder/altera_tse_ecc_status_crosser.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_tse_ecc_status_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009406339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009406339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_ip_folder/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_ip_folder/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "ethernet_ip_folder/altera_std_synchronizer_nocut.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009406364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009406364 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel_test4 " "Elaborating entity \"toplevel_test4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1757009406672 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] toplevel_test4.v(14) " "Output port \"LEDG\[8\]\" at toplevel_test4.v(14) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 toplevel_test4.v(24) " "Output port \"HEX0\" at toplevel_test4.v(24) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 toplevel_test4.v(25) " "Output port \"HEX1\" at toplevel_test4.v(25) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 toplevel_test4.v(26) " "Output port \"HEX2\" at toplevel_test4.v(26) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 toplevel_test4.v(27) " "Output port \"HEX3\" at toplevel_test4.v(27) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 toplevel_test4.v(28) " "Output port \"HEX4\" at toplevel_test4.v(28) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 toplevel_test4.v(29) " "Output port \"HEX5\" at toplevel_test4.v(29) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 toplevel_test4.v(30) " "Output port \"HEX6\" at toplevel_test4.v(30) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 toplevel_test4.v(31) " "Output port \"HEX7\" at toplevel_test4.v(31) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA toplevel_test4.v(55) " "Output port \"ENET0_TX_DATA\" at toplevel_test4.v(55) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA toplevel_test4.v(74) " "Output port \"ENET1_TX_DATA\" at toplevel_test4.v(74) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON toplevel_test4.v(34) " "Output port \"LCD_BLON\" at toplevel_test4.v(34) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN toplevel_test4.v(36) " "Output port \"LCD_EN\" at toplevel_test4.v(36) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON toplevel_test4.v(37) " "Output port \"LCD_ON\" at toplevel_test4.v(37) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS toplevel_test4.v(38) " "Output port \"LCD_RS\" at toplevel_test4.v(38) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW toplevel_test4.v(39) " "Output port \"LCD_RW\" at toplevel_test4.v(39) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK toplevel_test4.v(42) " "Output port \"ENET0_GTX_CLK\" at toplevel_test4.v(42) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC toplevel_test4.v(45) " "Output port \"ENET0_MDC\" at toplevel_test4.v(45) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N toplevel_test4.v(47) " "Output port \"ENET0_RST_N\" at toplevel_test4.v(47) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN toplevel_test4.v(56) " "Output port \"ENET0_TX_EN\" at toplevel_test4.v(56) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER toplevel_test4.v(57) " "Output port \"ENET0_TX_ER\" at toplevel_test4.v(57) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK toplevel_test4.v(61) " "Output port \"ENET1_GTX_CLK\" at toplevel_test4.v(61) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC toplevel_test4.v(64) " "Output port \"ENET1_MDC\" at toplevel_test4.v(64) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N toplevel_test4.v(66) " "Output port \"ENET1_RST_N\" at toplevel_test4.v(66) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406679 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN toplevel_test4.v(75) " "Output port \"ENET1_TX_EN\" at toplevel_test4.v(75) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406680 "|toplevel_test4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER toplevel_test4.v(77) " "Output port \"ENET1_TX_ER\" at toplevel_test4.v(77) has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406680 "|toplevel_test4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:u_display " "Elaborating entity \"display\" for hierarchy \"display:u_display\"" {  } { { "../toplevel_test4.v" "u_display" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757009406701 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex0 display.sv(19) " "Output port \"hex0\" at display.sv(19) has no driver" {  } { { "../display.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/display.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406703 "|toplevel_test4|display:u_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex1 display.sv(20) " "Output port \"hex1\" at display.sv(20) has no driver" {  } { { "../display.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/display.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406703 "|toplevel_test4|display:u_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex2 display.sv(21) " "Output port \"hex2\" at display.sv(21) has no driver" {  } { { "../display.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/display.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406703 "|toplevel_test4|display:u_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex3 display.sv(22) " "Output port \"hex3\" at display.sv(22) has no driver" {  } { { "../display.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/display.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406703 "|toplevel_test4|display:u_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex4 display.sv(23) " "Output port \"hex4\" at display.sv(23) has no driver" {  } { { "../display.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/display.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406703 "|toplevel_test4|display:u_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex5 display.sv(24) " "Output port \"hex5\" at display.sv(24) has no driver" {  } { { "../display.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/display.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406703 "|toplevel_test4|display:u_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex6 display.sv(25) " "Output port \"hex6\" at display.sv(25) has no driver" {  } { { "../display.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/display.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406703 "|toplevel_test4|display:u_display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex7 display.sv(27) " "Output port \"hex7\" at display.sv(27) has no driver" {  } { { "../display.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/display.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757009406703 "|toplevel_test4|display:u_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div1 display:u_display\|clk_div1:pulse_generator " "Elaborating entity \"clk_div1\" for hierarchy \"display:u_display\|clk_div1:pulse_generator\"" {  } { { "../display.sv" "pulse_generator" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/display.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757009406711 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 clk_div1.sv(30) " "Verilog HDL assignment warning at clk_div1.sv(30): truncated value with size 32 to match size of target (27)" {  } { { "../clk_div1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/clk_div1.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757009406713 "|toplevel_test4|display:u_display|clk_div1:pulse_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 clk_div1.sv(32) " "Verilog HDL assignment warning at clk_div1.sv(32): truncated value with size 32 to match size of target (27)" {  } { { "../clk_div1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/clk_div1.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757009406713 "|toplevel_test4|display:u_display|clk_div1:pulse_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "source source:u_source " "Elaborating entity \"source\" for hierarchy \"source:u_source\"" {  } { { "../toplevel_test4.v" "u_source" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757009406723 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 source.sv(37) " "Verilog HDL assignment warning at source.sv(37): truncated value with size 32 to match size of target (10)" {  } { { "../source.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/source.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757009406724 "|toplevel_test4|source:u_source"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_v2 source:u_source\|ram_v2:ram " "Elaborating entity \"ram_v2\" for hierarchy \"source:u_source\|ram_v2:ram\"" {  } { { "../source.sv" "ram" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/source.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757009406739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram source:u_source\|ram_v2:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"source:u_source\|ram_v2:ram\|altsyncram:altsyncram_component\"" {  } { { "ram_ip_folder/ram_v2.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ram_ip_folder/ram_v2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757009406924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "source:u_source\|ram_v2:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"source:u_source\|ram_v2:ram\|altsyncram:altsyncram_component\"" {  } { { "ram_ip_folder/ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ram_ip_folder/ram_v2.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757009406939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "source:u_source\|ram_v2:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"source:u_source\|ram_v2:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757009406940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757009406940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../test1.mif " "Parameter \"init_file\" = \"../test1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757009406940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757009406940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=6767 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=6767\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757009406940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757009406940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757009406940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757009406940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757009406940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757009406940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757009406940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757009406940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757009406940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757009406940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757009406940 ""}  } { { "ram_ip_folder/ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ram_ip_folder/ram_v2.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757009406940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_55k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_55k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_55k1 " "Found entity 1: altsyncram_55k1" {  } { { "db/altsyncram_55k1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/db/altsyncram_55k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009407033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009407033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_55k1 source:u_source\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated " "Elaborating entity \"altsyncram_55k1\" for hierarchy \"source:u_source\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757009407035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9la2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9la2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9la2 " "Found entity 1: altsyncram_9la2" {  } { { "db/altsyncram_9la2.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/db/altsyncram_9la2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009407109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009407109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9la2 source:u_source\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|altsyncram_9la2:altsyncram1 " "Elaborating entity \"altsyncram_9la2\" for hierarchy \"source:u_source\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|altsyncram_9la2:altsyncram1\"" {  } { { "db/altsyncram_55k1.tdf" "altsyncram1" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/db/altsyncram_55k1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757009407112 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "240 256 0 1 1 " "240 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "16 255 " "Addresses ranging from 16 to 255 are not initialized" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/test1.mif" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/test1.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1757009407136 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/test1.mif" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/test1.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1757009407136 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 256 C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/test1.mif " "Memory depth (1024) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/test1.mif\" -- setting initial value for remaining addresses to 0" {  } { { "ram_ip_folder/ram_v2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ram_ip_folder/ram_v2.v" 86 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1757009407136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom source:u_source\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"source:u_source\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_55k1.tdf" "mgl_prim2" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/db/altsyncram_55k1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757009408617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "source:u_source\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"source:u_source\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_55k1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/db/altsyncram_55k1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757009408652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "source:u_source\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"source:u_source\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757009408652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757009408652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757009408652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 909588023 " "Parameter \"NODE_NAME\" = \"909588023\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757009408652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757009408652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757009408652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757009408652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757009408652 ""}  } { { "db/altsyncram_55k1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/db/altsyncram_55k1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757009408652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter source:u_source\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"source:u_source\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757009408772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl source:u_source\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"source:u_source\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757009408923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr source:u_source\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"source:u_source\|ram_v2:ram\|altsyncram:altsyncram_component\|altsyncram_55k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757009409037 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1757009409289 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.09.04.14:10:13 Progress: Loading sld2710add7/alt_sld_fab_wrapper_hw.tcl " "2025.09.04.14:10:13 Progress: Loading sld2710add7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009413221 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009417230 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009417342 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009425807 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009425937 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009426059 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009426218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009426258 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009426261 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1757009427025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2710add7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2710add7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2710add7/alt_sld_fab.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/db/ip/sld2710add7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009427350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009427350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2710add7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2710add7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2710add7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/db/ip/sld2710add7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009427461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009427461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2710add7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2710add7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2710add7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/db/ip/sld2710add7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009427493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009427493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2710add7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2710add7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2710add7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/db/ip/sld2710add7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009427567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009427567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2710add7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2710add7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2710add7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/db/ip/sld2710add7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009427682 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2710add7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/db/ip/sld2710add7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009427682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009427682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2710add7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2710add7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2710add7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/db/ip/sld2710add7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757009427757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009427757 ""}
{ "Warning" "WSGN_USE_OPENCORE" "" "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "Triple-Speed Ethernet " "\"Triple-Speed Ethernet\" does not support the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12192 "\"%1!s!\" does not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1757009429566 ""}  } {  } 0 12191 "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1757009429566 ""}  } {  } 0 12189 "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" 0 0 "Analysis & Synthesis" 0 -1 1757009429566 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1757009429589 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1757009429779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1757009429779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1757009429779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1757009429779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1757009429779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1757009429779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1757009429779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1757009429779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "bidirectional pin \"ENET0_MDIO\" has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1757009429779 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "bidirectional pin \"ENET1_MDIO\" has no driver" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1757009429779 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1757009429779 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757009429879 "|toplevel_test4|ENET1_TX_ER"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1757009429879 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757009430057 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_mac 51 " "Ignored 51 assignments for entity \"altera_eth_tse_mac\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1757009430686 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ethernet_ip_folder 16 " "Ignored 16 assignments for entity \"ethernet_ip_folder\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity ethernet_ip_folder -sip ethernet_ip_folder.sip -library lib_ethernet_ip_folder " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity ethernet_ip_folder -sip ethernet_ip_folder.sip -library lib_ethernet_ip_folder was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1757009430687 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 24.1 -entity ethernet_ip_folder -sip ethernet_ip_folder.sip -library lib_ethernet_ip_folder " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 24.1 -entity ethernet_ip_folder -sip ethernet_ip_folder.sip -library lib_ethernet_ip_folder was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1757009430687 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity ethernet_ip_folder -sip ethernet_ip_folder.sip -library lib_ethernet_ip_folder " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity ethernet_ip_folder -sip ethernet_ip_folder.sip -library lib_ethernet_ip_folder was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1757009430687 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1757009430687 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ethernet_ip_folder_0002 49 " "Ignored 49 assignments for entity \"ethernet_ip_folder_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1757009430687 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1757009432062 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757009432062 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "48 " "Design contains 48 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757009432266 "|toplevel_test4|ENET1_TX_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1757009432266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "537 " "Implemented 537 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "53 " "Implemented 53 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1757009432269 ""} { "Info" "ICUT_CUT_TM_OPINS" "107 " "Implemented 107 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1757009432269 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1757009432269 ""} { "Info" "ICUT_CUT_TM_LCELLS" "334 " "Implemented 334 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1757009432269 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1757009432269 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1757009432269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 202 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 202 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5016 " "Peak virtual memory: 5016 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757009432328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  4 14:10:32 2025 " "Processing ended: Thu Sep  4 14:10:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757009432328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757009432328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757009432328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757009432328 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1757009434169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757009434170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  4 14:10:33 2025 " "Processing started: Thu Sep  4 14:10:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757009434170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1757009434170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off toplevel_test4 -c toplevel_test4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off toplevel_test4 -c toplevel_test4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1757009434170 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1757009435697 ""}
{ "Info" "0" "" "Project  = toplevel_test4" {  } {  } 0 0 "Project  = toplevel_test4" 0 0 "Fitter" 0 0 1757009435698 ""}
{ "Info" "0" "" "Revision = toplevel_test4" {  } {  } 0 0 "Revision = toplevel_test4" 0 0 "Fitter" 0 0 1757009435698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1757009435787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1757009435787 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "toplevel_test4 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"toplevel_test4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1757009435801 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1757009435848 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1757009435848 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1757009436333 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1757009436354 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757009436594 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757009436594 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757009436594 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757009436594 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757009436594 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757009436594 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757009436594 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757009436594 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757009436594 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1757009436594 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 2181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1757009436607 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 2183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1757009436607 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 2185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1757009436607 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 2187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1757009436607 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 2189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1757009436607 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1757009436607 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1757009436614 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1757009436736 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1757009437955 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1757009437955 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1757009437955 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1757009437955 ""}
{ "Info" "ISTA_SDC_FOUND" "toplevel_test4.SDC " "Reading SDC File: 'toplevel_test4.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1757009437959 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1757009437960 ""}
{ "Info" "ISTA_SDC_FOUND" "ethernet_ip_folder/altera_eth_tse_mac.sdc " "Reading SDC File: 'ethernet_ip_folder/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1757009437961 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 30 *altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at altera_eth_tse_mac.sdc(30): *altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437965 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 30 argument -to with value \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(30): argument -to with value \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \$\{from_reg\}\|q\] -to \[get_registers \$\{to_reg\}\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode \$\{from_reg\}\|q\] -to \[get_registers \$\{to_reg\}\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437966 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 37 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] 8ns " "set_max_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] 8ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437966 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 38 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] -100ns " "set_min_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] -100ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437966 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437966 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 178 *\|altera_tse_register_map:U_REG\|command_config\[9\] register " "Ignored filter at altera_eth_tse_mac.sdc(178): *\|altera_tse_register_map:U_REG\|command_config\[9\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437967 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 178 *\|altera_tse_mac_tx:U_TX\|* register " "Ignored filter at altera_eth_tse_mac.sdc(178): *\|altera_tse_mac_tx:U_TX\|* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437967 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 178 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(178): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|command_config\[9\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|command_config\[9\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437967 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437967 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 178 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(178): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437967 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 179 *\|altera_tse_register_map:U_REG\|mac_0\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(179): *\|altera_tse_register_map:U_REG\|mac_0\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437968 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 179 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(179): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437968 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437968 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 179 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(179): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437968 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 180 *\|altera_tse_register_map:U_REG\|mac_1\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(180): *\|altera_tse_register_map:U_REG\|mac_1\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437968 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 180 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(180): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437968 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437968 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 180 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(180): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437969 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 182 *\|altera_tse_mac_rx:U_RX\|* register " "Ignored filter at altera_eth_tse_mac.sdc(182): *\|altera_tse_mac_rx:U_RX\|* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437969 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 182 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(182): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437969 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437969 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 182 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(182): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437969 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 183 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(183): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437969 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437969 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 183 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(183): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437969 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 184 *\|altera_tse_register_map:U_REG\|frm_length\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(184): *\|altera_tse_register_map:U_REG\|frm_length\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437970 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 184 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(184): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|frm_length\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|frm_length\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437970 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437970 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 184 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(184): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437970 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437971 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437971 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437971 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437971 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437972 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437972 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437972 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437972 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437972 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437972 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437972 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437973 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437973 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437973 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437973 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437974 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437974 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437974 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437974 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437974 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437974 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437974 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437975 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437975 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437975 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437975 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437975 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437976 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437976 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437976 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437976 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437976 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437976 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437977 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437977 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437977 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437977 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437978 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437978 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437978 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437978 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437978 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437978 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437978 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437979 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437979 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437979 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437979 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437980 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437980 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437980 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437980 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437980 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437980 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437980 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437981 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437981 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437981 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437981 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437982 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437982 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437982 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437982 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437982 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437982 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437982 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 270 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram* register " "Ignored filter at altera_eth_tse_mac.sdc(270): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 270 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437982 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 270 Argument <from> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(270): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\] -to \[ get_registers *\] " "set_multicycle_path -setup 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\] -to \[ get_registers *\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 270 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437983 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 270 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437983 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 271 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|* register " "Ignored filter at altera_eth_tse_mac.sdc(271): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 271 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 271 Argument <from> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(271): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] -to \[ get_registers *\] " "set_multicycle_path -setup 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] -to \[ get_registers *\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 271 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437983 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 271 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 272 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(272): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup 5 -from \[ get_registers *\] -to \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] " "set_multicycle_path -setup 5 -from \[ get_registers *\] -to \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 272 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437983 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 272 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 273 Argument <from> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(273): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\] -to \[ get_registers *\] " "set_multicycle_path -hold 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\] -to \[ get_registers *\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 273 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437984 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 273 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437984 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 274 Argument <from> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(274): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] -to \[ get_registers *\] " "set_multicycle_path -hold 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] -to \[ get_registers *\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 274 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437984 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 274 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437984 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 275 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(275): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold 5 -from \[ get_registers *\] -to \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] " "set_multicycle_path -hold 5 -from \[ get_registers *\] -to \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 275 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437984 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 275 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437984 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 276 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft* register " "Ignored filter at altera_eth_tse_mac.sdc(276): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 276 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437984 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 276 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|* register " "Ignored filter at altera_eth_tse_mac.sdc(276): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 276 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437985 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 276 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(276): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\] " "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 276 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437985 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 276 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437985 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 276 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(276): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 276 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437985 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 277 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft* register " "Ignored filter at altera_eth_tse_mac.sdc(277): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 277 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437985 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 277 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(277): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\] " "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 277 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437985 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 277 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437985 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 277 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(277): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 277 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437985 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 278 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg* register " "Ignored filter at altera_eth_tse_mac.sdc(278): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 278 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1757009437985 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 278 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(278): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\] " "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 278 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009437986 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437986 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 278 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(278): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1757009437986 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1757009437996 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1757009437997 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1757009437998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1757009437998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1757009437998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1757009437998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1757009437998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1757009437998 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1757009437998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1757009438053 ""}  } { { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 2171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1757009438053 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1757009438053 ""}  } { { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 1639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1757009438053 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1757009438457 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1757009438458 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1757009438458 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1757009438459 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1757009438463 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1757009438465 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1757009438465 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1757009438466 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1757009438509 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1757009438510 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1757009438510 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757009438764 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1757009438777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1757009441074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757009441345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1757009441411 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1757009443109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757009443109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1757009443671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1757009448240 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1757009448240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1757009448567 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1757009448567 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1757009448567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757009448573 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1757009448788 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1757009448836 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1757009449261 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1757009449262 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1757009449644 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757009450329 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "36 Cyclone IV E " "36 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ENET0_LINK100 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ENET1_LINK100 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1757009450878 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1757009450878 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "10 " "Following 10 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1757009450880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1757009450880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1757009450880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1757009450880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1757009450880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1757009450880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1757009450880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1757009450880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ENET0_MDIO } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1757009450880 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ENET1_MDIO } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "../toplevel_test4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/toplevel_test4.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1757009450880 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1757009450880 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/toplevel_test4.fit.smsg " "Generated suppressed messages file C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/toplevel_test4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1757009451046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 93 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6844 " "Peak virtual memory: 6844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757009451714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  4 14:10:51 2025 " "Processing ended: Thu Sep  4 14:10:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757009451714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757009451714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757009451714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1757009451714 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1757009453017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757009453017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  4 14:10:52 2025 " "Processing started: Thu Sep  4 14:10:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757009453017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1757009453017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off toplevel_test4 -c toplevel_test4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off toplevel_test4 -c toplevel_test4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1757009453017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1757009453400 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1757009456828 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1757009456941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4987 " "Peak virtual memory: 4987 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757009457342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  4 14:10:57 2025 " "Processing ended: Thu Sep  4 14:10:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757009457342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757009457342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757009457342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1757009457342 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1757009458226 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1757009459339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757009459340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  4 14:10:58 2025 " "Processing started: Thu Sep  4 14:10:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757009459340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1757009459340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta toplevel_test4 -c toplevel_test4 " "Command: quartus_sta toplevel_test4 -c toplevel_test4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1757009459340 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1757009459520 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_mac 51 " "Ignored 51 assignments for entity \"altera_eth_tse_mac\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1757009459655 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ethernet_ip_folder 16 " "Ignored 16 assignments for entity \"ethernet_ip_folder\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity ethernet_ip_folder -sip ethernet_ip_folder.sip -library lib_ethernet_ip_folder " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity ethernet_ip_folder -sip ethernet_ip_folder.sip -library lib_ethernet_ip_folder was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1757009459655 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 24.1 -entity ethernet_ip_folder -sip ethernet_ip_folder.sip -library lib_ethernet_ip_folder " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 24.1 -entity ethernet_ip_folder -sip ethernet_ip_folder.sip -library lib_ethernet_ip_folder was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1757009459655 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity ethernet_ip_folder -sip ethernet_ip_folder.sip -library lib_ethernet_ip_folder " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity ethernet_ip_folder -sip ethernet_ip_folder.sip -library lib_ethernet_ip_folder was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1757009459655 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1757009459655 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ethernet_ip_folder_0002 49 " "Ignored 49 assignments for entity \"ethernet_ip_folder_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1757009459656 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1757009459766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1757009459766 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757009459820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757009459821 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1757009460415 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1757009460415 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1757009460415 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1757009460415 ""}
{ "Info" "ISTA_SDC_FOUND" "toplevel_test4.SDC " "Reading SDC File: 'toplevel_test4.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1757009460419 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1757009460421 ""}
{ "Info" "ISTA_SDC_FOUND" "ethernet_ip_folder/altera_eth_tse_mac.sdc " "Reading SDC File: 'ethernet_ip_folder/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1757009460423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 30 *altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at altera_eth_tse_mac.sdc(30): *altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 30 argument -to with value \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(30): argument -to with value \[get_registers \{*altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \$\{from_reg\}\|q\] -to \[get_registers \$\{to_reg\}\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode \$\{from_reg\}\|q\] -to \[get_registers \$\{to_reg\}\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460429 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 33 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(33): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] 100ns " "set_max_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] 100ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460429 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 34 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] -100ns " "set_min_delay -from \[get_registers \$\{from_reg\}\] -to \[get_registers \$\{to_reg\}\] -100ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460430 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460430 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 178 *\|altera_tse_register_map:U_REG\|command_config\[9\] register " "Ignored filter at altera_eth_tse_mac.sdc(178): *\|altera_tse_register_map:U_REG\|command_config\[9\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460430 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 178 *\|altera_tse_mac_tx:U_TX\|* register " "Ignored filter at altera_eth_tse_mac.sdc(178): *\|altera_tse_mac_tx:U_TX\|* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 178 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(178): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|command_config\[9\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|command_config\[9\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460431 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 178 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(178): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 179 *\|altera_tse_register_map:U_REG\|mac_0\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(179): *\|altera_tse_register_map:U_REG\|mac_0\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 179 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(179): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460431 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 179 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(179): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 180 *\|altera_tse_register_map:U_REG\|mac_1\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(180): *\|altera_tse_register_map:U_REG\|mac_1\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 180 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(180): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460431 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 180 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(180): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 182 *\|altera_tse_mac_rx:U_RX\|* register " "Ignored filter at altera_eth_tse_mac.sdc(182): *\|altera_tse_mac_rx:U_RX\|* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 182 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(182): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460432 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 182 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(182): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 183 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(183): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460432 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 183 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(183): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 184 *\|altera_tse_register_map:U_REG\|frm_length\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(184): *\|altera_tse_register_map:U_REG\|frm_length\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 184 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(184): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|frm_length\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|frm_length\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460432 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 184 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(184): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460433 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460434 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460434 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460435 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460435 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460435 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460435 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460436 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460437 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460437 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460438 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460438 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460438 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460439 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460439 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460439 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460440 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460440 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460440 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 270 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram* register " "Ignored filter at altera_eth_tse_mac.sdc(270): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 270 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 270 Argument <from> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(270): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\] -to \[ get_registers *\] " "set_multicycle_path -setup 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\] -to \[ get_registers *\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 270 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460441 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 270 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460441 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 271 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|* register " "Ignored filter at altera_eth_tse_mac.sdc(271): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 271 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 271 Argument <from> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(271): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] -to \[ get_registers *\] " "set_multicycle_path -setup 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] -to \[ get_registers *\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 271 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460442 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 271 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 272 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(272): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup 5 -from \[ get_registers *\] -to \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] " "set_multicycle_path -setup 5 -from \[ get_registers *\] -to \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 272 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460442 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 272 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 273 Argument <from> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(273): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\] -to \[ get_registers *\] " "set_multicycle_path -hold 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\] -to \[ get_registers *\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 273 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460442 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 273 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 274 Argument <from> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(274): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] -to \[ get_registers *\] " "set_multicycle_path -hold 5 -from \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] -to \[ get_registers *\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 274 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460442 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 274 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path altera_eth_tse_mac.sdc 275 Argument <to> is an empty collection " "Ignored set_multicycle_path at altera_eth_tse_mac.sdc(275): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold 5 -from \[ get_registers *\] -to \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\] " "set_multicycle_path -hold 5 -from \[ get_registers *\] -to \[ get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 275 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460443 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 275 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460443 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 276 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft* register " "Ignored filter at altera_eth_tse_mac.sdc(276): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 276 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460443 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 276 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|* register " "Ignored filter at altera_eth_tse_mac.sdc(276): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 276 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 276 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(276): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\] " "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 276 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460444 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 276 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 276 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(276): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 276 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460444 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 277 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft* register " "Ignored filter at altera_eth_tse_mac.sdc(277): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 277 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 277 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(277): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\] " "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 277 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460445 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 277 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 277 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(277): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 277 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460445 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 278 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg* register " "Ignored filter at altera_eth_tse_mac.sdc(278): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 278 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 278 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(278): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\] " "set_max_delay 7 -from \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg*\] -to \[get_registers *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 278 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1757009460445 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 278 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(278): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/ethernet_ip_folder/altera_eth_tse_mac.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1757009460446 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1757009460456 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1757009460458 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1757009460489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.469 " "Worst-case setup slack is 14.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009460520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009460520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.469               0.000 CLOCK_50  " "   14.469               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009460520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.313               0.000 altera_reserved_tck  " "   45.313               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009460520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757009460520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.367 " "Worst-case hold slack is 0.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009460528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009460528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 CLOCK_50  " "    0.367               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009460528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009460528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757009460528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.479 " "Worst-case recovery slack is 97.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009460533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009460533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.479               0.000 altera_reserved_tck  " "   97.479               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009460533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757009460533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.024 " "Worst-case removal slack is 1.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009460536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009460536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.024               0.000 altera_reserved_tck  " "    1.024               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009460536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757009460536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.554 " "Worst-case minimum pulse width slack is 9.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009460539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009460539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.554               0.000 CLOCK_50  " "    9.554               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009460539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009460539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009460539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.501               0.000 altera_reserved_tck  " "   49.501               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009460539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757009460539 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1757009460611 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1757009460611 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1757009460611 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1757009460611 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.975 ns " "Worst Case Available Settling Time: 342.975 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1757009460611 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1757009460611 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1757009460611 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1757009460617 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1757009460655 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1757009461039 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1757009461104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.948 " "Worst-case setup slack is 14.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.948               0.000 CLOCK_50  " "   14.948               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.720               0.000 altera_reserved_tck  " "   45.720               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757009461122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 CLOCK_50  " "    0.374               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757009461129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.743 " "Worst-case recovery slack is 97.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.743               0.000 altera_reserved_tck  " "   97.743               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757009461135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.925 " "Worst-case removal slack is 0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 altera_reserved_tck  " "    0.925               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757009461140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.560 " "Worst-case minimum pulse width slack is 9.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.560               0.000 CLOCK_50  " "    9.560               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.413               0.000 altera_reserved_tck  " "   49.413               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757009461144 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1757009461206 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1757009461206 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1757009461206 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1757009461206 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.740 ns " "Worst Case Available Settling Time: 343.740 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1757009461206 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1757009461206 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1757009461206 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1757009461214 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1757009461325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.444 " "Worst-case setup slack is 17.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.444               0.000 CLOCK_50  " "   17.444               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.943               0.000 altera_reserved_tck  " "   47.943               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757009461335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 CLOCK_50  " "    0.156               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757009461344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.738 " "Worst-case recovery slack is 98.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.738               0.000 altera_reserved_tck  " "   98.738               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757009461353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.500 " "Worst-case removal slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 altera_reserved_tck  " "    0.500               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757009461361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.202 " "Worst-case minimum pulse width slack is 9.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.202               0.000 CLOCK_50  " "    9.202               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.285               0.000 altera_reserved_tck  " "   49.285               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1757009461367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1757009461367 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1757009461448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1757009461448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1757009461448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1757009461448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.924 ns " "Worst Case Available Settling Time: 346.924 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1757009461448 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1757009461448 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1757009461448 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1757009462033 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1757009462034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 65 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5028 " "Peak virtual memory: 5028 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757009462198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  4 14:11:02 2025 " "Processing ended: Thu Sep  4 14:11:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757009462198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757009462198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757009462198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1757009462198 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1757009463677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757009463678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  4 14:11:03 2025 " "Processing started: Thu Sep  4 14:11:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757009463678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1757009463678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off toplevel_test4 -c toplevel_test4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off toplevel_test4 -c toplevel_test4" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1757009463678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1757009464365 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "toplevel_test4.svo C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/simulation/questa/ simulation " "Generated file toplevel_test4.svo in folder \"C:/FPGA_stuff/FinancialAccleration/TestEnvironments/test4/quartus_proj/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1757009464836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757009465459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  4 14:11:05 2025 " "Processing ended: Thu Sep  4 14:11:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757009465459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757009465459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757009465459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1757009465459 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 362 s " "Quartus Prime Full Compilation was successful. 0 errors, 362 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1757009466269 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757009546419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757009546420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  4 14:12:26 2025 " "Processing started: Thu Sep  4 14:12:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757009546420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1757009546420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp toplevel_test4 -c toplevel_test4 --netlist_type=sgate " "Command: quartus_npp toplevel_test4 -c toplevel_test4 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1757009546420 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1757009546694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757009546735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  4 14:12:26 2025 " "Processing ended: Thu Sep  4 14:12:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757009546735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757009546735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757009546735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1757009546735 ""}
