
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003334                       # Number of seconds simulated
sim_ticks                                  3333894150                       # Number of ticks simulated
final_tick                               574836817269                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58016                       # Simulator instruction rate (inst/s)
host_op_rate                                    76212                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  91926                       # Simulator tick rate (ticks/s)
host_mem_usage                               16898528                       # Number of bytes of host memory used
host_seconds                                 36267.20                       # Real time elapsed on the host
sim_insts                                  2104091695                       # Number of instructions simulated
sim_ops                                    2763999509                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       165376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        36736                       # Number of bytes read from this memory
system.physmem.bytes_read::total               205952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        59008                       # Number of bytes written to this memory
system.physmem.bytes_written::total             59008                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1292                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          287                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1609                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             461                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  461                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       614297                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     49604454                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       537510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11018946                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                61775207                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       614297                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       537510                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1151806                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17699422                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17699422                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17699422                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       614297                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     49604454                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       537510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11018946                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               79474629                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7994951                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2874636                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2510005                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185371                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1413935                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374241                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207628                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5868                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3382663                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15979402                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2874636                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581869                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3289956                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         908413                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        394105                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1667872                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74314                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7788743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.363974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.173124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4498787     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163863      2.10%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          297893      3.82%     63.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281043      3.61%     67.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456649      5.86%     73.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475522      6.11%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113967      1.46%     80.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86550      1.11%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1414469     18.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7788743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359556                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.998687                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3491686                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       381604                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3181354                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12798                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        721291                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       314728                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          724                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17883246                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        721291                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3640517                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         137872                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42583                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3043799                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       202672                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17398314                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69121                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81852                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23113750                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79199622                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79199622                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8200700                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2043                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           545357                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2667139                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       581846                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9458                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       197146                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16448465                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13840024                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18128                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5022778                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13764291                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7788743                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.776927                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840861                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2725840     35.00%     35.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1447989     18.59%     53.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1256741     16.14%     69.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773031      9.92%     79.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       805709     10.34%     89.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473224      6.08%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211464      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56240      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38505      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7788743                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54888     66.29%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17821     21.52%     87.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10085     12.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10861721     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109615      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2372662     17.14%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495026      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13840024                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.731096                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82794                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005982                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35569712                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21473297                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13379517                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13922818                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34127                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       782185                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       142905                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        721291                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          79486                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5607                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16450469                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19827                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2667139                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       581846                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          2982                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97524                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110367                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207891                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13574952                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2278530                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265071                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2761389                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048720                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482859                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.697941                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13395073                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13379517                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8219672                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20100734                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.673496                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408924                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5078759                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185662                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7067452                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609035                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.309339                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3271235     46.29%     46.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494491     21.15%     67.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833639     11.80%     79.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283758      4.01%     83.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272412      3.85%     87.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113493      1.61%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298625      4.23%     92.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88520      1.25%     94.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411279      5.82%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7067452                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411279                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23106710                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33622963                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2821                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 206208                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.799495                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.799495                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.250790                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.250790                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62770069                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17548876                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18405017                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7994951                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2959768                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2413864                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199439                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1238528                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1150129                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          317424                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8845                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2958072                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16258494                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2959768                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1467553                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3605098                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1056672                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        483387                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1459288                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        95914                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7901430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.297624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4296332     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          238656      3.02%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          440915      5.58%     62.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          443381      5.61%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          274711      3.48%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          221015      2.80%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          136977      1.73%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          129129      1.63%     78.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1720314     21.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7901430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370205                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.033595                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3085798                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       477733                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3461674                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21672                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        854552                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       499813                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19491177                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1371                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        854552                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3310835                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          94976                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        75655                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3254102                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       311306                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18788324                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        130241                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        95041                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26405497                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87628757                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87628757                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16243138                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10162270                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3301                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1600                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           870007                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1736294                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       883311                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11422                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       320155                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17697961                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3200                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14072203                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27864                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6027413                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18422247                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      7901430                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.780969                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895267                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2703750     34.22%     34.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1713528     21.69%     55.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1144639     14.49%     70.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       743031      9.40%     79.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       783971      9.92%     89.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       375961      4.76%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       300019      3.80%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67747      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68784      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7901430                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          87768     72.77%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16474     13.66%     86.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16367     13.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11773405     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188823      1.34%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1599      0.01%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1361531      9.68%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       746845      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14072203                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.760136                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             120609                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008571                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36194307                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23728606                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13745800                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14192812                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        44189                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       677590                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          192                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       212654                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        854552                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          48365                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8496                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17701168                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        35579                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1736294                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       883311                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1600                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6658                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       123526                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111391                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       234917                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13882268                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1297856                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       189933                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2027355                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1967977                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            729499                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.736379                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13750268                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13745800                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8755379                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25127055                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.719310                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348444                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9459656                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11647252                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6053912                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       201579                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7046878                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.652824                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147490                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2673716     37.94%     37.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1974527     28.02%     65.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       820168     11.64%     77.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       408856      5.80%     83.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       408236      5.79%     89.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       165565      2.35%     91.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       166410      2.36%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88608      1.26%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       340792      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7046878                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9459656                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11647252                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1729355                       # Number of memory references committed
system.switch_cpus1.commit.loads              1058698                       # Number of loads committed
system.switch_cpus1.commit.membars               1600                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1680995                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10493369                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       240191                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       340792                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24407250                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36257525                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2987                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  93521                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9459656                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11647252                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9459656                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.845163                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.845163                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.183204                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.183204                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62353823                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19105483                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17909622                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3200                       # number of misc regfile writes
system.l20.replacements                          1308                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          208502                       # Total number of references to valid blocks.
system.l20.sampled_refs                         17692                       # Sample count of references to valid blocks.
system.l20.avg_refs                         11.785101                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          904.124763                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.047597                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   657.676655                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         14807.150986                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055183                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000918                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.040141                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.903757                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3732                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3732                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1186                       # number of Writeback hits
system.l20.Writeback_hits::total                 1186                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3732                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3732                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3732                       # number of overall hits
system.l20.overall_hits::total                   3732                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1292                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1308                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1292                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1308                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1292                       # number of overall misses
system.l20.overall_misses::total                 1308                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2169862                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    131170081                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      133339943                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2169862                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    131170081                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       133339943                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2169862                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    131170081                       # number of overall miss cycles
system.l20.overall_miss_latency::total      133339943                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5024                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5040                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1186                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1186                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5024                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5040                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5024                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5040                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.257166                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.259524                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.257166                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259524                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.257166                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259524                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 135616.375000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 101524.830495                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 101941.852446                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 135616.375000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 101524.830495                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 101941.852446                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 135616.375000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 101524.830495                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 101941.852446                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 229                       # number of writebacks
system.l20.writebacks::total                      229                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1292                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1308                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1292                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1308                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1292                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1308                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2049489                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    121482768                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    123532257                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2049489                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    121482768                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    123532257                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2049489                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    121482768                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    123532257                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.257166                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.259524                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.257166                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259524                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.257166                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259524                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 128093.062500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94026.910217                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 94443.621560                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 128093.062500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 94026.910217                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 94443.621560                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 128093.062500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 94026.910217                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 94443.621560                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           301                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          419052                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16685                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.115493                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1036.894031                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.958496                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   142.109893                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         15191.037580                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.063287                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000852                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.008674                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.927187                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3459                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3459                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1034                       # number of Writeback hits
system.l21.Writeback_hits::total                 1034                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3459                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3459                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3459                       # number of overall hits
system.l21.overall_hits::total                   3459                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          287                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  301                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          287                       # number of demand (read+write) misses
system.l21.demand_misses::total                   301                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          287                       # number of overall misses
system.l21.overall_misses::total                  301                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1224084                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     30437267                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       31661351                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1224084                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     30437267                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        31661351                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1224084                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     30437267                       # number of overall miss cycles
system.l21.overall_miss_latency::total       31661351                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3746                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3760                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1034                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1034                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3746                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3760                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3746                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3760                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.076615                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.080053                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.076615                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.080053                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.076615                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.080053                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 87434.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 106053.195122                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 105187.212625                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 87434.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 106053.195122                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 105187.212625                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 87434.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 106053.195122                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 105187.212625                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 232                       # number of writebacks
system.l21.writebacks::total                      232                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          287                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             301                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          287                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              301                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          287                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             301                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1117118                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     28233196                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     29350314                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1117118                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     28233196                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     29350314                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1117118                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     28233196                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     29350314                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.076615                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.080053                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.076615                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.080053                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.076615                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.080053                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 79794.142857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 98373.505226                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 97509.348837                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 79794.142857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 98373.505226                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 97509.348837                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 79794.142857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 98373.505226                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 97509.348837                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.047561                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001699967                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844751.320442                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.047561                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024115                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868666                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1667853                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1667853                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1667853                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1667853                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1667853                       # number of overall hits
system.cpu0.icache.overall_hits::total        1667853                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2921011                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2921011                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2921011                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2921011                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2921011                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2921011                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1667872                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1667872                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1667872                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1667872                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1667872                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1667872                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 153737.421053                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 153737.421053                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 153737.421053                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 153737.421053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 153737.421053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 153737.421053                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2186139                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2186139                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2186139                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2186139                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2186139                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2186139                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 136633.687500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 136633.687500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 136633.687500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 136633.687500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 136633.687500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 136633.687500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5024                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223935481                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5280                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42412.022917                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.066163                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.933837                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777602                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222398                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2067124                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2067124                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2504064                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2504064                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2504064                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2504064                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15381                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15381                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15381                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15381                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15381                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15381                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    946717711                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    946717711                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    946717711                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    946717711                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    946717711                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    946717711                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2082505                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2082505                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2519445                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2519445                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2519445                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2519445                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007386                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007386                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006105                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006105                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006105                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006105                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 61551.115727                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61551.115727                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 61551.115727                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61551.115727                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 61551.115727                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61551.115727                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1186                       # number of writebacks
system.cpu0.dcache.writebacks::total             1186                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10357                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10357                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10357                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10357                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10357                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10357                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5024                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5024                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5024                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5024                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5024                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5024                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    158040914                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    158040914                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    158040914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    158040914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    158040914                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    158040914                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002412                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002412                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001994                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001994                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001994                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001994                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 31457.188296                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 31457.188296                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 31457.188296                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 31457.188296                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 31457.188296                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 31457.188296                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.958464                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086098956                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2345786.082073                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.958464                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022369                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741921                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1459272                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1459272                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1459272                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1459272                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1459272                       # number of overall hits
system.cpu1.icache.overall_hits::total        1459272                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1409371                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1409371                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1409371                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1409371                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1409371                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1409371                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1459288                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1459288                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1459288                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1459288                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1459288                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1459288                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 88085.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 88085.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 88085.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 88085.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 88085.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 88085.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1238084                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1238084                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1238084                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1238084                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1238084                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1238084                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 88434.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 88434.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 88434.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 88434.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 88434.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 88434.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3746                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166217287                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4002                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              41533.554973                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   219.179846                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    36.820154                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.856171                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.143829                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       990136                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         990136                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       667509                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        667509                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1600                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1600                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1600                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1600                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1657645                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1657645                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1657645                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1657645                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9745                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9745                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9745                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9745                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9745                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9745                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    336601637                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    336601637                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    336601637                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    336601637                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    336601637                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    336601637                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       999881                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       999881                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       667509                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       667509                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1600                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1600                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1667390                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1667390                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1667390                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1667390                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009746                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009746                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005844                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005844                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005844                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005844                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34540.958132                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34540.958132                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34540.958132                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34540.958132                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34540.958132                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34540.958132                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1034                       # number of writebacks
system.cpu1.dcache.writebacks::total             1034                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         5999                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5999                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         5999                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5999                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         5999                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5999                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3746                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3746                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3746                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3746                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3746                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3746                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     53566531                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     53566531                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     53566531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     53566531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     53566531                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     53566531                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003746                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003746                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002247                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002247                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002247                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002247                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14299.661239                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14299.661239                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14299.661239                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14299.661239                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14299.661239                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14299.661239                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
