0.7
2020.2
May 22 2025
00:13:55
C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter.sim/sim_1/synth/func/xsim/fir_filter_tb_func_synth.v,1758185356,verilog,,C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter_tb.v,,fir_filter;glbl;mac;mac_0;mac_12;mac_5;mac_6;mac_9;mac__parameterized0;mac__parameterized0_7;mac__parameterized1;mac__parameterized10;mac__parameterized10_2;mac__parameterized11;mac__parameterized11_1;mac__parameterized12;mac__parameterized13;mac__parameterized1_8;mac__parameterized2;mac__parameterized2_10;mac__parameterized3;mac__parameterized3_11;mac__parameterized4;mac__parameterized4_13;mac__parameterized5;mac__parameterized5_14;mac__parameterized6;mac__parameterized6_15;mac__parameterized7;mac__parameterized7_16;mac__parameterized8;mac__parameterized8_4;mac__parameterized9;mac__parameterized9_3,,,../../../../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/nikit/OneDrive/Desktop/GITHUB_PRJ/Digital-filters-portfolio/FIR/FPGA/SystemVerilog/fir_filter_tb.v,1757771395,verilog,,,,fir_filter_tb,,,../../../../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
