{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730269030948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730269030948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 15:17:10 2024 " "Processing started: Wed Oct 30 15:17:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730269030948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730269030948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicCircuit -c LogicCircuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicCircuit -c LogicCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730269030948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730269031204 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730269031204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week10/trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week10/trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "week10/trigger.bdf" "" { Schematic "C:/LogicCircuit/week10/trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730269035000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730269035000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week10/pnu_clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file week10/pnu_clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 PNU_CLK_DIV " "Found entity 1: PNU_CLK_DIV" {  } { { "week10/PNU_CLK_DIV.v" "" { Text "C:/LogicCircuit/week10/PNU_CLK_DIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730269035002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730269035002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week10/nine_week_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week10/nine_week_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nine_week_2 " "Found entity 1: nine_week_2" {  } { { "week10/nine_week_2.bdf" "" { Schematic "C:/LogicCircuit/week10/nine_week_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730269035003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730269035003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week10/mx_4bit_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week10/mx_4bit_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_4bit_2x1 " "Found entity 1: mx_4bit_2x1" {  } { { "week10/mx_4bit_2x1.bdf" "" { Schematic "C:/LogicCircuit/week10/mx_4bit_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730269035003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730269035003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week10/mx_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week10/mx_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_2x1 " "Found entity 1: mx_2x1" {  } { { "week10/mx_2x1.bdf" "" { Schematic "C:/LogicCircuit/week10/mx_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730269035004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730269035004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week10/four_bit_reg_ce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week10/four_bit_reg_ce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_reg_ce " "Found entity 1: four_bit_reg_ce" {  } { { "week10/four_bit_reg_ce.bdf" "" { Schematic "C:/LogicCircuit/week10/four_bit_reg_ce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730269035005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730269035005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week10/d2b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week10/d2b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d2b " "Found entity 1: d2b" {  } { { "week10/d2b.bdf" "" { Schematic "C:/LogicCircuit/week10/d2b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730269035006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730269035006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week10/count_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week10/count_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_4 " "Found entity 1: count_4" {  } { { "week10/count_4.bdf" "" { Schematic "C:/LogicCircuit/week10/count_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730269035006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730269035006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week10/b2seg_bus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week10/b2seg_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b2seg_bus " "Found entity 1: b2seg_bus" {  } { { "week10/b2seg_bus.bdf" "" { Schematic "C:/LogicCircuit/week10/b2seg_bus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730269035007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730269035007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week10/nine_week_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week10/nine_week_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nine_week_1 " "Found entity 1: nine_week_1" {  } { { "week10/nine_week_1.bdf" "" { Schematic "C:/LogicCircuit/week10/nine_week_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730269035008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730269035008 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nine_week_2 " "Elaborating entity \"nine_week_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730269035032 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst28 " "Block or symbol \"NOT\" of instance \"inst28\" overlaps another block or symbol" {  } { { "week10/nine_week_2.bdf" "" { Schematic "C:/LogicCircuit/week10/nine_week_2.bdf" { { 472 1376 1424 504 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1730269035035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2seg_bus b2seg_bus:inst23 " "Elaborating entity \"b2seg_bus\" for hierarchy \"b2seg_bus:inst23\"" {  } { { "week10/nine_week_2.bdf" "inst23" { Schematic "C:/LogicCircuit/week10/nine_week_2.bdf" { { 216 1624 1744 376 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730269035048 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst11 " "Block or symbol \"AND2\" of instance \"inst11\" overlaps another block or symbol" {  } { { "week10/b2seg_bus.bdf" "" { Schematic "C:/LogicCircuit/week10/b2seg_bus.bdf" { { 872 1056 1120 920 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1730269035049 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst19 " "Block or symbol \"OR2\" of instance \"inst19\" overlaps another block or symbol" {  } { { "week10/b2seg_bus.bdf" "" { Schematic "C:/LogicCircuit/week10/b2seg_bus.bdf" { { 408 1304 1368 456 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1730269035049 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "week10/b2seg_bus.bdf" "" { Schematic "C:/LogicCircuit/week10/b2seg_bus.bdf" { { 488 624 672 520 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1730269035049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_4bit_2x1 mx_4bit_2x1:inst44 " "Elaborating entity \"mx_4bit_2x1\" for hierarchy \"mx_4bit_2x1:inst44\"" {  } { { "week10/nine_week_2.bdf" "inst44" { Schematic "C:/LogicCircuit/week10/nine_week_2.bdf" { { 216 1424 1592 312 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730269035049 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst5 " "Block or symbol \"AND2\" of instance \"inst5\" overlaps another block or symbol" {  } { { "week10/mx_4bit_2x1.bdf" "" { Schematic "C:/LogicCircuit/week10/mx_4bit_2x1.bdf" { { 488 1056 1120 536 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1730269035050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_4 count_4:inst9 " "Elaborating entity \"count_4\" for hierarchy \"count_4:inst9\"" {  } { { "week10/nine_week_2.bdf" "inst9" { Schematic "C:/LogicCircuit/week10/nine_week_2.bdf" { { 712 928 1024 808 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730269035052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_reg_ce four_bit_reg_ce:inst24 " "Elaborating entity \"four_bit_reg_ce\" for hierarchy \"four_bit_reg_ce:inst24\"" {  } { { "week10/nine_week_2.bdf" "inst24" { Schematic "C:/LogicCircuit/week10/nine_week_2.bdf" { { 112 816 968 240 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730269035054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_2x1 four_bit_reg_ce:inst24\|mx_2x1:inst10 " "Elaborating entity \"mx_2x1\" for hierarchy \"four_bit_reg_ce:inst24\|mx_2x1:inst10\"" {  } { { "week10/four_bit_reg_ce.bdf" "inst10" { Schematic "C:/LogicCircuit/week10/four_bit_reg_ce.bdf" { { 264 600 712 360 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730269035057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger trigger:inst2 " "Elaborating entity \"trigger\" for hierarchy \"trigger:inst2\"" {  } { { "week10/nine_week_2.bdf" "inst2" { Schematic "C:/LogicCircuit/week10/nine_week_2.bdf" { { 480 424 536 576 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730269035059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d2b d2b:inst " "Elaborating entity \"d2b\" for hierarchy \"d2b:inst\"" {  } { { "week10/nine_week_2.bdf" "inst" { Schematic "C:/LogicCircuit/week10/nine_week_2.bdf" { { 240 432 528 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730269035061 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "com5 VCC " "Pin \"com5\" is stuck at VCC" {  } { { "week10/nine_week_2.bdf" "" { Schematic "C:/LogicCircuit/week10/nine_week_2.bdf" { { 688 1648 1824 704 "com5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730269035281 "|nine_week_2|com5"} { "Warning" "WMLS_MLS_STUCK_PIN" "com6 VCC " "Pin \"com6\" is stuck at VCC" {  } { { "week10/nine_week_2.bdf" "" { Schematic "C:/LogicCircuit/week10/nine_week_2.bdf" { { 712 1648 1824 728 "com6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730269035281 "|nine_week_2|com6"} { "Warning" "WMLS_MLS_STUCK_PIN" "com7 VCC " "Pin \"com7\" is stuck at VCC" {  } { { "week10/nine_week_2.bdf" "" { Schematic "C:/LogicCircuit/week10/nine_week_2.bdf" { { 736 1648 1824 752 "com7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730269035281 "|nine_week_2|com7"} { "Warning" "WMLS_MLS_STUCK_PIN" "com8 VCC " "Pin \"com8\" is stuck at VCC" {  } { { "week10/nine_week_2.bdf" "" { Schematic "C:/LogicCircuit/week10/nine_week_2.bdf" { { 760 1648 1824 776 "com8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730269035281 "|nine_week_2|com8"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730269035281 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730269035320 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730269035472 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730269035472 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730269035488 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730269035488 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730269035488 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730269035488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730269035495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 15:17:15 2024 " "Processing ended: Wed Oct 30 15:17:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730269035495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730269035495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730269035495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730269035495 ""}
