Classic Timing Analyzer report for swankmania_HDL
Mon Nov 26 17:50:47 2007
Quartus II Version 7.2 Build 151 09/26/2007 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0'
  6. Clock Setup: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1'
  7. Clock Setup: 'ioGPIO0[19]'
  8. Clock Hold: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0'
  9. Clock Hold: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Ignored Timing Assignments
 15. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+
; Type                                                          ; Slack     ; Required Time                     ; Actual Time                                    ; From                                                                                                                                                                    ; To                                                                                                                                                                      ; From Clock                                     ; To Clock                                       ; Failed Paths ;
+---------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+
; Worst-case tsu                                                ; N/A       ; None                              ; 3.490 ns                                       ; ioGPIO0[11]                                                                                                                                                             ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg1 ; --                                             ; ioGPIO0[19]                                    ; 0            ;
; Worst-case tco                                                ; N/A       ; None                              ; 15.376 ns                                      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66                                                    ; oHex4[1]                                                                                                                                                                ; ioGPIO0[19]                                    ; --                                             ; 0            ;
; Worst-case tpd                                                ; N/A       ; None                              ; 13.792 ns                                      ; ioSRAM_IO[3]                                                                                                                                                            ; ioGPIO1[11]                                                                                                                                                             ; --                                             ; --                                             ; 0            ;
; Worst-case th                                                 ; N/A       ; None                              ; -2.921 ns                                      ; ioGPIO0[15]                                                                                                                                                             ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg3 ; --                                             ; ioGPIO0[19]                                    ; 0            ;
; Clock Setup: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1' ; 0.266 ns  ; 100.00 MHz ( period = 10.000 ns ) ; 102.73 MHz ( period = 9.734 ns )               ; Line:Line0|_AddrY[0]~_Duplicate_3130                                                                                                                                    ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0            ;
; Clock Setup: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0' ; 59.601 ns ; 16.00 MHz ( period = 62.500 ns )  ; 344.95 MHz ( period = 2.899 ns )               ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]                                                                                                                               ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]                                                                                                                             ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'ioGPIO0[19]'                                    ; N/A       ; None                              ; Restricted to 210.08 MHz ( period = 4.760 ns ) ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a9~portb_memory_reg0 ; ioGPIO0[19]                                    ; ioGPIO0[19]                                    ; 0            ;
; Clock Hold: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 16.00 MHz ( period = 62.500 ns )  ; N/A                                            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]                                                                                                                             ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]                                                                                                                             ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1'  ; 0.391 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; ComCtrl:ComCtrl0|_FullPersistent                                                                                                                                        ; ComCtrl:ComCtrl0|_FullPersistent                                                                                                                                        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0            ;
; Total number of failed paths                                  ;           ;                                   ;                                                ;                                                                                                                                                                         ;                                                                                                                                                                         ;                                                ;                                                ; 0            ;
+---------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                              ;
+----------------------------------------------------------------+--------------------+---------+-------------------------+-------------+
; Option                                                         ; Setting            ; From    ; To                      ; Entity Name ;
+----------------------------------------------------------------+--------------------+---------+-------------------------+-------------+
; Device Name                                                    ; EP2C35F672C6       ;         ;                         ;             ;
; Timing Models                                                  ; Final              ;         ;                         ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;         ;                         ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;         ;                         ;             ;
; Cut off read during write signal paths                         ; On                 ;         ;                         ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;         ;                         ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;         ;                         ;             ;
; Ignore Clock Settings                                          ; Off                ;         ;                         ;             ;
; Analyze latches as synchronous elements                        ; On                 ;         ;                         ;             ;
; Enable Recovery/Removal analysis                               ; On                 ;         ;                         ;             ;
; Enable Clock Latency                                           ; On                 ;         ;                         ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;         ;                         ;             ;
; Number of source nodes to report per destination node          ; 10                 ;         ;                         ;             ;
; Number of destination nodes to report                          ; 10                 ;         ;                         ;             ;
; Number of paths to report                                      ; 200                ;         ;                         ;             ;
; Report Minimum Timing Checks                                   ; Off                ;         ;                         ;             ;
; Use Fast Timing Models                                         ; Off                ;         ;                         ;             ;
; Report IO Paths Separately                                     ; Off                ;         ;                         ;             ;
; Perform Multicorner Analysis                                   ; On                 ;         ;                         ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;         ;                         ;             ;
; Cut Timing Path                                                ; On                 ; rdptr_g ; ws_dgrp|dffpipe5|dffe6a ; dcfifo_k1j1 ;
+----------------------------------------------------------------+--------------------+---------+-------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                              ;
+------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name                                ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ;                    ; PLL output ; 16.0 MHz         ; -2.358 ns     ; -2.358 ns    ; iClk50   ; 8                     ; 25                  ; AUTO   ;              ;
; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ;                    ; PLL output ; 100.0 MHz        ; -2.358 ns     ; -2.358 ns    ; iClk50   ; 2                     ; 1                   ; AUTO   ;              ;
; iClk50                                         ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ioGPIO0[19]                                    ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                 ;
+-----------+---------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                        ; From                                          ; To                                            ; From Clock                                     ; To Clock                                       ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+---------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 59.601 ns ; 344.95 MHz ( period = 2.899 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.684 ns                ;
; 59.601 ns ; 344.95 MHz ( period = 2.899 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.684 ns                ;
; 59.601 ns ; 344.95 MHz ( period = 2.899 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.684 ns                ;
; 59.601 ns ; 344.95 MHz ( period = 2.899 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.684 ns                ;
; 59.601 ns ; 344.95 MHz ( period = 2.899 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.684 ns                ;
; 59.601 ns ; 344.95 MHz ( period = 2.899 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.684 ns                ;
; 59.601 ns ; 344.95 MHz ( period = 2.899 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.684 ns                ;
; 59.601 ns ; 344.95 MHz ( period = 2.899 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.684 ns                ;
; 59.651 ns ; 351.00 MHz ( period = 2.849 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.635 ns                ;
; 59.652 ns ; 351.12 MHz ( period = 2.848 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.633 ns                ;
; 59.652 ns ; 351.12 MHz ( period = 2.848 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.633 ns                ;
; 59.652 ns ; 351.12 MHz ( period = 2.848 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.633 ns                ;
; 59.652 ns ; 351.12 MHz ( period = 2.848 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.633 ns                ;
; 59.652 ns ; 351.12 MHz ( period = 2.848 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.633 ns                ;
; 59.652 ns ; 351.12 MHz ( period = 2.848 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.633 ns                ;
; 59.652 ns ; 351.12 MHz ( period = 2.848 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.633 ns                ;
; 59.652 ns ; 351.12 MHz ( period = 2.848 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.633 ns                ;
; 59.675 ns ; 353.98 MHz ( period = 2.825 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.611 ns                ;
; 59.717 ns ; 359.32 MHz ( period = 2.783 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.569 ns                ;
; 59.728 ns ; 360.75 MHz ( period = 2.772 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.557 ns                ;
; 59.728 ns ; 360.75 MHz ( period = 2.772 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.557 ns                ;
; 59.728 ns ; 360.75 MHz ( period = 2.772 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.557 ns                ;
; 59.728 ns ; 360.75 MHz ( period = 2.772 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.557 ns                ;
; 59.728 ns ; 360.75 MHz ( period = 2.772 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.557 ns                ;
; 59.728 ns ; 360.75 MHz ( period = 2.772 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.557 ns                ;
; 59.728 ns ; 360.75 MHz ( period = 2.772 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.557 ns                ;
; 59.728 ns ; 360.75 MHz ( period = 2.772 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.557 ns                ;
; 59.736 ns ; 361.79 MHz ( period = 2.764 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.550 ns                ;
; 59.757 ns ; 364.56 MHz ( period = 2.743 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.528 ns                ;
; 59.757 ns ; 364.56 MHz ( period = 2.743 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.528 ns                ;
; 59.757 ns ; 364.56 MHz ( period = 2.743 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.528 ns                ;
; 59.757 ns ; 364.56 MHz ( period = 2.743 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.528 ns                ;
; 59.757 ns ; 364.56 MHz ( period = 2.743 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.528 ns                ;
; 59.757 ns ; 364.56 MHz ( period = 2.743 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.528 ns                ;
; 59.757 ns ; 364.56 MHz ( period = 2.743 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.528 ns                ;
; 59.757 ns ; 364.56 MHz ( period = 2.743 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.528 ns                ;
; 59.777 ns ; 367.24 MHz ( period = 2.723 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.509 ns                ;
; 59.789 ns ; 368.87 MHz ( period = 2.711 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.496 ns                ;
; 59.789 ns ; 368.87 MHz ( period = 2.711 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.496 ns                ;
; 59.789 ns ; 368.87 MHz ( period = 2.711 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.496 ns                ;
; 59.789 ns ; 368.87 MHz ( period = 2.711 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.496 ns                ;
; 59.789 ns ; 368.87 MHz ( period = 2.711 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.496 ns                ;
; 59.789 ns ; 368.87 MHz ( period = 2.711 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.496 ns                ;
; 59.789 ns ; 368.87 MHz ( period = 2.711 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.496 ns                ;
; 59.789 ns ; 368.87 MHz ( period = 2.711 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.496 ns                ;
; 59.805 ns ; 371.06 MHz ( period = 2.695 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.481 ns                ;
; 59.819 ns ; 373.00 MHz ( period = 2.681 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.467 ns                ;
; 59.872 ns ; 380.52 MHz ( period = 2.628 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.413 ns                ;
; 59.872 ns ; 380.52 MHz ( period = 2.628 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.413 ns                ;
; 59.872 ns ; 380.52 MHz ( period = 2.628 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.413 ns                ;
; 59.872 ns ; 380.52 MHz ( period = 2.628 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.413 ns                ;
; 59.872 ns ; 380.52 MHz ( period = 2.628 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.413 ns                ;
; 59.872 ns ; 380.52 MHz ( period = 2.628 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.413 ns                ;
; 59.872 ns ; 380.52 MHz ( period = 2.628 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.413 ns                ;
; 59.872 ns ; 380.52 MHz ( period = 2.628 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.413 ns                ;
; 59.906 ns ; 385.51 MHz ( period = 2.594 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.379 ns                ;
; 59.906 ns ; 385.51 MHz ( period = 2.594 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.379 ns                ;
; 59.906 ns ; 385.51 MHz ( period = 2.594 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.379 ns                ;
; 59.906 ns ; 385.51 MHz ( period = 2.594 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.379 ns                ;
; 59.906 ns ; 385.51 MHz ( period = 2.594 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.379 ns                ;
; 59.906 ns ; 385.51 MHz ( period = 2.594 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.379 ns                ;
; 59.906 ns ; 385.51 MHz ( period = 2.594 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.379 ns                ;
; 59.906 ns ; 385.51 MHz ( period = 2.594 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.379 ns                ;
; 59.921 ns ; 387.75 MHz ( period = 2.579 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.365 ns                ;
; 59.942 ns ; 390.93 MHz ( period = 2.558 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.344 ns                ;
; 59.946 ns ; 391.54 MHz ( period = 2.554 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.340 ns                ;
; 59.995 ns ; 399.20 MHz ( period = 2.505 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.290 ns                ;
; 59.995 ns ; 399.20 MHz ( period = 2.505 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.290 ns                ;
; 59.995 ns ; 399.20 MHz ( period = 2.505 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.290 ns                ;
; 59.995 ns ; 399.20 MHz ( period = 2.505 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.290 ns                ;
; 59.995 ns ; 399.20 MHz ( period = 2.505 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.290 ns                ;
; 59.995 ns ; 399.20 MHz ( period = 2.505 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.290 ns                ;
; 59.995 ns ; 399.20 MHz ( period = 2.505 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.290 ns                ;
; 59.995 ns ; 399.20 MHz ( period = 2.505 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 2.290 ns                ;
; 60.015 ns ; 402.41 MHz ( period = 2.485 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.271 ns                ;
; 60.116 ns ; 419.46 MHz ( period = 2.384 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.170 ns                ;
; 60.126 ns ; 421.23 MHz ( period = 2.374 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.160 ns                ;
; 60.180 ns ; 431.03 MHz ( period = 2.320 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.106 ns                ;
; 60.183 ns ; 431.59 MHz ( period = 2.317 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.103 ns                ;
; 60.226 ns ; 439.75 MHz ( period = 2.274 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.060 ns                ;
; 60.246 ns ; 443.66 MHz ( period = 2.254 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.040 ns                ;
; 60.249 ns ; 444.25 MHz ( period = 2.251 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.037 ns                ;
; 60.279 ns ; 450.25 MHz ( period = 2.221 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.007 ns                ;
; 60.293 ns ; 453.10 MHz ( period = 2.207 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.993 ns                ;
; 60.306 ns ; 455.79 MHz ( period = 2.194 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.980 ns                ;
; 60.323 ns ; 459.35 MHz ( period = 2.177 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.963 ns                ;
; 60.334 ns ; 461.68 MHz ( period = 2.166 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.952 ns                ;
; 60.359 ns ; 467.07 MHz ( period = 2.141 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.927 ns                ;
; 60.387 ns ; 473.26 MHz ( period = 2.113 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.899 ns                ;
; 60.390 ns ; 473.93 MHz ( period = 2.110 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.896 ns                ;
; 60.399 ns ; 475.96 MHz ( period = 2.101 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]~193 ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.887 ns                ;
; 60.405 ns ; 477.33 MHz ( period = 2.095 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]~193 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.881 ns                ;
; 60.426 ns ; 482.16 MHz ( period = 2.074 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.860 ns                ;
; 60.456 ns ; 489.24 MHz ( period = 2.044 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.830 ns                ;
; 60.486 ns ; 496.52 MHz ( period = 2.014 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.800 ns                ;
; 60.512 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.774 ns                ;
; 60.514 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.772 ns                ;
; 60.565 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.721 ns                ;
; 60.565 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 1.720 ns                ;
; 60.565 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 1.720 ns                ;
; 60.565 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 1.720 ns                ;
; 60.565 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 1.720 ns                ;
; 60.565 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 1.720 ns                ;
; 60.565 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 1.720 ns                ;
; 60.565 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 1.720 ns                ;
; 60.565 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.285 ns                 ; 1.720 ns                ;
; 60.594 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.692 ns                ;
; 60.616 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.670 ns                ;
; 60.633 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.653 ns                ;
; 60.658 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.628 ns                ;
; 60.704 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.582 ns                ;
; 60.716 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.570 ns                ;
; 60.724 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.562 ns                ;
; 60.726 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.560 ns                ;
; 60.729 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.557 ns                ;
; 60.742 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.544 ns                ;
; 60.759 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.527 ns                ;
; 60.762 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.524 ns                ;
; 60.783 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]~193 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.503 ns                ;
; 60.784 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.502 ns                ;
; 60.786 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.500 ns                ;
; 60.795 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.491 ns                ;
; 60.800 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.486 ns                ;
; 60.800 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.486 ns                ;
; 60.812 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.474 ns                ;
; 60.821 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.465 ns                ;
; 60.855 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.431 ns                ;
; 60.866 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.420 ns                ;
; 60.867 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.419 ns                ;
; 60.870 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.416 ns                ;
; 60.870 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.416 ns                ;
; 60.871 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.415 ns                ;
; 60.883 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.403 ns                ;
; 60.887 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.399 ns                ;
; 60.890 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.396 ns                ;
; 60.895 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.391 ns                ;
; 60.896 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.390 ns                ;
; 60.913 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.373 ns                ;
; 60.926 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.360 ns                ;
; 60.928 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.358 ns                ;
; 60.933 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.353 ns                ;
; 60.938 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.348 ns                ;
; 60.942 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.344 ns                ;
; 60.953 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.333 ns                ;
; 60.954 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.332 ns                ;
; 60.957 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.329 ns                ;
; 60.963 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.323 ns                ;
; 60.993 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.293 ns                ;
; 60.999 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.287 ns                ;
; 61.004 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.282 ns                ;
; 61.008 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.278 ns                ;
; 61.013 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.273 ns                ;
; 61.013 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.273 ns                ;
; 61.022 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.264 ns                ;
; 61.024 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.262 ns                ;
; 61.031 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.255 ns                ;
; 61.034 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.252 ns                ;
; 61.045 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.241 ns                ;
; 61.068 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.218 ns                ;
; 61.070 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.216 ns                ;
; 61.071 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.215 ns                ;
; 61.079 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.207 ns                ;
; 61.080 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.206 ns                ;
; 61.084 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.202 ns                ;
; 61.084 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.202 ns                ;
; 61.101 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.185 ns                ;
; 61.408 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.878 ns                ;
; 61.410 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.876 ns                ;
; 61.411 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.875 ns                ;
; 61.425 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.861 ns                ;
; 61.449 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.837 ns                ;
; 61.451 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.835 ns                ;
; 61.454 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.832 ns                ;
; 61.458 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.828 ns                ;
; 61.462 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.824 ns                ;
; 61.463 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.823 ns                ;
; 61.467 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.819 ns                ;
; 61.467 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.819 ns                ;
; 61.555 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.731 ns                ;
; 61.711 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.575 ns                ;
; 61.711 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.575 ns                ;
; 61.736 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.550 ns                ;
; 61.879 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8          ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.407 ns                ;
; 61.879 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK           ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.407 ns                ;
+-----------+---------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                               ; To                                                                                                                            ; From Clock                                     ; To Clock                                       ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 0.266 ns                                ; 102.73 MHz ( period = 9.734 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.739 ns                  ; 9.473 ns                ;
; 0.278 ns                                ; 102.86 MHz ( period = 9.722 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.739 ns                  ; 9.461 ns                ;
; 0.296 ns                                ; 103.05 MHz ( period = 9.704 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a51~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.764 ns                  ; 9.468 ns                ;
; 0.297 ns                                ; 103.06 MHz ( period = 9.703 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a42~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.753 ns                  ; 9.456 ns                ;
; 0.308 ns                                ; 103.18 MHz ( period = 9.692 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a51~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.764 ns                  ; 9.456 ns                ;
; 0.309 ns                                ; 103.19 MHz ( period = 9.691 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a42~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.753 ns                  ; 9.444 ns                ;
; 0.309 ns                                ; 103.19 MHz ( period = 9.691 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a53~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.754 ns                  ; 9.445 ns                ;
; 0.317 ns                                ; 103.27 MHz ( period = 9.683 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a27~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.423 ns                ;
; 0.318 ns                                ; 103.28 MHz ( period = 9.682 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a69~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.440 ns                ;
; 0.321 ns                                ; 103.32 MHz ( period = 9.679 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a53~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.754 ns                  ; 9.433 ns                ;
; 0.329 ns                                ; 103.40 MHz ( period = 9.671 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a27~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.411 ns                ;
; 0.330 ns                                ; 103.41 MHz ( period = 9.670 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a69~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.428 ns                ;
; 0.331 ns                                ; 103.42 MHz ( period = 9.669 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.739 ns                  ; 9.408 ns                ;
; 0.361 ns                                ; 103.75 MHz ( period = 9.639 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a51~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.764 ns                  ; 9.403 ns                ;
; 0.362 ns                                ; 103.76 MHz ( period = 9.638 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a42~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.753 ns                  ; 9.391 ns                ;
; 0.374 ns                                ; 103.89 MHz ( period = 9.626 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a53~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.754 ns                  ; 9.380 ns                ;
; 0.381 ns                                ; 103.96 MHz ( period = 9.619 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a40~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 9.386 ns                ;
; 0.382 ns                                ; 103.97 MHz ( period = 9.618 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a27~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.358 ns                ;
; 0.383 ns                                ; 103.98 MHz ( period = 9.617 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a69~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.375 ns                ;
; 0.389 ns                                ; 104.05 MHz ( period = 9.611 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a58~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 9.358 ns                ;
; 0.391 ns                                ; 104.07 MHz ( period = 9.609 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a64~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 9.356 ns                ;
; 0.393 ns                                ; 104.09 MHz ( period = 9.607 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a40~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 9.374 ns                ;
; 0.397 ns                                ; 104.13 MHz ( period = 9.603 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.739 ns                  ; 9.342 ns                ;
; 0.401 ns                                ; 104.18 MHz ( period = 9.599 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a58~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 9.346 ns                ;
; 0.403 ns                                ; 104.20 MHz ( period = 9.597 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a64~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 9.344 ns                ;
; 0.425 ns                                ; 104.44 MHz ( period = 9.575 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a30~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.760 ns                  ; 9.335 ns                ;
; 0.427 ns                                ; 104.46 MHz ( period = 9.573 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a51~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.764 ns                  ; 9.337 ns                ;
; 0.428 ns                                ; 104.47 MHz ( period = 9.572 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a42~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.753 ns                  ; 9.325 ns                ;
; 0.437 ns                                ; 104.57 MHz ( period = 9.563 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a30~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.760 ns                  ; 9.323 ns                ;
; 0.440 ns                                ; 104.60 MHz ( period = 9.560 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a53~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.754 ns                  ; 9.314 ns                ;
; 0.441 ns                                ; 104.61 MHz ( period = 9.559 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a71~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.759 ns                  ; 9.318 ns                ;
; 0.446 ns                                ; 104.67 MHz ( period = 9.554 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a40~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 9.321 ns                ;
; 0.448 ns                                ; 104.69 MHz ( period = 9.552 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a27~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.292 ns                ;
; 0.448 ns                                ; 104.69 MHz ( period = 9.552 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a23~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.778 ns                  ; 9.330 ns                ;
; 0.449 ns                                ; 104.70 MHz ( period = 9.551 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a69~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.309 ns                ;
; 0.453 ns                                ; 104.74 MHz ( period = 9.547 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a71~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.759 ns                  ; 9.306 ns                ;
; 0.454 ns                                ; 104.76 MHz ( period = 9.546 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a58~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 9.293 ns                ;
; 0.456 ns                                ; 104.78 MHz ( period = 9.544 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a64~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 9.291 ns                ;
; 0.460 ns                                ; 104.82 MHz ( period = 9.540 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a23~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.778 ns                  ; 9.318 ns                ;
; 0.466 ns                                ; 104.89 MHz ( period = 9.534 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a34~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.742 ns                  ; 9.276 ns                ;
; 0.470 ns                                ; 104.93 MHz ( period = 9.530 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a54~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.771 ns                  ; 9.301 ns                ;
; 0.470 ns                                ; 104.93 MHz ( period = 9.530 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a59~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.774 ns                  ; 9.304 ns                ;
; 0.478 ns                                ; 105.02 MHz ( period = 9.522 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a34~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.742 ns                  ; 9.264 ns                ;
; 0.479 ns                                ; 105.03 MHz ( period = 9.521 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a24~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.770 ns                  ; 9.291 ns                ;
; 0.482 ns                                ; 105.06 MHz ( period = 9.518 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a54~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.771 ns                  ; 9.289 ns                ;
; 0.482 ns                                ; 105.06 MHz ( period = 9.518 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a59~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.774 ns                  ; 9.292 ns                ;
; 0.487 ns                                ; 105.12 MHz ( period = 9.513 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a62~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.780 ns                  ; 9.293 ns                ;
; 0.490 ns                                ; 105.15 MHz ( period = 9.510 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a30~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.760 ns                  ; 9.270 ns                ;
; 0.491 ns                                ; 105.16 MHz ( period = 9.509 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a24~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.770 ns                  ; 9.279 ns                ;
; 0.499 ns                                ; 105.25 MHz ( period = 9.501 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a62~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.780 ns                  ; 9.281 ns                ;
; 0.503 ns                                ; 105.30 MHz ( period = 9.497 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a65~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.731 ns                  ; 9.228 ns                ;
; 0.505 ns                                ; 105.32 MHz ( period = 9.495 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a8~porta_we_reg  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.731 ns                  ; 9.226 ns                ;
; 0.506 ns                                ; 105.33 MHz ( period = 9.494 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a67~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.742 ns                  ; 9.236 ns                ;
; 0.506 ns                                ; 105.33 MHz ( period = 9.494 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a71~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.759 ns                  ; 9.253 ns                ;
; 0.508 ns                                ; 105.35 MHz ( period = 9.492 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a66~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.232 ns                ;
; 0.512 ns                                ; 105.40 MHz ( period = 9.488 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a40~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 9.255 ns                ;
; 0.513 ns                                ; 105.41 MHz ( period = 9.487 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a23~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.778 ns                  ; 9.265 ns                ;
; 0.515 ns                                ; 105.43 MHz ( period = 9.485 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a65~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.731 ns                  ; 9.216 ns                ;
; 0.517 ns                                ; 105.45 MHz ( period = 9.483 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a56~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.781 ns                  ; 9.264 ns                ;
; 0.517 ns                                ; 105.45 MHz ( period = 9.483 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a8~porta_we_reg  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.731 ns                  ; 9.214 ns                ;
; 0.518 ns                                ; 105.46 MHz ( period = 9.482 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a67~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.742 ns                  ; 9.224 ns                ;
; 0.520 ns                                ; 105.49 MHz ( period = 9.480 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a66~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.220 ns                ;
; 0.520 ns                                ; 105.49 MHz ( period = 9.480 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a58~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 9.227 ns                ;
; 0.521 ns                                ; 105.50 MHz ( period = 9.479 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a39~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.719 ns                  ; 9.198 ns                ;
; 0.522 ns                                ; 105.51 MHz ( period = 9.478 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a64~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 9.225 ns                ;
; 0.524 ns                                ; 105.53 MHz ( period = 9.476 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a61~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.777 ns                  ; 9.253 ns                ;
; 0.527 ns                                ; None                                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a                                                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 2.500 ns                    ; 1.077 ns                  ; 0.550 ns                ;
; 0.528 ns                                ; 105.57 MHz ( period = 9.472 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a36~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.201 ns                ;
; 0.529 ns                                ; 105.59 MHz ( period = 9.471 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a56~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.781 ns                  ; 9.252 ns                ;
; 0.529 ns                                ; 105.59 MHz ( period = 9.471 ns )                    ; Line:Line0|_AddrY[4]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.739 ns                  ; 9.210 ns                ;
; 0.531 ns                                ; 105.61 MHz ( period = 9.469 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a34~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.742 ns                  ; 9.211 ns                ;
; 0.533 ns                                ; 105.63 MHz ( period = 9.467 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a39~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.719 ns                  ; 9.186 ns                ;
; 0.535 ns                                ; 105.65 MHz ( period = 9.465 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a54~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.771 ns                  ; 9.236 ns                ;
; 0.535 ns                                ; 105.65 MHz ( period = 9.465 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a59~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.774 ns                  ; 9.239 ns                ;
; 0.536 ns                                ; 105.66 MHz ( period = 9.464 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a61~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.777 ns                  ; 9.241 ns                ;
; 0.540 ns                                ; 105.71 MHz ( period = 9.460 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a36~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.189 ns                ;
; 0.544 ns                                ; 105.75 MHz ( period = 9.456 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a24~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.770 ns                  ; 9.226 ns                ;
; 0.552 ns                                ; 105.84 MHz ( period = 9.448 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a62~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.780 ns                  ; 9.228 ns                ;
; 0.556 ns                                ; 105.89 MHz ( period = 9.444 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a30~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.760 ns                  ; 9.204 ns                ;
; 0.558 ns                                ; 105.91 MHz ( period = 9.442 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a22~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.774 ns                  ; 9.216 ns                ;
; 0.559 ns                                ; 105.92 MHz ( period = 9.441 ns )                    ; Line:Line0|_AddrY[4]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a51~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.764 ns                  ; 9.205 ns                ;
; 0.560 ns                                ; 105.93 MHz ( period = 9.440 ns )                    ; Line:Line0|_AddrY[4]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a42~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.753 ns                  ; 9.193 ns                ;
; 0.561 ns                                ; 105.94 MHz ( period = 9.439 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a25~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 9.176 ns                ;
; 0.562 ns                                ; 105.95 MHz ( period = 9.438 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a16~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.752 ns                  ; 9.190 ns                ;
; 0.568 ns                                ; 106.02 MHz ( period = 9.432 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a65~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.731 ns                  ; 9.163 ns                ;
; 0.570 ns                                ; 106.04 MHz ( period = 9.430 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a22~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.774 ns                  ; 9.204 ns                ;
; 0.570 ns                                ; 106.04 MHz ( period = 9.430 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a8~porta_we_reg  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.731 ns                  ; 9.161 ns                ;
; 0.571 ns                                ; 106.06 MHz ( period = 9.429 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a67~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.742 ns                  ; 9.171 ns                ;
; 0.572 ns                                ; 106.07 MHz ( period = 9.428 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a71~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.759 ns                  ; 9.187 ns                ;
; 0.572 ns                                ; 106.07 MHz ( period = 9.428 ns )                    ; Line:Line0|_AddrY[4]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a53~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.754 ns                  ; 9.182 ns                ;
; 0.573 ns                                ; 106.08 MHz ( period = 9.427 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a66~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.167 ns                ;
; 0.573 ns                                ; 106.08 MHz ( period = 9.427 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a25~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 9.164 ns                ;
; 0.574 ns                                ; 106.09 MHz ( period = 9.426 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a16~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.752 ns                  ; 9.178 ns                ;
; 0.579 ns                                ; 106.15 MHz ( period = 9.421 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a4~porta_we_reg  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.755 ns                  ; 9.176 ns                ;
; 0.579 ns                                ; 106.15 MHz ( period = 9.421 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a23~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.778 ns                  ; 9.199 ns                ;
; 0.580 ns                                ; 106.16 MHz ( period = 9.420 ns )                    ; Line:Line0|_AddrY[4]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a27~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.160 ns                ;
; 0.580 ns                                ; 106.16 MHz ( period = 9.420 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a21~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.749 ns                  ; 9.169 ns                ;
; 0.581 ns                                ; 106.17 MHz ( period = 9.419 ns )                    ; Line:Line0|_AddrY[4]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a69~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.177 ns                ;
; 0.582 ns                                ; 106.18 MHz ( period = 9.418 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a56~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.781 ns                  ; 9.199 ns                ;
; 0.586 ns                                ; 106.22 MHz ( period = 9.414 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a39~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.719 ns                  ; 9.133 ns                ;
; 0.587 ns                                ; 106.24 MHz ( period = 9.413 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a38~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.753 ns                  ; 9.166 ns                ;
; 0.589 ns                                ; 106.26 MHz ( period = 9.411 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a61~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.777 ns                  ; 9.188 ns                ;
; 0.591 ns                                ; 106.28 MHz ( period = 9.409 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a4~porta_we_reg  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.755 ns                  ; 9.164 ns                ;
; 0.592 ns                                ; 106.29 MHz ( period = 9.408 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a21~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.749 ns                  ; 9.157 ns                ;
; 0.593 ns                                ; 106.30 MHz ( period = 9.407 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a36~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.136 ns                ;
; 0.597 ns                                ; 106.35 MHz ( period = 9.403 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a34~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.742 ns                  ; 9.145 ns                ;
; 0.599 ns                                ; 106.37 MHz ( period = 9.401 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a38~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.753 ns                  ; 9.154 ns                ;
; 0.601 ns                                ; 106.39 MHz ( period = 9.399 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a54~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.771 ns                  ; 9.170 ns                ;
; 0.601 ns                                ; 106.39 MHz ( period = 9.399 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a59~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.774 ns                  ; 9.173 ns                ;
; 0.606 ns                                ; 106.45 MHz ( period = 9.394 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a19~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.759 ns                  ; 9.153 ns                ;
; 0.610 ns                                ; 106.50 MHz ( period = 9.390 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a24~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.770 ns                  ; 9.160 ns                ;
; 0.612 ns                                ; 106.52 MHz ( period = 9.388 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a20~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.754 ns                  ; 9.142 ns                ;
; 0.616 ns                                ; 106.56 MHz ( period = 9.384 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a7~porta_we_reg  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.743 ns                  ; 9.127 ns                ;
; 0.618 ns                                ; 106.59 MHz ( period = 9.382 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a19~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.759 ns                  ; 9.141 ns                ;
; 0.618 ns                                ; 106.59 MHz ( period = 9.382 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a62~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.780 ns                  ; 9.162 ns                ;
; 0.620 ns                                ; 106.61 MHz ( period = 9.380 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a31~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.770 ns                  ; 9.150 ns                ;
; 0.623 ns                                ; 106.64 MHz ( period = 9.377 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a22~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.774 ns                  ; 9.151 ns                ;
; 0.624 ns                                ; 106.66 MHz ( period = 9.376 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a20~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.754 ns                  ; 9.130 ns                ;
; 0.626 ns                                ; 106.68 MHz ( period = 9.374 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a25~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 9.111 ns                ;
; 0.627 ns                                ; 106.69 MHz ( period = 9.373 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a16~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.752 ns                  ; 9.125 ns                ;
; 0.628 ns                                ; 106.70 MHz ( period = 9.372 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a7~porta_we_reg  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.743 ns                  ; 9.115 ns                ;
; 0.632 ns                                ; 106.75 MHz ( period = 9.368 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a31~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.770 ns                  ; 9.138 ns                ;
; 0.634 ns                                ; 106.77 MHz ( period = 9.366 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a65~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.731 ns                  ; 9.097 ns                ;
; 0.635 ns                                ; 106.78 MHz ( period = 9.365 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a50~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 9.132 ns                ;
; 0.636 ns                                ; 106.79 MHz ( period = 9.364 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a8~porta_we_reg  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.731 ns                  ; 9.095 ns                ;
; 0.637 ns                                ; 106.80 MHz ( period = 9.363 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a67~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.742 ns                  ; 9.105 ns                ;
; 0.639 ns                                ; 106.83 MHz ( period = 9.361 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a66~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.101 ns                ;
; 0.644 ns                                ; 106.88 MHz ( period = 9.356 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a4~porta_we_reg  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.755 ns                  ; 9.111 ns                ;
; 0.644 ns                                ; 106.88 MHz ( period = 9.356 ns )                    ; Line:Line0|_AddrY[4]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a40~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 9.123 ns                ;
; 0.645 ns                                ; 106.89 MHz ( period = 9.355 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a21~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.749 ns                  ; 9.104 ns                ;
; 0.645 ns                                ; 106.89 MHz ( period = 9.355 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a12~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.084 ns                ;
; 0.647 ns                                ; 106.92 MHz ( period = 9.353 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a50~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 9.120 ns                ;
; 0.648 ns                                ; 106.93 MHz ( period = 9.352 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a56~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.781 ns                  ; 9.133 ns                ;
; 0.652 ns                                ; 106.97 MHz ( period = 9.348 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a38~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.753 ns                  ; 9.101 ns                ;
; 0.652 ns                                ; 106.97 MHz ( period = 9.348 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a39~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.719 ns                  ; 9.067 ns                ;
; 0.652 ns                                ; 106.97 MHz ( period = 9.348 ns )                    ; Line:Line0|_AddrY[4]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a58~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 9.095 ns                ;
; 0.652 ns                                ; 106.97 MHz ( period = 9.348 ns )                    ; Line:Line0|_AddrY[7]~_Duplicate_3129_Duplicate_Duplicate_Duplicate ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.739 ns                  ; 9.087 ns                ;
; 0.654 ns                                ; 107.00 MHz ( period = 9.346 ns )                    ; Line:Line0|_AddrY[4]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a64~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 9.093 ns                ;
; 0.655 ns                                ; 107.01 MHz ( period = 9.345 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a61~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.777 ns                  ; 9.122 ns                ;
; 0.657 ns                                ; 107.03 MHz ( period = 9.343 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a12~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.072 ns                ;
; 0.659 ns                                ; 107.05 MHz ( period = 9.341 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a36~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.070 ns                ;
; 0.664 ns                                ; 107.11 MHz ( period = 9.336 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a63~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.755 ns                  ; 9.091 ns                ;
; 0.664 ns                                ; 107.11 MHz ( period = 9.336 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a43~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.761 ns                  ; 9.097 ns                ;
; 0.667 ns                                ; 107.15 MHz ( period = 9.333 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a68~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.774 ns                  ; 9.107 ns                ;
; 0.671 ns                                ; 107.19 MHz ( period = 9.329 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a19~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.759 ns                  ; 9.088 ns                ;
; 0.676 ns                                ; 107.25 MHz ( period = 9.324 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a63~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.755 ns                  ; 9.079 ns                ;
; 0.676 ns                                ; 107.25 MHz ( period = 9.324 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a6~porta_we_reg  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 9.080 ns                ;
; 0.676 ns                                ; 107.25 MHz ( period = 9.324 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a43~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.761 ns                  ; 9.085 ns                ;
; 0.677 ns                                ; 107.26 MHz ( period = 9.323 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a20~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.754 ns                  ; 9.077 ns                ;
; 0.679 ns                                ; 107.28 MHz ( period = 9.321 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a68~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.774 ns                  ; 9.095 ns                ;
; 0.681 ns                                ; 107.31 MHz ( period = 9.319 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a7~porta_we_reg  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.743 ns                  ; 9.062 ns                ;
; 0.682 ns                                ; 107.32 MHz ( period = 9.318 ns )                    ; Line:Line0|_AddrY[7]~_Duplicate_3129_Duplicate_Duplicate_Duplicate ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a51~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.764 ns                  ; 9.082 ns                ;
; 0.683 ns                                ; 107.33 MHz ( period = 9.317 ns )                    ; Line:Line0|_AddrY[7]~_Duplicate_3129_Duplicate_Duplicate_Duplicate ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a42~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.753 ns                  ; 9.070 ns                ;
; 0.685 ns                                ; 107.35 MHz ( period = 9.315 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a31~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.770 ns                  ; 9.085 ns                ;
; 0.688 ns                                ; 107.39 MHz ( period = 9.312 ns )                    ; Line:Line0|_AddrY[4]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a30~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.760 ns                  ; 9.072 ns                ;
; 0.688 ns                                ; 107.39 MHz ( period = 9.312 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a6~porta_we_reg  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 9.068 ns                ;
; 0.689 ns                                ; 107.40 MHz ( period = 9.311 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a22~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.774 ns                  ; 9.085 ns                ;
; 0.692 ns                                ; 107.43 MHz ( period = 9.308 ns )                    ; Line:Line0|_AddrY[5]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.739 ns                  ; 9.047 ns                ;
; 0.692 ns                                ; 107.43 MHz ( period = 9.308 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a25~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 9.045 ns                ;
; 0.693 ns                                ; 107.45 MHz ( period = 9.307 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a16~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.752 ns                  ; 9.059 ns                ;
; 0.695 ns                                ; 107.47 MHz ( period = 9.305 ns )                    ; Line:Line0|_AddrY[7]~_Duplicate_3129_Duplicate_Duplicate_Duplicate ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a53~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.754 ns                  ; 9.059 ns                ;
; 0.700 ns                                ; 107.53 MHz ( period = 9.300 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a50~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 9.067 ns                ;
; 0.703 ns                                ; 107.56 MHz ( period = 9.297 ns )                    ; Line:Line0|_AddrY[7]~_Duplicate_3129_Duplicate_Duplicate_Duplicate ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a27~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.037 ns                ;
; 0.704 ns                                ; 107.57 MHz ( period = 9.296 ns )                    ; Line:Line0|_AddrY[7]~_Duplicate_3129_Duplicate_Duplicate_Duplicate ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a69~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.054 ns                ;
; 0.704 ns                                ; 107.57 MHz ( period = 9.296 ns )                    ; Line:Line0|_AddrY[4]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a71~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.759 ns                  ; 9.055 ns                ;
; 0.710 ns                                ; 107.64 MHz ( period = 9.290 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a12~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.019 ns                ;
; 0.710 ns                                ; 107.64 MHz ( period = 9.290 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a4~porta_we_reg  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.755 ns                  ; 9.045 ns                ;
; 0.711 ns                                ; 107.65 MHz ( period = 9.289 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a21~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.749 ns                  ; 9.038 ns                ;
; 0.711 ns                                ; 107.65 MHz ( period = 9.289 ns )                    ; Line:Line0|_AddrY[4]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a23~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.778 ns                  ; 9.067 ns                ;
; 0.718 ns                                ; 107.74 MHz ( period = 9.282 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a38~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.753 ns                  ; 9.035 ns                ;
; 0.719 ns                                ; 107.75 MHz ( period = 9.281 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a2~porta_we_reg  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.762 ns                  ; 9.043 ns                ;
; 0.722 ns                                ; 107.78 MHz ( period = 9.278 ns )                    ; Line:Line0|_AddrY[5]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a51~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.764 ns                  ; 9.042 ns                ;
; 0.723 ns                                ; 107.79 MHz ( period = 9.277 ns )                    ; Line:Line0|_AddrY[5]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a42~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.753 ns                  ; 9.030 ns                ;
; 0.729 ns                                ; 107.86 MHz ( period = 9.271 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a63~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.755 ns                  ; 9.026 ns                ;
; 0.729 ns                                ; 107.86 MHz ( period = 9.271 ns )                    ; Line:Line0|_AddrY[4]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a34~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.742 ns                  ; 9.013 ns                ;
; 0.729 ns                                ; 107.86 MHz ( period = 9.271 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a43~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.761 ns                  ; 9.032 ns                ;
; 0.731 ns                                ; 107.89 MHz ( period = 9.269 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a2~porta_we_reg  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.762 ns                  ; 9.031 ns                ;
; 0.732 ns                                ; 107.90 MHz ( period = 9.268 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a68~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.774 ns                  ; 9.042 ns                ;
; 0.733 ns                                ; 107.91 MHz ( period = 9.267 ns )                    ; Line:Line0|_AddrY[4]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a54~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.771 ns                  ; 9.038 ns                ;
; 0.733 ns                                ; 107.91 MHz ( period = 9.267 ns )                    ; Line:Line0|_AddrY[4]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a59~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.774 ns                  ; 9.041 ns                ;
; 0.735 ns                                ; 107.93 MHz ( period = 9.265 ns )                    ; Line:Line0|_AddrY[5]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a53~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.754 ns                  ; 9.019 ns                ;
; 0.737 ns                                ; 107.96 MHz ( period = 9.263 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a19~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.759 ns                  ; 9.022 ns                ;
; 0.741 ns                                ; 108.00 MHz ( period = 9.259 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a0~porta_we_reg  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.759 ns                  ; 9.018 ns                ;
; 0.741 ns                                ; 108.00 MHz ( period = 9.259 ns )                    ; Line:Line0|_AddrY[1]~_Duplicate_3131                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a6~porta_we_reg  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 9.015 ns                ;
; 0.742 ns                                ; 108.01 MHz ( period = 9.258 ns )                    ; Line:Line0|_AddrY[4]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a24~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.770 ns                  ; 9.028 ns                ;
; 0.743 ns                                ; 108.03 MHz ( period = 9.257 ns )                    ; Line:Line0|_AddrY[5]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a27~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 8.997 ns                ;
; 0.743 ns                                ; 108.03 MHz ( period = 9.257 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a20~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.754 ns                  ; 9.011 ns                ;
; 0.744 ns                                ; 108.04 MHz ( period = 9.256 ns )                    ; Line:Line0|_AddrY[5]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a69~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.014 ns                ;
; 0.747 ns                                ; 108.07 MHz ( period = 9.253 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a7~porta_we_reg  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.743 ns                  ; 8.996 ns                ;
; 0.750 ns                                ; 108.11 MHz ( period = 9.250 ns )                    ; Line:Line0|_AddrY[4]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a62~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.780 ns                  ; 9.030 ns                ;
; 0.751 ns                                ; 108.12 MHz ( period = 9.249 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a31~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.770 ns                  ; 9.019 ns                ;
; 0.753 ns                                ; 108.14 MHz ( period = 9.247 ns )                    ; Line:Line0|_AddrY[3]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a0~porta_we_reg  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.759 ns                  ; 9.006 ns                ;
; 0.766 ns                                ; 108.30 MHz ( period = 9.234 ns )                    ; Line:Line0|_AddrY[4]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a65~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.731 ns                  ; 8.965 ns                ;
; 0.766 ns                                ; 108.30 MHz ( period = 9.234 ns )                    ; Line:Line0|_AddrY[2]~_Duplicate_3132                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a50~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 9.001 ns                ;
; 0.766 ns                                ; 108.30 MHz ( period = 9.234 ns )                    ; Line:Line0|_AddrY[0]~_Duplicate_3130                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a60~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.757 ns                  ; 8.991 ns                ;
; 0.767 ns                                ; 108.31 MHz ( period = 9.233 ns )                    ; Line:Line0|_AddrY[7]~_Duplicate_3129_Duplicate_Duplicate_Duplicate ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a40~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 9.000 ns                ;
; 0.768 ns                                ; 108.32 MHz ( period = 9.232 ns )                    ; Line:Line0|_AddrY[4]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a8~porta_we_reg  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.731 ns                  ; 8.963 ns                ;
; 0.769 ns                                ; 108.33 MHz ( period = 9.231 ns )                    ; Line:Line0|_AddrY[4]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a67~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.742 ns                  ; 8.973 ns                ;
; 0.771 ns                                ; 108.35 MHz ( period = 9.229 ns )                    ; Line:Line0|_AddrY[4]                                               ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a66~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 8.969 ns                ;
; 0.775 ns                                ; 108.40 MHz ( period = 9.225 ns )                    ; Line:Line0|_AddrY[7]~_Duplicate_3129_Duplicate_Duplicate_Duplicate ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a58~porta_we_reg ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 8.972 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                    ;                                                                                                                               ;                                                ;                                                ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ioGPIO0[19]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                    ; To                                                                                                                                                                       ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 266.95 MHz ( period = 3.746 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; 270.49 MHz ( period = 3.697 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 3.550 ns                ;
; N/A                                     ; 272.18 MHz ( period = 3.674 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[10]                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 3.194 ns                ;
; N/A                                     ; 274.42 MHz ( period = 3.644 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 3.430 ns                ;
; N/A                                     ; 277.62 MHz ( period = 3.602 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[7]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 282.09 MHz ( period = 3.545 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa3                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 3.377 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 3.299 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[10]                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 3.565 ns                ;
; N/A                                     ; 285.31 MHz ( period = 3.505 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[4]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 3.358 ns                ;
; N/A                                     ; 289.77 MHz ( period = 3.451 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[8]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 292.06 MHz ( period = 3.424 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa1                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 3.256 ns                ;
; N/A                                     ; 295.68 MHz ( period = 3.382 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[10]                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 295.77 MHz ( period = 3.381 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[5]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 296.74 MHz ( period = 3.370 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[6]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; 301.20 MHz ( period = 3.320 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[6]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.840 ns                ;
; N/A                                     ; 301.66 MHz ( period = 3.315 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[10]                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[6]                                                        ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 3.101 ns                ;
; N/A                                     ; 302.48 MHz ( period = 3.306 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa0                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 3.138 ns                ;
; N/A                                     ; 303.03 MHz ( period = 3.300 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa8                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; 304.32 MHz ( period = 3.286 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[3]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 3.139 ns                ;
; N/A                                     ; 308.74 MHz ( period = 3.239 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[6]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 3.291 ns                ;
; N/A                                     ; 311.04 MHz ( period = 3.215 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[9]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 313.58 MHz ( period = 3.189 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[9]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.908 ns                ;
; N/A                                     ; 314.76 MHz ( period = 3.177 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa5                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; 315.56 MHz ( period = 3.169 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa8                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.909 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[8]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 321.03 MHz ( period = 3.115 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa6                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.947 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa2                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.919 ns                ;
; N/A                                     ; 327.01 MHz ( period = 3.058 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[9]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.777 ns                ;
; N/A                                     ; 327.44 MHz ( period = 3.054 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[10]                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.840 ns                ;
; N/A                                     ; 327.98 MHz ( period = 3.049 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa10                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.789 ns                ;
; N/A                                     ; 328.19 MHz ( period = 3.047 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[7]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 332.89 MHz ( period = 3.004 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[8]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[6]                                                        ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 334.78 MHz ( period = 2.987 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[8]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.706 ns                ;
; N/A                                     ; 335.80 MHz ( period = 2.978 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa9                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.718 ns                ;
; N/A                                     ; 342.70 MHz ( period = 2.918 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa10                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.658 ns                ;
; N/A                                     ; 342.94 MHz ( period = 2.916 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[7]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.635 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~portb_datain_reg0 ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~portb_memory_reg0  ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~portb_datain_reg1 ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a3~portb_memory_reg0  ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg0 ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_memory_reg0  ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg1 ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a1~portb_memory_reg0  ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg2 ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a6~portb_memory_reg0  ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg3 ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a7~portb_memory_reg0  ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg0 ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_memory_reg0  ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg1 ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a5~portb_memory_reg0  ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg2 ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a8~portb_memory_reg0  ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a9~portb_memory_reg0  ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; 343.52 MHz ( period = 2.911 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[6]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.697 ns                ;
; N/A                                     ; 344.23 MHz ( period = 2.905 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[5]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.624 ns                ;
; N/A                                     ; 348.68 MHz ( period = 2.868 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[2]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.721 ns                ;
; N/A                                     ; 351.25 MHz ( period = 2.847 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa9                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.587 ns                ;
; N/A                                     ; 351.37 MHz ( period = 2.846 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[7]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[6]                                                        ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 352.61 MHz ( period = 2.836 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.622 ns                ;
; N/A                                     ; 352.61 MHz ( period = 2.836 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa7                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.576 ns                ;
; N/A                                     ; 352.86 MHz ( period = 2.834 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[4]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[10]                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_address_reg9 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 358.55 MHz ( period = 2.789 ns )                    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.841 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[10]                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~portb_address_reg9 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.888 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[5]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.493 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa6                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.505 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|alt_synch_pipe_gv7:ws_dgrp|dffpipe_d09:dffpipe5|dffe6a[10]                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~65                                                     ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.534 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[9]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.183 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[9]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[6]                                                        ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.836 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa7                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.445 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[4]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa5                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.434 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[3]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.394 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[8]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.112 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.710 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa0                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.392 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa4                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.480 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa6                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.374 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[10]                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66                                                     ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.415 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[10]                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[7]                                                        ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa4                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.363 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa8                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.453 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[2]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.323 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[7]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.041 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[9]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_address_reg9 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.957 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[6]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[10]                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.357 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa5                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.303 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa3                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.292 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[3]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[9]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~portb_address_reg9 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[10]                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_address_reg9 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.620 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa0                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.261 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa9                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.301 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|parity_ff                                               ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[10]                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.614 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa4                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.232 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[2]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|parity_ff                                              ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa8                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.256 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.181 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[5]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.899 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa10                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.256 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa3                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.161 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa2                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.133 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[4]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.828 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|parity_ff                                               ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[6]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.471 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[10]                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.466 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.050 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa7                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.161 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa0                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa8                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.113 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa1                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.062 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|alt_synch_pipe_gv7:ws_dgrp|dffpipe_d09:dffpipe5|dffe6a[7]                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~65                                                     ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.107 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[8]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66                                                     ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.437 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[8]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[7]                                                        ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.436 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa1                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa8                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.086 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[9]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_address_reg9 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.704 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa2                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.002 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[6]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[9]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[10]                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[9]                                                        ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.026 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[2]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[10]                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.339 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|parity_ff                                              ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa10                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.005 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[3]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.669 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|alt_synch_pipe_gv7:ws_dgrp|dffpipe_d09:dffpipe5|dffe6a[10]                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[6]                                                        ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.995 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[6]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.323 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa1                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.931 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[6]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[6]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.973 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[6]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[8]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.629 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|parity_ff                                               ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[9]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.957 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[7]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66                                                     ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.279 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[7]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[7]                                                        ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.278 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_we_reg       ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.511 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~portb_we_reg       ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|parity_ff                                              ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa9                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.934 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[5]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[10]                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.225 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa2                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa8                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.888 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|parity_ff                                               ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[8]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.886 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.871 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|alt_synch_pipe_gv7:ws_dgrp|dffpipe_d09:dffpipe5|dffe6a[9]                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~65                                                     ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.087 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[2]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[6]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa0                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa10                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.862 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa3                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa8                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.862 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|parity_ff                                                ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.771 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[3]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[10]                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.168 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa1                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa10                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.835 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[9]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66                                                     ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.150 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[9]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[7]                                                        ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.149 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|parity_ff                                               ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[7]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.815 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_we_reg       ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.380 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[9]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.809 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~portb_we_reg       ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.394 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[4]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[10]                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.125 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|parity_ff                                              ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa7                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.792 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa0                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa9                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.791 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[9]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[9]                                                        ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.110 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa1                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa9                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.764 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa4                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa8                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.751 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[8]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.738 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|parity_ff                                              ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa6                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa5                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa8                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|parity_ff                                                ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.640 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[3]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[6]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.025 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_we_reg       ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.205 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[2]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[9]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.682 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|parity_ff                                               ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[5]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.673 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[7]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.667 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|parity_ff                                              ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa5                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.650 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[4]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[6]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.982 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa0                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa7                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.649 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|parity_ff                                               ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.603 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa2                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa10                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa1                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa7                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.622 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[2]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.283 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[2]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[8]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.611 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa3                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa10                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.611 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa6                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa8                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.610 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|parity_ff                                              ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa0                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.608 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|parity_ff                                               ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[4]                                           ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.602 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|alt_synch_pipe_gv7:ws_dgrp|dffpipe_d09:dffpipe5|dffe6a[10]                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[9]                                                        ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.381 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|parity_ff                                              ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa4                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa0                                           ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_e2c:wrptr_g1p|counter_ffa6                                            ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.578 ns                ;
; N/A                                     ; Restricted to 360.10 MHz ( period = 2.777 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[10]                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[10]                                          ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.577 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_we_reg       ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.074 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[3]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_address_reg3 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 2.090 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[6]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~portb_address_reg6 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.751 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_address_reg1 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.733 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~portb_address_reg1 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.750 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[6]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_address_reg6 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.719 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[6]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_address_reg6 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.463 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_address_reg1 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.455 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[3]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~portb_address_reg3 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.850 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[4]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_address_reg4 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.802 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[2]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_address_reg2 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.766 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[2]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~portb_address_reg2 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.771 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[7]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_address_reg7 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.742 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[8]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~portb_address_reg8 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.747 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[7]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~portb_address_reg7 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.746 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[4]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~portb_address_reg4 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.744 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[8]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_address_reg8 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.723 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~portb_address_reg0 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.738 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[0]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_address_reg0 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.715 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[3]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_address_reg3 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.543 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[5]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_address_reg5 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.468 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[5]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_address_reg5 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.507 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[2]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_address_reg2 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.461 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[7]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_address_reg7 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.458 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[8]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_address_reg8 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.457 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[5]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~portb_address_reg5 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.520 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[4]                                          ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_address_reg4 ; ioGPIO0[19] ; ioGPIO0[19] ; None                        ; None                      ; 1.444 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                         ;                                                                                                                                                                          ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                         ;
+---------------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                          ; To                                            ; From Clock                                     ; To Clock                                       ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8          ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK           ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.533 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]~193 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.559 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.575 ns                 ;
; 0.559 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.575 ns                 ;
; 0.559 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.575 ns                 ;
; 0.715 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.731 ns                 ;
; 0.803 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.803 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.807 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.808 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.812 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.816 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.819 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.821 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.845 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.859 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.875 ns                 ;
; 0.860 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.876 ns                 ;
; 0.862 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 1.078 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.094 ns                 ;
; 1.094 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.110 ns                 ;
; 1.146 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.162 ns                 ;
; 1.169 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.185 ns                 ;
; 1.186 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.202 ns                 ;
; 1.186 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.202 ns                 ;
; 1.190 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.206 ns                 ;
; 1.191 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.207 ns                 ;
; 1.199 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.215 ns                 ;
; 1.200 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.216 ns                 ;
; 1.202 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.218 ns                 ;
; 1.203 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.219 ns                 ;
; 1.221 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.237 ns                 ;
; 1.225 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.226 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.242 ns                 ;
; 1.227 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.243 ns                 ;
; 1.235 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.251 ns                 ;
; 1.235 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.251 ns                 ;
; 1.236 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.252 ns                 ;
; 1.246 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.262 ns                 ;
; 1.248 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.264 ns                 ;
; 1.252 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.268 ns                 ;
; 1.257 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.273 ns                 ;
; 1.257 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.273 ns                 ;
; 1.262 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.278 ns                 ;
; 1.266 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.282 ns                 ;
; 1.269 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.285 ns                 ;
; 1.271 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.287 ns                 ;
; 1.277 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.293 ns                 ;
; 1.307 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.323 ns                 ;
; 1.313 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.329 ns                 ;
; 1.316 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.332 ns                 ;
; 1.317 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.333 ns                 ;
; 1.328 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.344 ns                 ;
; 1.332 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.348 ns                 ;
; 1.332 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.348 ns                 ;
; 1.337 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.353 ns                 ;
; 1.342 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.358 ns                 ;
; 1.344 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.360 ns                 ;
; 1.345 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.361 ns                 ;
; 1.348 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.364 ns                 ;
; 1.352 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.368 ns                 ;
; 1.357 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.373 ns                 ;
; 1.358 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.374 ns                 ;
; 1.374 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.390 ns                 ;
; 1.375 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.391 ns                 ;
; 1.379 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.395 ns                 ;
; 1.380 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.396 ns                 ;
; 1.380 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.396 ns                 ;
; 1.383 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.399 ns                 ;
; 1.387 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.403 ns                 ;
; 1.399 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.415 ns                 ;
; 1.400 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.416 ns                 ;
; 1.400 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.416 ns                 ;
; 1.401 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.417 ns                 ;
; 1.403 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.419 ns                 ;
; 1.404 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.420 ns                 ;
; 1.405 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.421 ns                 ;
; 1.413 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.429 ns                 ;
; 1.415 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.431 ns                 ;
; 1.449 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.465 ns                 ;
; 1.449 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.465 ns                 ;
; 1.458 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.474 ns                 ;
; 1.470 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.486 ns                 ;
; 1.470 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.486 ns                 ;
; 1.475 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.491 ns                 ;
; 1.479 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.495 ns                 ;
; 1.481 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.497 ns                 ;
; 1.481 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.497 ns                 ;
; 1.481 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.497 ns                 ;
; 1.483 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.499 ns                 ;
; 1.484 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.500 ns                 ;
; 1.486 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.502 ns                 ;
; 1.487 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]~193 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.503 ns                 ;
; 1.506 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.522 ns                 ;
; 1.511 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.527 ns                 ;
; 1.511 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.527 ns                 ;
; 1.511 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.527 ns                 ;
; 1.528 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.544 ns                 ;
; 1.529 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.545 ns                 ;
; 1.537 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.553 ns                 ;
; 1.541 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.557 ns                 ;
; 1.544 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.560 ns                 ;
; 1.546 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.562 ns                 ;
; 1.549 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.565 ns                 ;
; 1.557 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.573 ns                 ;
; 1.612 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.628 ns                 ;
; 1.636 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.652 ns                 ;
; 1.654 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.670 ns                 ;
; 1.705 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.720 ns                 ;
; 1.705 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.720 ns                 ;
; 1.705 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.720 ns                 ;
; 1.705 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.720 ns                 ;
; 1.705 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.720 ns                 ;
; 1.705 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.720 ns                 ;
; 1.705 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.720 ns                 ;
; 1.705 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.720 ns                 ;
; 1.871 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]~193 ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.887 ns                 ;
; 2.275 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.290 ns                 ;
; 2.275 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.290 ns                 ;
; 2.275 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.290 ns                 ;
; 2.275 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.290 ns                 ;
; 2.275 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.290 ns                 ;
; 2.275 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.290 ns                 ;
; 2.275 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.290 ns                 ;
; 2.275 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.290 ns                 ;
; 2.364 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.379 ns                 ;
; 2.364 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.379 ns                 ;
; 2.364 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.379 ns                 ;
; 2.364 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.379 ns                 ;
; 2.364 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.379 ns                 ;
; 2.364 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.379 ns                 ;
; 2.364 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.379 ns                 ;
; 2.364 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.379 ns                 ;
; 2.398 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.413 ns                 ;
; 2.398 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.413 ns                 ;
; 2.398 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.413 ns                 ;
; 2.398 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.413 ns                 ;
; 2.398 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.413 ns                 ;
; 2.398 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.413 ns                 ;
; 2.398 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.413 ns                 ;
; 2.398 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.413 ns                 ;
; 2.481 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.496 ns                 ;
; 2.481 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.496 ns                 ;
; 2.481 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.496 ns                 ;
; 2.481 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.496 ns                 ;
; 2.481 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.496 ns                 ;
; 2.481 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.496 ns                 ;
; 2.481 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.496 ns                 ;
; 2.481 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.496 ns                 ;
; 2.513 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.528 ns                 ;
; 2.513 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.528 ns                 ;
; 2.513 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.528 ns                 ;
; 2.513 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.528 ns                 ;
; 2.513 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.528 ns                 ;
; 2.513 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.528 ns                 ;
; 2.513 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.528 ns                 ;
; 2.513 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.528 ns                 ;
; 2.542 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.557 ns                 ;
; 2.542 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.557 ns                 ;
; 2.542 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.557 ns                 ;
; 2.542 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.557 ns                 ;
; 2.542 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.557 ns                 ;
; 2.542 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.557 ns                 ;
; 2.542 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.557 ns                 ;
; 2.542 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.557 ns                 ;
; 2.618 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.633 ns                 ;
; 2.618 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.633 ns                 ;
; 2.618 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.633 ns                 ;
; 2.618 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.633 ns                 ;
; 2.618 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.633 ns                 ;
; 2.618 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.633 ns                 ;
; 2.618 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.633 ns                 ;
; 2.618 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.633 ns                 ;
; 2.669 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.684 ns                 ;
; 2.669 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.684 ns                 ;
; 2.669 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.684 ns                 ;
; 2.669 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.684 ns                 ;
; 2.669 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.684 ns                 ;
; 2.669 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.684 ns                 ;
; 2.669 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.684 ns                 ;
; 2.669 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 2.684 ns                 ;
+---------------+-----------------------------------------------+-----------------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                             ; To                                                                                                                                                                       ; From Clock                                     ; To Clock                                       ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; ComCtrl:ComCtrl0|_FullPersistent                                                                                                 ; ComCtrl:ComCtrl0|_FullPersistent                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; FrameCtrl:FrameCtrl0|_Face0                                                                                                      ; FrameCtrl:FrameCtrl0|_Face0                                                                                                                                              ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Line:Line0|_AddrY[6]                                                                                                             ; Line:Line0|_AddrY[6]                                                                                                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Line:Line0|_AddrY[5]                                                                                                             ; Line:Line0|_AddrY[5]                                                                                                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Line:Line0|_AddrY[4]                                                                                                             ; Line:Line0|_AddrY[4]                                                                                                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Line:Line0|_AddrX[7]                                                                                                             ; Line:Line0|_AddrX[7]                                                                                                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Line:Line0|_AddrY[3]                                                                                                             ; Line:Line0|_AddrY[3]                                                                                                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Line:Line0|_AddrX[6]                                                                                                             ; Line:Line0|_AddrX[6]                                                                                                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Line:Line0|_AddrY[2]                                                                                                             ; Line:Line0|_AddrY[2]                                                                                                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Line:Line0|_AddrX[5]                                                                                                             ; Line:Line0|_AddrX[5]                                                                                                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Line:Line0|_AddrY[1]                                                                                                             ; Line:Line0|_AddrY[1]                                                                                                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Line:Line0|_AddrX[4]                                                                                                             ; Line:Line0|_AddrX[4]                                                                                                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Line:Line0|_AddrY[0]                                                                                                             ; Line:Line0|_AddrY[0]                                                                                                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Line:Line0|_AddrX[3]                                                                                                             ; Line:Line0|_AddrX[3]                                                                                                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Line:Line0|_AddrX[2]                                                                                                             ; Line:Line0|_AddrX[2]                                                                                                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Line:Line0|_AddrX[1]                                                                                                             ; Line:Line0|_AddrX[1]                                                                                                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Line:Line0|_Y[0]                                                                                                                 ; Line:Line0|_Y[0]                                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ComCtrl:ComCtrl0|_Y                                                                                                              ; ComCtrl:ComCtrl0|_Y                                                                                                                                                      ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Line:Line0|_Done                                                                                                                 ; Line:Line0|_Done                                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.515 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100b                                                                                          ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100                                                                                                                                   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.517 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Debounce:Debounce0|_Bounce                                                                        ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Debounce:Debounce0|_Q                                                                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.526 ns                                ; Line:Line0|_X[8]                                                                                                                 ; Line:Line0|_X[8]                                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.528 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a                                                                                          ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100b                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; Line:Line0|_X[8]                                                                                                                 ; Line:Line0|_Done                                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.531 ns                                ; Flip:Flip0|_Adr[15]                                                                                                              ; Flip:Flip0|_Adr[15]                                                                                                                                                      ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; ComCtrl:ComCtrl0|_VertexBuf[1][1]                                                                                                ; ComCtrl:ComCtrl0|_VertexBuf[3][1]                                                                                                                                        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.537 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10]                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.539 ns                                ; ComCtrl:ComCtrl0|_Cnt[7]                                                                                                         ; ComCtrl:ComCtrl0|_Cnt[7]                                                                                                                                                 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.708 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~porta_address_reg4 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.039 ns                   ; 0.747 ns                 ;
; 0.712 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~porta_address_reg8 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.039 ns                   ; 0.751 ns                 ;
; 0.718 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~porta_address_reg7 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.039 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; ComCtrl:ComCtrl0|_VertexBuf[1][7]                                                                                                ; ComCtrl:ComCtrl0|_VertexBuf[3][7]                                                                                                                                        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.771 ns                 ;
; 0.781 ns                                ; Line:Line0|_Done                                                                                                                 ; Line:Line0|_AddrX[2]                                                                                                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.797 ns                 ;
; 0.785 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.801 ns                 ;
; 0.787 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.803 ns                 ;
; 0.791 ns                                ; Flip:Flip0|_Adr[0]                                                                                                               ; Flip:Flip0|_Adr[0]                                                                                                                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.794 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.795 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1]                                                                                   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1]                                                                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.798 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[5]                                                                                   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[5]                                                                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.799 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|parity_ff       ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|parity_ff                                               ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.805 ns                                ; ComCtrl:ComCtrl0|_Cnt[2]                                                                                                         ; ComCtrl:ComCtrl0|_Cnt[2]                                                                                                                                                 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Line:Line0|_X[7]                                                                                                                 ; Line:Line0|_X[7]                                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Line:Line0|_X[3]                                                                                                                 ; Line:Line0|_X[3]                                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Flip:Flip0|_Adr[1]                                                                                                               ; Flip:Flip0|_Adr[1]                                                                                                                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; Line:Line0|_X[5]                                                                                                                 ; Line:Line0|_X[5]                                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Flip:Flip0|_Adr[4]                                                                                                               ; Flip:Flip0|_Adr[4]                                                                                                                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Flip:Flip0|_Adr[7]                                                                                                               ; Flip:Flip0|_Adr[7]                                                                                                                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Flip:Flip0|_Adr[2]                                                                                                               ; Flip:Flip0|_Adr[2]                                                                                                                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Flip:Flip0|_Adr[9]                                                                                                               ; Flip:Flip0|_Adr[9]                                                                                                                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Flip:Flip0|_Adr[13]                                                                                                              ; Flip:Flip0|_Adr[13]                                                                                                                                                      ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Flip:Flip0|_Adr[14]                                                                                                              ; Flip:Flip0|_Adr[14]                                                                                                                                                      ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; Line:Line0|_Done                                                                                                                 ; Line:Line0|_X[0]                                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.808 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; ComCtrl:ComCtrl0|_Cnt[4]                                                                                                         ; ComCtrl:ComCtrl0|_Cnt[4]                                                                                                                                                 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Line:Line0|_X[1]                                                                                                                 ; Line:Line0|_X[1]                                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.813 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[3]                                                                                     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[3]                                                                                                                             ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[0]                                                                                     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[0]                                                                                                                             ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[7]                                                                                     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[7]                                                                                                                             ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[5]                                                                                     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[5]                                                                                                                             ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; ComCtrl:ComCtrl0|_Cnt[6]                                                                                                         ; ComCtrl:ComCtrl0|_Cnt[6]                                                                                                                                                 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; Flip:Flip0|_Adr[11]                                                                                                              ; Flip:Flip0|_Adr[11]                                                                                                                                                      ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; ComCtrl:ComCtrl0|_VertexBuf[1][0]                                                                                                ; ComCtrl:ComCtrl0|_VertexBuf[3][0]                                                                                                                                        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.816 ns                                ; ComCtrl:ComCtrl0|_VertexBuf[1][3]                                                                                                ; ComCtrl:ComCtrl0|_VertexBuf[3][3]                                                                                                                                        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.821 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.827 ns                                ; Line:Line0|_X[0]                                                                                                                 ; Line:Line0|_X[0]                                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.838 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[2]                                                                                   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[2]                                                                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Line:Line0|_X[4]                                                                                                                 ; Line:Line0|_X[4]                                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Flip:Flip0|_Adr[3]                                                                                                               ; Flip:Flip0|_Adr[3]                                                                                                                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Flip:Flip0|_Adr[8]                                                                                                               ; Flip:Flip0|_Adr[8]                                                                                                                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Flip:Flip0|_Adr[12]                                                                                                              ; Flip:Flip0|_Adr[12]                                                                                                                                                      ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; Flip:Flip0|_Adr[5]                                                                                                               ; Flip:Flip0|_Adr[5]                                                                                                                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.840 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0]                                                                                   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0]                                                                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.840 ns                                ; ComCtrl:ComCtrl0|_VertexBuf[0][7]                                                                                                ; ComCtrl:ComCtrl0|_VertexBuf[2][7]                                                                                                                                        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.840 ns                                ; Line:Line0|_X[2]                                                                                                                 ; Line:Line0|_X[2]                                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.844 ns                                ; ComCtrl:ComCtrl0|_Cnt[1]                                                                                                         ; ComCtrl:ComCtrl0|_Cnt[1]                                                                                                                                                 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.845 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[2]                                                                                     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[2]                                                                                                                             ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[6]                                                                                     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[6]                                                                                                                             ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; ComCtrl:ComCtrl0|_Cnt[3]                                                                                                         ; ComCtrl:ComCtrl0|_Cnt[3]                                                                                                                                                 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[1]                                                                                     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[1]                                                                                                                             ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; ComCtrl:ComCtrl0|_VertexBuf[1][6]                                                                                                ; ComCtrl:ComCtrl0|_VertexBuf[3][6]                                                                                                                                        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; ComCtrl:ComCtrl0|_Cnt[5]                                                                                                         ; ComCtrl:ComCtrl0|_Cnt[5]                                                                                                                                                 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; Flip:Flip0|_Adr[10]                                                                                                              ; Flip:Flip0|_Adr[10]                                                                                                                                                      ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.847 ns                                ; Flip:Flip0|_Adr[6]                                                                                                               ; Flip:Flip0|_Adr[6]                                                                                                                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.849 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.850 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.851 ns                                ; ComCtrl:ComCtrl0|_VertexBuf[0][2]                                                                                                ; ComCtrl:ComCtrl0|_VertexBuf[2][2]                                                                                                                                        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.851 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.856 ns                                ; ComCtrl:ComCtrl0|_VertexBuf[0][0]                                                                                                ; ComCtrl:ComCtrl0|_VertexBuf[2][0]                                                                                                                                        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.872 ns                 ;
; 0.865 ns                                ; ComCtrl:ComCtrl0|_VertexBuf[1][4]                                                                                                ; Line:Line0|_LastStep[4]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.045 ns                   ; 0.910 ns                 ;
; 0.917 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|rdptr_g[2]                                  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|rdemp_eq_comp_lsb_aeb                                                               ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.933 ns                 ;
; 0.950 ns                                ; ComCtrl:ComCtrl0|_Go                                                                                                             ; ComCtrl:ComCtrl0|_FIFO_Pop                                                                                                                                               ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.966 ns                 ;
; 0.959 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~porta_address_reg0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.039 ns                   ; 0.998 ns                 ;
; 0.963 ns                                ; Line:Line0|_AddrY[2]                                                                                                             ; Line:Line0|_AddrY[2]~_Duplicate_3132                                                                                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.979 ns                 ;
; 0.965 ns                                ; ComCtrl:ComCtrl0|_Polyline                                                                                                       ; Line:Line0|_WrEn                                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.981 ns                 ;
; 0.968 ns                                ; Line:Line0|_AddrY[6]                                                                                                             ; Line:Line0|_AddrY[6]~_Duplicate_3128                                                                                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.984 ns                 ;
; 0.969 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~porta_address_reg6 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.039 ns                   ; 1.008 ns                 ;
; 0.970 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~porta_address_reg3 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.039 ns                   ; 1.009 ns                 ;
; 0.973 ns                                ; Line:Line0|_AddrY[1]                                                                                                             ; Line:Line0|_AddrY[1]~_Duplicate_3131                                                                                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.989 ns                 ;
; 0.973 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~porta_address_reg8 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.049 ns                   ; 1.022 ns                 ;
; 0.984 ns                                ; Line:Line0|_X[6]                                                                                                                 ; Line:Line0|_X[6]                                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.000 ns                 ;
; 0.998 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.014 ns                 ;
; 1.001 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~porta_address_reg7 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.049 ns                   ; 1.050 ns                 ;
; 1.004 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.020 ns                 ;
; 1.018 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100                                                                                           ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Debounce:Debounce0|_Bounce                                                                                                                ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 1.031 ns                 ;
; 1.019 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~porta_address_reg2 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.039 ns                   ; 1.058 ns                 ;
; 1.031 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.047 ns                 ;
; 1.033 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~porta_address_reg1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.039 ns                   ; 1.072 ns                 ;
; 1.040 ns                                ; Line:Line0|_AddrY[7]~_Duplicate_3129_Duplicate_Duplicate_Duplicate                                                               ; Line:Line0|_AddrY[7]~_Duplicate_3129_Duplicate_Duplicate_Duplicate                                                                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.056 ns                 ;
; 1.051 ns                                ; ComCtrl:ComCtrl0|_VertexBuf[0][3]                                                                                                ; ComCtrl:ComCtrl0|_VertexBuf[1][3]                                                                                                                                        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.010 ns                   ; 1.061 ns                 ;
; 1.056 ns                                ; ComCtrl:ComCtrl0|_VertexBuf[3][2]                                                                                                ; Line:Line0|_LastStep[2]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 1.071 ns                 ;
; 1.063 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|rdptr_g[3]                                  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|rdemp_eq_comp_lsb_aeb                                                               ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.079 ns                 ;
; 1.064 ns                                ; ComCtrl:ComCtrl0|_VertexBuf[3][1]                                                                                                ; Line:Line0|_LastStep[1]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.013 ns                  ; 1.051 ns                 ;
; 1.066 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|p0addr                                      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~porta_address_reg9 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.040 ns                   ; 1.106 ns                 ;
; 1.066 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|p0addr                                      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~porta_address_reg8 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.040 ns                   ; 1.106 ns                 ;
; 1.066 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|p0addr                                      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~porta_address_reg7 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.040 ns                   ; 1.106 ns                 ;
; 1.066 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|p0addr                                      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~porta_address_reg6 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.040 ns                   ; 1.106 ns                 ;
; 1.066 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|p0addr                                      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~porta_address_reg5 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.040 ns                   ; 1.106 ns                 ;
; 1.066 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|p0addr                                      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~porta_address_reg4 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.040 ns                   ; 1.106 ns                 ;
; 1.066 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|p0addr                                      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~porta_address_reg3 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.040 ns                   ; 1.106 ns                 ;
; 1.066 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|p0addr                                      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~porta_address_reg2 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.040 ns                   ; 1.106 ns                 ;
; 1.066 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|p0addr                                      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~porta_address_reg1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.040 ns                   ; 1.106 ns                 ;
; 1.066 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|p0addr                                      ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~porta_address_reg0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.040 ns                   ; 1.106 ns                 ;
; 1.076 ns                                ; ComCtrl:ComCtrl0|_VertexBuf[1][2]                                                                                                ; ComCtrl:ComCtrl0|_VertexBuf[3][2]                                                                                                                                        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.092 ns                 ;
; 1.082 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|rdptr_g[3]                                                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.028 ns                   ; 1.110 ns                 ;
; 1.093 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|rdptr_g[10]                                 ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|rdemp_eq_comp_msb_aeb                                                               ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.109 ns                 ;
; 1.093 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|rdptr_g[0]                                  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|rdemp_eq_comp_lsb_aeb                                                               ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.109 ns                 ;
; 1.095 ns                                ; ComCtrl:ComCtrl0|_VertexBuf[1][6]                                                                                                ; Line:Line0|_LastStep[6]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.045 ns                   ; 1.140 ns                 ;
; 1.107 ns                                ; ComCtrl:ComCtrl0|_Flip                                                                                                           ; ComCtrl:ComCtrl0|_FIFO_Pop                                                                                                                                               ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.017 ns                   ; 1.124 ns                 ;
; 1.114 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~porta_address_reg9 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.039 ns                   ; 1.153 ns                 ;
; 1.119 ns                                ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|address_reg_a[0]              ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|out_address_reg_a[0]                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.012 ns                   ; 1.131 ns                 ;
; 1.124 ns                                ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|address_reg_a[2]              ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|out_address_reg_a[2]                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.012 ns                   ; 1.136 ns                 ;
; 1.126 ns                                ; ComCtrl:ComCtrl0|_VertexBuf[1][2]                                                                                                ; Line:Line0|_LastStep[2]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 1.141 ns                 ;
; 1.126 ns                                ; ComCtrl:ComCtrl0|_VertexBuf[1][3]                                                                                                ; Line:Line0|_LastStep[3]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.044 ns                   ; 1.170 ns                 ;
; 1.132 ns                                ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|address_reg_a[3]              ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|out_address_reg_a[3]                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.012 ns                   ; 1.144 ns                 ;
; 1.133 ns                                ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|address_reg_a[1]              ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|out_address_reg_a[1]                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 1.146 ns                 ;
; 1.172 ns                                ; Flip:Flip0|_Adr[15]                                                                                                              ; Flip:Flip0|_WrEn                                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.012 ns                   ; 1.184 ns                 ;
; 1.178 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1]                                                                                   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[2]                                                                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.178 ns                                ; Flip:Flip0|_Adr[0]                                                                                                               ; Flip:Flip0|_Adr[1]                                                                                                                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.182 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|parity_ff       ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.198 ns                 ;
; 1.188 ns                                ; ComCtrl:ComCtrl0|_Cnt[2]                                                                                                         ; ComCtrl:ComCtrl0|_Cnt[3]                                                                                                                                                 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.188 ns                                ; Line:Line0|_X[3]                                                                                                                 ; Line:Line0|_X[4]                                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.188 ns                                ; Flip:Flip0|_Adr[1]                                                                                                               ; Flip:Flip0|_Adr[2]                                                                                                                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.188 ns                                ; Line:Line0|_X[7]                                                                                                                 ; Line:Line0|_X[8]                                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.189 ns                                ; Line:Line0|_X[5]                                                                                                                 ; Line:Line0|_X[6]                                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; Flip:Flip0|_Adr[4]                                                                                                               ; Flip:Flip0|_Adr[5]                                                                                                                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; Flip:Flip0|_Adr[2]                                                                                                               ; Flip:Flip0|_Adr[3]                                                                                                                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; Flip:Flip0|_Adr[13]                                                                                                              ; Flip:Flip0|_Adr[14]                                                                                                                                                      ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; Flip:Flip0|_Adr[9]                                                                                                               ; Flip:Flip0|_Adr[10]                                                                                                                                                      ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; Flip:Flip0|_Adr[14]                                                                                                              ; Flip:Flip0|_Adr[15]                                                                                                                                                      ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.190 ns                                ; Line:Line0|_Done                                                                                                                 ; Line:Line0|_X[1]                                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.206 ns                 ;
; 1.192 ns                                ; ComCtrl:ComCtrl0|_Cnt[4]                                                                                                         ; ComCtrl:ComCtrl0|_Cnt[5]                                                                                                                                                 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.195 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.211 ns                 ;
; 1.196 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[0]                                                                                     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[1]                                                                                                                             ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.196 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[5]                                                                                     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[6]                                                                                                                             ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.196 ns                                ; ComCtrl:ComCtrl0|_Cnt[6]                                                                                                         ; ComCtrl:ComCtrl0|_Cnt[7]                                                                                                                                                 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.197 ns                                ; Flip:Flip0|_Adr[11]                                                                                                              ; Flip:Flip0|_Adr[12]                                                                                                                                                      ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.200 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~porta_address_reg8 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.049 ns                   ; 1.249 ns                 ;
; 1.204 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.220 ns                 ;
; 1.213 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~porta_address_reg0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.049 ns                   ; 1.262 ns                 ;
; 1.214 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[4]                                                                                   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[6]                                                                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.230 ns                 ;
; 1.214 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[4]                                                                                   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[3]                                                                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.230 ns                 ;
; 1.214 ns                                ; Line:Line0|_X[0]                                                                                                                 ; Line:Line0|_X[1]                                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.230 ns                 ;
; 1.215 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[4]                                                                                   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[7]                                                                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.231 ns                 ;
; 1.216 ns                                ; ComCtrl:ComCtrl0|_VertexBuf[1][5]                                                                                                ; ComCtrl:ComCtrl0|_VertexBuf[3][5]                                                                                                                                        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.012 ns                   ; 1.228 ns                 ;
; 1.219 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~porta_address_reg5 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.049 ns                   ; 1.268 ns                 ;
; 1.219 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.235 ns                 ;
; 1.222 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~porta_address_reg6 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.049 ns                   ; 1.271 ns                 ;
; 1.222 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~porta_address_reg0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.049 ns                   ; 1.271 ns                 ;
; 1.224 ns                                ; Line:Line0|_X[4]                                                                                                                 ; Line:Line0|_X[5]                                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; Flip:Flip0|_Adr[3]                                                                                                               ; Flip:Flip0|_Adr[4]                                                                                                                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; Flip:Flip0|_Adr[8]                                                                                                               ; Flip:Flip0|_Adr[9]                                                                                                                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; Flip:Flip0|_Adr[12]                                                                                                              ; Flip:Flip0|_Adr[13]                                                                                                                                                      ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.225 ns                                ; Flip:Flip0|_Adr[5]                                                                                                               ; Flip:Flip0|_Adr[6]                                                                                                                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.226 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0]                                                                                   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1]                                                                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.242 ns                 ;
; 1.226 ns                                ; Line:Line0|_X[2]                                                                                                                 ; Line:Line0|_X[3]                                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.242 ns                 ;
; 1.229 ns                                ; Line:Line0|_Y[4]                                                                                                                 ; Line:Line0|_AddrX[4]                                                                                                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.245 ns                 ;
; 1.230 ns                                ; ComCtrl:ComCtrl0|_Cnt[1]                                                                                                         ; ComCtrl:ComCtrl0|_Cnt[2]                                                                                                                                                 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.246 ns                 ;
; 1.231 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[2]                                                                                     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[3]                                                                                                                             ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.231 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[6]                                                                                     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[7]                                                                                                                             ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.231 ns                                ; ComCtrl:ComCtrl0|_Cnt[3]                                                                                                         ; ComCtrl:ComCtrl0|_Cnt[4]                                                                                                                                                 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.231 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~porta_address_reg6 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.049 ns                   ; 1.280 ns                 ;
; 1.231 ns                                ; Flip:Flip0|_WrEn                                                                                                                 ; ComCtrl:ComCtrl0|_FIFO_Pop                                                                                                                                               ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.017 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[1]                                                                                     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[2]                                                                                                                             ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; ComCtrl:ComCtrl0|_Cnt[5]                                                                                                         ; ComCtrl:ComCtrl0|_Cnt[6]                                                                                                                                                 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; Flip:Flip0|_Adr[10]                                                                                                              ; Flip:Flip0|_Adr[11]                                                                                                                                                      ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.233 ns                                ; Flip:Flip0|_Adr[6]                                                                                                               ; Flip:Flip0|_Adr[7]                                                                                                                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.249 ns                 ;
; 1.236 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~porta_address_reg2 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.049 ns                   ; 1.285 ns                 ;
; 1.236 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.252 ns                 ;
; 1.237 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.253 ns                 ;
; 1.240 ns                                ; Line:Line0|_AddrY[0]                                                                                                             ; Line:Line0|_AddrY[0]~_Duplicate_3130                                                                                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.256 ns                 ;
; 1.243 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~porta_address_reg3 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.049 ns                   ; 1.292 ns                 ;
; 1.244 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~porta_address_reg2 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.049 ns                   ; 1.293 ns                 ;
; 1.245 ns                                ; Line:Line0|_X[2]                                                                                                                 ; Line:Line0|_AddrX[2]                                                                                                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.261 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                              ;                                                                                                                                                                          ;                                                ;                                                ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                     ;
+-------+--------------+------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; Slack ; Required tsu ; Actual tsu ; From        ; To                                                                                                                                                                      ; To Clock    ;
+-------+--------------+------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; N/A   ; None         ; 3.490 ns   ; ioGPIO0[11] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg1 ; ioGPIO0[19] ;
; N/A   ; None         ; 3.316 ns   ; ioGPIO0[3]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg1 ; ioGPIO0[19] ;
; N/A   ; None         ; 3.312 ns   ; ioGPIO0[9]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg0 ; ioGPIO0[19] ;
; N/A   ; None         ; 3.281 ns   ; ioGPIO0[17] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg2 ; ioGPIO0[19] ;
; N/A   ; None         ; 3.253 ns   ; ioGPIO0[1]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg0 ; ioGPIO0[19] ;
; N/A   ; None         ; 3.236 ns   ; ioGPIO0[5]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~portb_datain_reg0 ; ioGPIO0[19] ;
; N/A   ; None         ; 3.233 ns   ; ioGPIO0[7]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~portb_datain_reg1 ; ioGPIO0[19] ;
; N/A   ; None         ; 3.217 ns   ; ioGPIO0[13] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg2 ; ioGPIO0[19] ;
; N/A   ; None         ; 3.192 ns   ; ioGPIO0[21] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 ; ioGPIO0[19] ;
; N/A   ; None         ; 3.190 ns   ; ioGPIO0[15] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg3 ; ioGPIO0[19] ;
+-------+--------------+------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+----------+-------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                 ; To       ; From Clock  ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+----------+-------------+
; N/A                                     ; None                                                ; 15.376 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 ; oHex4[1] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 15.371 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 ; oHex4[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 15.354 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~65 ; oHex4[1] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 15.349 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~65 ; oHex4[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 15.244 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 ; oHex4[6] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 15.243 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 ; oHex4[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 15.222 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~65 ; oHex4[6] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 15.221 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~65 ; oHex4[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 15.083 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 ; oHex4[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 15.080 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 ; oHex4[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 15.065 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 ; oHex4[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 15.061 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~65 ; oHex4[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 15.058 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~65 ; oHex4[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 15.054 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~64 ; oHex4[1] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 15.049 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~64 ; oHex4[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 15.043 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~65 ; oHex4[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.953 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~63 ; oHex4[1] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.948 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~63 ; oHex4[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.937 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ; oHex4[1] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.932 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ; oHex4[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.922 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~64 ; oHex4[6] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.921 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~64 ; oHex4[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.841 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~63 ; oHex4[1] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.838 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 ; oHex6[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.836 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~63 ; oHex4[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.821 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~63 ; oHex4[6] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.820 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~63 ; oHex4[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.816 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~65 ; oHex6[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.808 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 ; oHex6[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.805 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ; oHex4[6] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.804 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ; oHex4[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.787 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~62 ; oHex4[1] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.786 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~65 ; oHex6[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.782 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~62 ; oHex4[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.761 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~64 ; oHex4[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.758 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~64 ; oHex4[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.743 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~64 ; oHex4[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.709 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~63 ; oHex4[6] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.708 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~63 ; oHex4[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.660 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~63 ; oHex4[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.657 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~63 ; oHex4[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.655 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~62 ; oHex4[6] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.654 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~62 ; oHex4[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.644 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ; oHex4[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.642 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~63 ; oHex4[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.641 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ; oHex4[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.626 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ; oHex4[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.588 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~64 ; oHex4[1] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.583 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~64 ; oHex4[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.548 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~63 ; oHex4[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.545 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~63 ; oHex4[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.530 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~63 ; oHex4[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.516 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~64 ; oHex6[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.494 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~62 ; oHex4[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.491 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~62 ; oHex4[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.486 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~64 ; oHex6[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.476 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~62 ; oHex4[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.456 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~64 ; oHex4[6] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.455 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~64 ; oHex4[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.415 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~63 ; oHex6[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.399 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ; oHex6[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.391 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~62 ; oHex4[1] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.386 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~62 ; oHex4[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.385 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~63 ; oHex6[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.369 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ; oHex6[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.303 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~63 ; oHex6[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.295 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~64 ; oHex4[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.295 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~65 ; oHex4[1] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.292 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~64 ; oHex4[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.290 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~65 ; oHex4[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.277 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~64 ; oHex4[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.273 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~63 ; oHex6[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.259 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~62 ; oHex4[6] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.258 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~62 ; oHex4[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.249 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~62 ; oHex6[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.237 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 ; oHex6[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.229 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 ; oHex5[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.224 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 ; oHex5[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.219 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~62 ; oHex6[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.215 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~65 ; oHex6[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.214 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 ; oHex5[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.211 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 ; oHex5[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.209 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 ; oHex5[1] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.207 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~65 ; oHex5[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.202 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~65 ; oHex5[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.192 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~65 ; oHex5[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.189 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~65 ; oHex5[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.187 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~65 ; oHex5[1] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.174 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 ; oHex5[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.166 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 ; oHex6[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.163 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~65 ; oHex4[6] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.162 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~65 ; oHex4[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.152 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~65 ; oHex5[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.144 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~65 ; oHex6[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.098 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~62 ; oHex4[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.095 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~62 ; oHex4[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.080 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~62 ; oHex4[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.080 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 ; oHex5[6] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.058 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~65 ; oHex5[6] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.050 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~64 ; oHex6[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.020 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~64 ; oHex6[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 14.002 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~65 ; oHex4[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.999 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~65 ; oHex4[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.991 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~61 ; oHex4[1] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.986 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~61 ; oHex4[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.984 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~65 ; oHex4[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.915 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~64 ; oHex6[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.907 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~64 ; oHex5[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.902 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~64 ; oHex5[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.892 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~64 ; oHex5[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.889 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~64 ; oHex5[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.887 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~64 ; oHex5[1] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.860 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~61 ; oHex4[1] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.859 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~61 ; oHex4[6] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.858 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~61 ; oHex4[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.855 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~61 ; oHex4[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.853 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~62 ; oHex6[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.852 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~64 ; oHex5[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.844 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~64 ; oHex6[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.823 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~62 ; oHex6[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.814 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~63 ; oHex6[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.806 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~63 ; oHex5[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.801 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~63 ; oHex5[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.798 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ; oHex6[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.791 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~63 ; oHex5[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.790 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ; oHex5[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.788 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~63 ; oHex5[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.786 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~63 ; oHex5[1] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.785 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ; oHex5[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.775 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ; oHex5[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.772 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ; oHex5[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.770 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ; oHex5[1] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.758 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~64 ; oHex5[6] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.757 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~65 ; oHex6[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.751 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~63 ; oHex5[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.743 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~63 ; oHex6[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.735 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ; oHex5[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.728 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~61 ; oHex4[6] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.727 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~61 ; oHex4[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.727 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ; oHex6[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.727 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~65 ; oHex6[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.702 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~63 ; oHex6[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.698 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~61 ; oHex4[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.695 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~61 ; oHex4[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.694 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~63 ; oHex5[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.689 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~63 ; oHex5[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.680 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~61 ; oHex4[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.679 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~63 ; oHex5[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.676 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~63 ; oHex5[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.674 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~63 ; oHex5[1] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.657 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~63 ; oHex5[6] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.648 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~62 ; oHex6[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.641 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~66 ; oHex5[6] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.640 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~62 ; oHex5[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.639 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~63 ; oHex5[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.635 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~62 ; oHex5[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.631 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~63 ; oHex6[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.625 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~62 ; oHex5[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.622 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~62 ; oHex5[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.620 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~62 ; oHex5[1] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.585 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~62 ; oHex5[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.577 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~62 ; oHex6[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.567 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~61 ; oHex4[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.564 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~61 ; oHex4[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.549 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~61 ; oHex4[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.545 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~63 ; oHex5[6] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.491 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~62 ; oHex5[6] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.464 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 ; oHex6[6] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.453 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~61 ; oHex6[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.449 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~64 ; oHex6[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.442 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~65 ; oHex6[6] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.441 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~64 ; oHex5[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.436 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~64 ; oHex5[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.426 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~64 ; oHex5[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.423 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~64 ; oHex5[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.423 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~61 ; oHex6[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.421 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~64 ; oHex5[1] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.386 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~64 ; oHex5[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.378 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~64 ; oHex6[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.322 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~61 ; oHex6[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.292 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~64 ; oHex5[6] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.292 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~61 ; oHex6[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.266 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66 ; oHex6[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.252 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~62 ; oHex6[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.244 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~62 ; oHex5[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.244 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~65 ; oHex6[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.239 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~62 ; oHex5[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.229 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~62 ; oHex5[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.226 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~62 ; oHex5[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.224 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~62 ; oHex5[1] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.189 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~62 ; oHex5[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.181 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~62 ; oHex6[5] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.156 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~65 ; oHex6[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.148 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~65 ; oHex5[3] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.143 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~65 ; oHex5[0] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.142 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~64 ; oHex6[6] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.133 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~65 ; oHex5[2] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.130 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~65 ; oHex5[4] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.128 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~65 ; oHex5[1] ; ioGPIO0[19] ;
; N/A                                     ; None                                                ; 13.095 ns  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~62 ; oHex5[6] ; ioGPIO0[19] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                      ;          ;             ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+----------+-------------+


+--------------------------------------------------------------------------+
; tpd                                                                      ;
+-------+-------------------+-----------------+--------------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From         ; To          ;
+-------+-------------------+-----------------+--------------+-------------+
; N/A   ; None              ; 13.792 ns       ; ioSRAM_IO[3] ; ioGPIO1[11] ;
; N/A   ; None              ; 13.747 ns       ; ioSRAM_IO[0] ; ioGPIO1[17] ;
; N/A   ; None              ; 13.484 ns       ; ioSRAM_IO[8] ; ioGPIO1[1]  ;
; N/A   ; None              ; 13.364 ns       ; ioSRAM_IO[2] ; ioGPIO1[13] ;
; N/A   ; None              ; 13.117 ns       ; ioSRAM_IO[1] ; ioGPIO1[15] ;
; N/A   ; None              ; 13.105 ns       ; ioSRAM_IO[6] ; ioGPIO1[5]  ;
; N/A   ; None              ; 13.059 ns       ; ioSRAM_IO[5] ; ioGPIO1[7]  ;
; N/A   ; None              ; 12.762 ns       ; ioSRAM_IO[4] ; ioGPIO1[9]  ;
; N/A   ; None              ; 12.248 ns       ; ioSRAM_IO[7] ; ioGPIO1[3]  ;
+-------+-------------------+-----------------+--------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                            ;
+---------------+-------------+-----------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                                                                                                                                                                      ; To Clock    ;
+---------------+-------------+-----------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; N/A           ; None        ; -2.921 ns ; ioGPIO0[15] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg3 ; ioGPIO0[19] ;
; N/A           ; None        ; -2.923 ns ; ioGPIO0[21] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg3 ; ioGPIO0[19] ;
; N/A           ; None        ; -2.948 ns ; ioGPIO0[13] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg2 ; ioGPIO0[19] ;
; N/A           ; None        ; -2.964 ns ; ioGPIO0[7]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~portb_datain_reg1 ; ioGPIO0[19] ;
; N/A           ; None        ; -2.967 ns ; ioGPIO0[5]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a2~portb_datain_reg0 ; ioGPIO0[19] ;
; N/A           ; None        ; -2.984 ns ; ioGPIO0[1]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg0 ; ioGPIO0[19] ;
; N/A           ; None        ; -3.012 ns ; ioGPIO0[17] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg2 ; ioGPIO0[19] ;
; N/A           ; None        ; -3.043 ns ; ioGPIO0[9]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg0 ; ioGPIO0[19] ;
; N/A           ; None        ; -3.047 ns ; ioGPIO0[3]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg1 ; ioGPIO0[19] ;
; N/A           ; None        ; -3.221 ns ; ioGPIO0[11] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg1 ; ioGPIO0[19] ;
+---------------+-------------+-----------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                        ;
+-----------------+---------+-----------------+-------------------------+-------------+-------------------------------------------------------------+
; Option          ; Setting ; From            ; To                      ; Entity Name ; Help                                                        ;
+-----------------+---------+-----------------+-------------------------+-------------+-------------------------------------------------------------+
; Cut Timing Path ; On      ; delayed_wrptr_g ; rs_dgwp|dffpipe3|dffe4a ; dcfifo_k1j1 ; Node named rs_dgwp|dffpipe3|dffe4a removed during synthesis ;
+-----------------+---------+-----------------+-------------------------+-------------+-------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition
    Info: Processing started: Mon Nov 26 17:50:45 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off swankmania_HDL -c swankmania_HDL --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "ioGPIO0[19]" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8" as buffer
    Info: Detected ripple clock "ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 59.601 ns for clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0" between source register "ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]" and destination register "ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]"
    Info: Fmax is 344.95 MHz (period= 2.899 ns)
    Info: + Largest register to register requirement is 62.285 ns
        Info: + Setup relationship between source and destination is 62.500 ns
            Info: + Latch edge is 62.500 ns
                Info: Clock period of Destination clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0" is 62.500 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0" is 62.500 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.001 ns
            Info: + Shortest clock path from clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0" to destination register is 7.655 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.043 ns) + CELL(0.787 ns) = 2.921 ns; Loc. = LCFF_X28_Y18_N15; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8'
                Info: 4: + IC(0.423 ns) + CELL(0.787 ns) = 4.131 ns; Loc. = LCFF_X29_Y18_N31; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK'
                Info: 5: + IC(1.967 ns) + CELL(0.000 ns) = 6.098 ns; Loc. = CLKCTRL_G14; Fanout = 20; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl'
                Info: 6: + IC(1.020 ns) + CELL(0.537 ns) = 7.655 ns; Loc. = LCFF_X64_Y20_N31; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]'
                Info: Total cell delay = 2.111 ns ( 27.58 % )
                Info: Total interconnect delay = 5.544 ns ( 72.42 % )
            Info: - Longest clock path from clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0" to source register is 7.656 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.043 ns) + CELL(0.787 ns) = 2.921 ns; Loc. = LCFF_X28_Y18_N15; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8'
                Info: 4: + IC(0.423 ns) + CELL(0.787 ns) = 4.131 ns; Loc. = LCFF_X29_Y18_N31; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK'
                Info: 5: + IC(1.967 ns) + CELL(0.000 ns) = 6.098 ns; Loc. = CLKCTRL_G14; Fanout = 20; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl'
                Info: 6: + IC(1.021 ns) + CELL(0.537 ns) = 7.656 ns; Loc. = LCFF_X63_Y19_N7; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]'
                Info: Total cell delay = 2.111 ns ( 27.57 % )
                Info: Total interconnect delay = 5.545 ns ( 72.43 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 2.684 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y19_N7; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]'
        Info: 2: + IC(0.361 ns) + CELL(0.410 ns) = 0.771 ns; Loc. = LCCOMB_X63_Y19_N24; Fanout = 4; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~140'
        Info: 3: + IC(0.449 ns) + CELL(0.393 ns) = 1.613 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 8; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~141'
        Info: 4: + IC(0.411 ns) + CELL(0.660 ns) = 2.684 ns; Loc. = LCFF_X64_Y20_N31; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]'
        Info: Total cell delay = 1.463 ns ( 54.51 % )
        Info: Total interconnect delay = 1.221 ns ( 45.49 % )
Info: Slack time is 266 ps for clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" between source register "Line:Line0|_AddrY[0]~_Duplicate_3130" and destination memory "FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg"
    Info: Fmax is 102.73 MHz (period= 9.734 ns)
    Info: + Largest register to memory requirement is 9.739 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.024 ns
            Info: + Shortest clock path from clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" to destination memory is 2.694 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1624; COMB Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.942 ns) + CELL(0.661 ns) = 2.694 ns; Loc. = M4K_X13_Y28; Fanout = 1; MEM Node = 'FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg'
                Info: Total cell delay = 0.661 ns ( 24.54 % )
                Info: Total interconnect delay = 2.033 ns ( 75.46 % )
            Info: - Longest clock path from clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" to source register is 2.670 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1624; COMB Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X31_Y20_N3; Fanout = 1; REG Node = 'Line:Line0|_AddrY[0]~_Duplicate_3130'
                Info: Total cell delay = 0.537 ns ( 20.11 % )
                Info: Total interconnect delay = 2.133 ns ( 79.89 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is 0.035 ns
    Info: - Longest register to memory delay is 9.473 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y20_N3; Fanout = 1; REG Node = 'Line:Line0|_AddrY[0]~_Duplicate_3130'
        Info: 2: + IC(0.302 ns) + CELL(0.393 ns) = 0.695 ns; Loc. = LCCOMB_X31_Y20_N6; Fanout = 2; COMB Node = 'Line:Line0|Add4~133'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.766 ns; Loc. = LCCOMB_X31_Y20_N8; Fanout = 2; COMB Node = 'Line:Line0|Add4~135'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.837 ns; Loc. = LCCOMB_X31_Y20_N10; Fanout = 2; COMB Node = 'Line:Line0|Add4~137'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.908 ns; Loc. = LCCOMB_X31_Y20_N12; Fanout = 2; COMB Node = 'Line:Line0|Add4~139'
        Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.067 ns; Loc. = LCCOMB_X31_Y20_N14; Fanout = 2; COMB Node = 'Line:Line0|Add4~141'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.138 ns; Loc. = LCCOMB_X31_Y20_N16; Fanout = 2; COMB Node = 'Line:Line0|Add4~143'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.209 ns; Loc. = LCCOMB_X31_Y20_N18; Fanout = 2; COMB Node = 'Line:Line0|Add4~145'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.280 ns; Loc. = LCCOMB_X31_Y20_N20; Fanout = 2; COMB Node = 'Line:Line0|Add4~147'
        Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 1.690 ns; Loc. = LCCOMB_X31_Y20_N22; Fanout = 2; COMB Node = 'Line:Line0|Add4~148'
        Info: 11: + IC(0.649 ns) + CELL(0.485 ns) = 2.824 ns; Loc. = LCCOMB_X30_Y20_N14; Fanout = 2; COMB Node = 'Line:Line0|Add5~137'
        Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 3.234 ns; Loc. = LCCOMB_X30_Y20_N16; Fanout = 2; COMB Node = 'Line:Line0|Add5~138'
        Info: 13: + IC(0.457 ns) + CELL(0.414 ns) = 4.105 ns; Loc. = LCCOMB_X29_Y20_N22; Fanout = 2; COMB Node = 'Line:Line0|Add6~351'
        Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 4.515 ns; Loc. = LCCOMB_X29_Y20_N24; Fanout = 3; COMB Node = 'Line:Line0|Add6~352'
        Info: 15: + IC(0.720 ns) + CELL(0.419 ns) = 5.654 ns; Loc. = LCCOMB_X28_Y18_N6; Fanout = 1; COMB Node = 'FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2009_Duplicate_2034'
        Info: 16: + IC(0.435 ns) + CELL(0.149 ns) = 6.238 ns; Loc. = LCCOMB_X27_Y18_N12; Fanout = 8; COMB Node = 'FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2025'
        Info: 17: + IC(0.310 ns) + CELL(0.398 ns) = 6.946 ns; Loc. = LCCOMB_X27_Y18_N30; Fanout = 9; COMB Node = 'FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|decode_jpa:decode3|w_anode1197w[3]'
        Info: 18: + IC(2.218 ns) + CELL(0.309 ns) = 9.473 ns; Loc. = M4K_X13_Y28; Fanout = 1; MEM Node = 'FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_00b1:auto_generated|ram_block1a32~porta_we_reg'
        Info: Total cell delay = 4.382 ns ( 46.26 % )
        Info: Total interconnect delay = 5.091 ns ( 53.74 % )
Info: No valid register-to-register data paths exist for clock "iClk50"
Info: Clock "ioGPIO0[19]" has Internal fmax of 266.95 MHz between source register "ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1]" and destination register "ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg" (period= 3.746 ns)
    Info: + Longest register to register delay is 3.266 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y26_N7; Fanout = 8; REG Node = 'ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1]'
        Info: 2: + IC(0.725 ns) + CELL(0.150 ns) = 0.875 ns; Loc. = LCCOMB_X60_Y26_N10; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~74'
        Info: 3: + IC(0.265 ns) + CELL(0.436 ns) = 1.576 ns; Loc. = LCCOMB_X60_Y26_N22; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~75'
        Info: 4: + IC(0.246 ns) + CELL(0.419 ns) = 2.241 ns; Loc. = LCCOMB_X60_Y26_N0; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux|result_node[0]~82'
        Info: 5: + IC(0.659 ns) + CELL(0.366 ns) = 3.266 ns; Loc. = LCFF_X64_Y27_N31; Fanout = 3; REG Node = 'ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg'
        Info: Total cell delay = 1.371 ns ( 41.98 % )
        Info: Total interconnect delay = 1.895 ns ( 58.02 % )
    Info: - Smallest clock skew is -0.266 ns
        Info: + Shortest clock path from clock "ioGPIO0[19]" to destination register is 2.397 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J24; Fanout = 1; CLK Node = 'ioGPIO0[19]'
            Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y26_N1; Fanout = 116; COMB Node = 'ioGPIO0[19]~4'
            Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.397 ns; Loc. = LCFF_X64_Y27_N31; Fanout = 3; REG Node = 'ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|wrfull_eq_comp_lsb_mux_reg'
            Info: Total cell delay = 1.389 ns ( 57.95 % )
            Info: Total interconnect delay = 1.008 ns ( 42.05 % )
        Info: - Longest clock path from clock "ioGPIO0[19]" to source register is 2.663 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J24; Fanout = 1; CLK Node = 'ioGPIO0[19]'
            Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y26_N1; Fanout = 116; COMB Node = 'ioGPIO0[19]~4'
            Info: 3: + IC(1.274 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X62_Y26_N7; Fanout = 8; REG Node = 'ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_graycounter_d2c:wrptr_gp|counter_ffa[1]'
            Info: Total cell delay = 1.389 ns ( 52.16 % )
            Info: Total interconnect delay = 1.274 ns ( 47.84 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Minimum slack time is 391 ps for clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0" between source register "ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]" and destination register "ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y20_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X64_Y20_N26; Fanout = 1; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~1484'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X64_Y20_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0" is 62.500 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0" is 62.500 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0" to destination register is 7.655 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.043 ns) + CELL(0.787 ns) = 2.921 ns; Loc. = LCFF_X28_Y18_N15; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8'
                Info: 4: + IC(0.423 ns) + CELL(0.787 ns) = 4.131 ns; Loc. = LCFF_X29_Y18_N31; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK'
                Info: 5: + IC(1.967 ns) + CELL(0.000 ns) = 6.098 ns; Loc. = CLKCTRL_G14; Fanout = 20; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl'
                Info: 6: + IC(1.020 ns) + CELL(0.537 ns) = 7.655 ns; Loc. = LCFF_X64_Y20_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]'
                Info: Total cell delay = 2.111 ns ( 27.58 % )
                Info: Total interconnect delay = 5.544 ns ( 72.42 % )
            Info: - Shortest clock path from clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0" to source register is 7.655 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.043 ns) + CELL(0.787 ns) = 2.921 ns; Loc. = LCFF_X28_Y18_N15; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8'
                Info: 4: + IC(0.423 ns) + CELL(0.787 ns) = 4.131 ns; Loc. = LCFF_X29_Y18_N31; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK'
                Info: 5: + IC(1.967 ns) + CELL(0.000 ns) = 6.098 ns; Loc. = CLKCTRL_G14; Fanout = 20; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl'
                Info: 6: + IC(1.020 ns) + CELL(0.537 ns) = 7.655 ns; Loc. = LCFF_X64_Y20_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]'
                Info: Total cell delay = 2.111 ns ( 27.58 % )
                Info: Total interconnect delay = 5.544 ns ( 72.42 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" between source register "ComCtrl:ComCtrl0|_FullPersistent" and destination register "ComCtrl:ComCtrl0|_FullPersistent"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y27_N11; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0|_FullPersistent'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X64_Y27_N10; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0|_FullPersistent~37'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X64_Y27_N11; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0|_FullPersistent'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" to destination register is 2.624 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1624; COMB Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.624 ns; Loc. = LCFF_X64_Y27_N11; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0|_FullPersistent'
                Info: Total cell delay = 0.537 ns ( 20.46 % )
                Info: Total interconnect delay = 2.087 ns ( 79.54 % )
            Info: - Shortest clock path from clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" to source register is 2.624 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1624; COMB Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.624 ns; Loc. = LCFF_X64_Y27_N11; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0|_FullPersistent'
                Info: Total cell delay = 0.537 ns ( 20.46 % )
                Info: Total interconnect delay = 2.087 ns ( 79.54 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for memory "ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg1" (data pin = "ioGPIO0[11]", clock pin = "ioGPIO0[19]") is 3.490 ns
    Info: + Longest pin to memory delay is 6.429 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_P18; Fanout = 1; PIN Node = 'ioGPIO0[11]'
        Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y29_N3; Fanout = 1; COMB Node = 'ioGPIO0[11]~12'
        Info: 3: + IC(5.470 ns) + CELL(0.107 ns) = 6.429 ns; Loc. = M4K_X52_Y26; Fanout = 1; MEM Node = 'ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg1'
        Info: Total cell delay = 0.959 ns ( 14.92 % )
        Info: Total interconnect delay = 5.470 ns ( 85.08 % )
    Info: + Micro setup delay of destination is 0.035 ns
    Info: - Shortest clock path from clock "ioGPIO0[19]" to destination memory is 2.974 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J24; Fanout = 1; CLK Node = 'ioGPIO0[19]'
        Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y26_N1; Fanout = 116; COMB Node = 'ioGPIO0[19]~4'
        Info: 3: + IC(1.449 ns) + CELL(0.673 ns) = 2.974 ns; Loc. = M4K_X52_Y26; Fanout = 1; MEM Node = 'ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a4~portb_datain_reg1'
        Info: Total cell delay = 1.525 ns ( 51.28 % )
        Info: Total interconnect delay = 1.449 ns ( 48.72 % )
Info: tco from clock "ioGPIO0[19]" to destination pin "oHex4[1]" through register "ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66" is 15.376 ns
    Info: + Longest clock path from clock "ioGPIO0[19]" to source register is 2.884 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J24; Fanout = 1; CLK Node = 'ioGPIO0[19]'
        Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y26_N1; Fanout = 116; COMB Node = 'ioGPIO0[19]~4'
        Info: 3: + IC(1.495 ns) + CELL(0.537 ns) = 2.884 ns; Loc. = LCFF_X63_Y26_N21; Fanout = 3; REG Node = 'ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66'
        Info: Total cell delay = 1.389 ns ( 48.16 % )
        Info: Total interconnect delay = 1.495 ns ( 51.84 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 12.242 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y26_N21; Fanout = 3; REG Node = 'ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~66'
        Info: 2: + IC(0.333 ns) + CELL(0.438 ns) = 0.771 ns; Loc. = LCCOMB_X63_Y26_N2; Fanout = 4; COMB Node = 'ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor2'
        Info: 3: + IC(0.686 ns) + CELL(0.275 ns) = 1.732 ns; Loc. = LCCOMB_X60_Y26_N2; Fanout = 2; COMB Node = 'ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor0'
        Info: 4: + IC(0.460 ns) + CELL(0.414 ns) = 2.606 ns; Loc. = LCCOMB_X59_Y26_N4; Fanout = 2; COMB Node = 'ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~162'
        Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 3.016 ns; Loc. = LCCOMB_X59_Y26_N6; Fanout = 7; COMB Node = 'ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|op_1~163'
        Info: 6: + IC(5.557 ns) + CELL(0.275 ns) = 8.848 ns; Loc. = LCCOMB_X1_Y14_N26; Fanout = 1; COMB Node = 'SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit|WideOr5~19'
        Info: 7: + IC(0.752 ns) + CELL(2.642 ns) = 12.242 ns; Loc. = PIN_U1; Fanout = 0; PIN Node = 'oHex4[1]'
        Info: Total cell delay = 4.454 ns ( 36.38 % )
        Info: Total interconnect delay = 7.788 ns ( 63.62 % )
Info: Longest tpd from source pin "ioSRAM_IO[3]" to destination pin "ioGPIO1[11]" is 13.792 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA9; Fanout = 1; PIN Node = 'ioSRAM_IO[3]'
    Info: 2: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = IOC_X11_Y0_N0; Fanout = 1; COMB Node = 'ioSRAM_IO[3]~12'
    Info: 3: + IC(5.832 ns) + CELL(0.438 ns) = 7.110 ns; Loc. = LCCOMB_X22_Y17_N6; Fanout = 1; COMB Node = 'FrameCtrl:FrameCtrl0|oQ0[3]~5396'
    Info: 4: + IC(0.270 ns) + CELL(0.438 ns) = 7.818 ns; Loc. = LCCOMB_X22_Y17_N20; Fanout = 1; COMB Node = 'FrameCtrl:FrameCtrl0|oQ0[3]~5399'
    Info: 5: + IC(3.342 ns) + CELL(2.632 ns) = 13.792 ns; Loc. = PIN_P24; Fanout = 0; PIN Node = 'ioGPIO1[11]'
    Info: Total cell delay = 4.348 ns ( 31.53 % )
    Info: Total interconnect delay = 9.444 ns ( 68.47 % )
Info: th for memory "ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg3" (data pin = "ioGPIO0[15]", clock pin = "ioGPIO0[19]") is -2.921 ns
    Info: + Longest clock path from clock "ioGPIO0[19]" to destination memory is 3.020 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J24; Fanout = 1; CLK Node = 'ioGPIO0[19]'
        Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y26_N1; Fanout = 116; COMB Node = 'ioGPIO0[19]~4'
        Info: 3: + IC(1.495 ns) + CELL(0.673 ns) = 3.020 ns; Loc. = M4K_X52_Y27; Fanout = 1; MEM Node = 'ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg3'
        Info: Total cell delay = 1.525 ns ( 50.50 % )
        Info: Total interconnect delay = 1.495 ns ( 49.50 % )
    Info: + Micro hold delay of destination is 0.234 ns
    Info: - Shortest pin to memory delay is 6.175 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G25; Fanout = 1; PIN Node = 'ioGPIO0[15]'
        Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X65_Y27_N0; Fanout = 1; COMB Node = 'ioGPIO0[15]~8'
        Info: 3: + IC(5.206 ns) + CELL(0.107 ns) = 6.175 ns; Loc. = M4K_X52_Y27; Fanout = 1; MEM Node = 'ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|dcfifo:dcfifo_component|dcfifo_k1j1:auto_generated|altsyncram_amu:fifo_ram|altsyncram_6p81:altsyncram3|ram_block4a0~portb_datain_reg3'
        Info: Total cell delay = 0.969 ns ( 15.69 % )
        Info: Total interconnect delay = 5.206 ns ( 84.31 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Allocated 127 megabytes of memory during processing
    Info: Processing ended: Mon Nov 26 17:50:47 2007
    Info: Elapsed time: 00:00:02


