ARM GAS  /tmp/ccv9grdI.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"txe_thread_create.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "./Middlewares/ST/threadx/common/src/txe_thread_create.c"
  20              		.section	.text._txe_thread_create,"ax",%progbits
  21              		.align	1
  22              		.global	_txe_thread_create
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	_txe_thread_create:
  28              	.LVL0:
  29              	.LFB8:
   1:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /**************************************************************************/
   2:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*                                                                        */
   3:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*       Copyright (c) Microsoft Corporation. All rights reserved.        */
   4:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*                                                                        */
   5:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*       This software is licensed under the Microsoft Software License   */
   6:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*       Terms for Microsoft Azure RTOS. Full text of the license can be  */
   7:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*       found in the LICENSE file at https://aka.ms/AzureRTOS_EULA       */
   8:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*       and in the root directory of this software.                      */
   9:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*                                                                        */
  10:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /**************************************************************************/
  11:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
  12:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
  13:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /**************************************************************************/
  14:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /**************************************************************************/
  15:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /**                                                                       */
  16:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /** ThreadX Component                                                     */
  17:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /**                                                                       */
  18:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /**   Thread                                                              */
  19:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /**                                                                       */
  20:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /**************************************************************************/
  21:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /**************************************************************************/
  22:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
  23:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** #define TX_SOURCE_CODE
  24:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
  25:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
  26:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /* Include necessary system files.  */
  27:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
  28:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** #include "tx_api.h"
  29:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** #include "tx_initialize.h"
ARM GAS  /tmp/ccv9grdI.s 			page 2


  30:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** #include "tx_thread.h"
  31:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** #include "tx_timer.h"
  32:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
  33:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
  34:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /**************************************************************************/
  35:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*                                                                        */
  36:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*  FUNCTION                                               RELEASE        */
  37:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*                                                                        */
  38:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    _txe_thread_create                                  PORTABLE C      */
  39:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*                                                           6.1          */
  40:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*  AUTHOR                                                                */
  41:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*                                                                        */
  42:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    William E. Lamie, Microsoft Corporation                             */
  43:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*                                                                        */
  44:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*  DESCRIPTION                                                           */
  45:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*                                                                        */
  46:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    This function checks for errors in the thread create function call. */
  47:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*                                                                        */
  48:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*  INPUT                                                                 */
  49:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*                                                                        */
  50:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    thread_ptr                            Thread control block pointer  */
  51:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    name                                  Pointer to thread name string */
  52:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    entry_function                        Entry function of the thread  */
  53:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    entry_input                           32-bit input value to thread  */
  54:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    stack_start                           Pointer to start of stack     */
  55:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    stack_size                            Stack size in bytes           */
  56:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    priority                              Priority of thread (0-31)     */
  57:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    preempt_threshold                     Preemption threshold          */
  58:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    time_slice                            Thread time-slice value       */
  59:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    auto_start                            Automatic start selection     */
  60:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    thread_control_block_size             Size of thread control block  */
  61:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*                                                                        */
  62:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*  OUTPUT                                                                */
  63:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*                                                                        */
  64:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    TX_THREAD_ERROR                       Invalid thread pointer        */
  65:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    TX_PTR_ERROR                          Invalid entry point or stack  */
  66:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*                                            address                     */
  67:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    TX_SIZE_ERROR                         Invalid stack size -too small */
  68:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    TX_PRIORITY_ERROR                     Invalid thread priority       */
  69:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    TX_THRESH_ERROR                       Invalid preemption threshold  */
  70:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    status                                Actual completion status      */
  71:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*                                                                        */
  72:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*  CALLS                                                                 */
  73:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*                                                                        */
  74:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    _tx_thread_create                     Actual thread create function */
  75:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    _tx_thread_system_preempt_check       Check for preemption          */
  76:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*                                                                        */
  77:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*  CALLED BY                                                             */
  78:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*                                                                        */
  79:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    Application Code                                                    */
  80:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*                                                                        */
  81:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*  RELEASE HISTORY                                                       */
  82:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*                                                                        */
  83:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*    DATE              NAME                      DESCRIPTION             */
  84:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*                                                                        */
  85:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*  05-19-2020     William E. Lamie         Initial Version 6.0           */
  86:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
ARM GAS  /tmp/ccv9grdI.s 			page 3


  87:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*                                            resulting in version 6.1    */
  88:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /*                                                                        */
  89:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** /**************************************************************************/
  90:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
  91:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 VOID (*entry_function)(ULONG id), ULONG entry_input,
  92:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 VOID *stack_start, ULONG stack_size,
  93:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 UINT priority, UINT preempt_threshold,
  94:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
  95:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** {
  30              		.loc 1 95 1 view -0
  31              		.cfi_startproc
  32              		@ args = 28, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 95 1 is_stmt 0 view .LVU1
  35 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 32
  38              		.cfi_offset 4, -32
  39              		.cfi_offset 5, -28
  40              		.cfi_offset 6, -24
  41              		.cfi_offset 7, -20
  42              		.cfi_offset 8, -16
  43              		.cfi_offset 9, -12
  44              		.cfi_offset 10, -8
  45              		.cfi_offset 14, -4
  46 0004 86B0     		sub	sp, sp, #24
  47              	.LCFI1:
  48              		.cfi_def_cfa_offset 56
  49 0006 0E9E     		ldr	r6, [sp, #56]
  96:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
  97:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** TX_INTERRUPT_SAVE_AREA
  50              		.loc 1 97 1 is_stmt 1 view .LVU2
  98:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
  99:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** UINT            status;
  51              		.loc 1 99 1 view .LVU3
 100:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** UINT            break_flag;
  52              		.loc 1 100 1 view .LVU4
 101:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** ULONG           i;
  53              		.loc 1 101 1 view .LVU5
 102:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** TX_THREAD       *next_thread;
  54              		.loc 1 102 1 view .LVU6
 103:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** VOID            *stack_end;
  55              		.loc 1 103 1 view .LVU7
 104:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** UCHAR           *work_ptr;
  56              		.loc 1 104 1 view .LVU8
 105:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** #ifndef TX_TIMER_PROCESS_IN_ISR
 106:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** TX_THREAD       *current_thread;
  57              		.loc 1 106 1 view .LVU9
 107:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** #endif
 108:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 109:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 110:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****     /* Default status to success.  */
 111:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****     status =  TX_SUCCESS;
  58              		.loc 1 111 5 view .LVU10
  59              	.LVL1:
 112:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 113:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****     /* Check for an invalid thread pointer.  */
ARM GAS  /tmp/ccv9grdI.s 			page 4


 114:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****     if (thread_ptr == TX_NULL)
  60              		.loc 1 114 5 view .LVU11
  61              		.loc 1 114 8 is_stmt 0 view .LVU12
  62 0008 0028     		cmp	r0, #0
  63 000a 7DD0     		beq	.L10
  64 000c 8946     		mov	r9, r1
  65 000e 9046     		mov	r8, r2
  66 0010 9A46     		mov	r10, r3
  67 0012 0746     		mov	r7, r0
 115:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****     {
 116:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 117:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         /* Thread pointer is invalid, return appropriate error code.  */
 118:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         status =  TX_THREAD_ERROR;
 119:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****     }
 120:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 121:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****     /* Now check for invalid thread control block size.  */
 122:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****     else if (thread_control_block_size != (sizeof(TX_THREAD)))
  68              		.loc 1 122 10 is_stmt 1 view .LVU13
  69              		.loc 1 122 13 is_stmt 0 view .LVU14
  70 0014 149B     		ldr	r3, [sp, #80]
  71              	.LVL2:
  72              		.loc 1 122 13 view .LVU15
  73 0016 B02B     		cmp	r3, #176
  74 0018 03D0     		beq	.L24
 123:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****     {
 124:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 125:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         /* Thread pointer is invalid, return appropriate error code.  */
 126:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         status =  TX_THREAD_ERROR;
  75              		.loc 1 126 16 view .LVU16
  76 001a 0E20     		movs	r0, #14
  77              	.LVL3:
  78              	.L1:
 127:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****     }
 128:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****     else
 129:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****     {
 130:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 131:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         /* Disable interrupts.  */
 132:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         TX_DISABLE
 133:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 134:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         /* Increment the preempt disable flag.  */
 135:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         _tx_thread_preempt_disable++;
 136:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 137:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         /* Restore interrupts.  */
 138:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         TX_RESTORE
 139:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 140:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         /* Next see if it is already in the created list.  */
 141:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         break_flag =   TX_FALSE;
 142:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         next_thread =  _tx_thread_created_ptr;
 143:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 144:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 145:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 146:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 147:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 148:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 149:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             /* Determine if this thread matches the thread in the list.  */
 150:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             if (thread_ptr == next_thread)
 151:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             {
ARM GAS  /tmp/ccv9grdI.s 			page 5


 152:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 153:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 /* Set the break flag.  */
 154:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 break_flag =  TX_TRUE;
 155:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             }
 156:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 157:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             /* Determine if we need to break the loop.  */
 158:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             if (break_flag == TX_TRUE)
 159:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             {
 160:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 161:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 /* Yes, break out of the loop.  */
 162:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 break;
 163:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             }
 164:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 165:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             /* Check the stack pointer to see if it overlaps with this thread's stack.  */
 166:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             if (stack_start >= next_thread -> tx_thread_stack_start)
 167:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             {
 168:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 169:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 if (stack_start < next_thread -> tx_thread_stack_end)
 170:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 {
 171:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 172:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                     /* This stack overlaps with an existing thread, clear the stack pointer to
 173:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                        force a stack error below.  */
 174:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                     stack_start =  TX_NULL;
 175:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 176:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                     /* Set the break flag.  */
 177:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                     break_flag =  TX_TRUE;
 178:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 }
 179:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             }
 180:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 181:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             /* Check the end of the stack to see if it is inside this thread's stack area as well. 
 182:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             if (stack_end >= next_thread -> tx_thread_stack_start)
 183:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             {
 184:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 185:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 if (stack_end < next_thread -> tx_thread_stack_end)
 186:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 {
 187:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 188:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                     /* This stack overlaps with an existing thread, clear the stack pointer to
 189:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                        force a stack error below.  */
 190:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                     stack_start =  TX_NULL;
 191:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 192:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                     /* Set the break flag.  */
 193:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                     break_flag =  TX_TRUE;
 194:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 }
 195:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             }
 196:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 197:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             /* Move to the next thread.  */
 198:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             next_thread =  next_thread -> tx_thread_created_next;
 199:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         }
 200:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 201:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         /* Disable interrupts.  */
 202:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         TX_DISABLE
 203:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 204:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         /* Decrement the preempt disable flag.  */
 205:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         _tx_thread_preempt_disable--;
 206:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 207:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         /* Restore interrupts.  */
 208:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         TX_RESTORE
ARM GAS  /tmp/ccv9grdI.s 			page 6


 209:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 210:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         /* Check for preemption.  */
 211:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         _tx_thread_system_preempt_check();
 212:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 213:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         /* At this point, check to see if there is a duplicate thread.  */
 214:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         if (thread_ptr == next_thread)
 215:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 216:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 217:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             /* Thread is already created, return appropriate error code.  */
 218:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             status =  TX_THREAD_ERROR;
 219:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         }
 220:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 221:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         /* Check for invalid starting address of stack.  */
 222:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         else if (stack_start == TX_NULL)
 223:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 224:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 225:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             /* Invalid stack or entry point, return appropriate error code.  */
 226:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             status =  TX_PTR_ERROR;
 227:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         }
 228:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 229:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         /* Check for invalid thread entry point.  */
 230:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         else if (entry_function == TX_NULL)
 231:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 232:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 233:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             /* Invalid stack or entry point, return appropriate error code.  */
 234:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             status =  TX_PTR_ERROR;
 235:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         }
 236:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 237:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         /* Check the stack size.  */
 238:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 239:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 240:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 241:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             /* Stack is not big enough, return appropriate error code.  */
 242:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             status =  TX_SIZE_ERROR;
 243:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         }
 244:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 245:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         /* Check the priority specified.  */
 246:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 247:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 248:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 249:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             /* Invalid priority selected, return appropriate error code.  */
 250:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             status =  TX_PRIORITY_ERROR;
 251:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         }
 252:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 253:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         /* Check preemption threshold. */
 254:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         else if (preempt_threshold > priority)
 255:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 256:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 257:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             /* Invalid preempt threshold, return appropriate error code.  */
 258:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             status =  TX_THRESH_ERROR;
 259:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         }
 260:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 261:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         /* Check the start selection.  */
 262:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         else if (auto_start > TX_AUTO_START)
 263:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 264:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 265:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             /* Invalid auto start selection, return appropriate error code.  */
ARM GAS  /tmp/ccv9grdI.s 			page 7


 266:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             status =  TX_START_ERROR;
 267:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         }
 268:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         else
 269:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 270:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 271:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** #ifndef TX_TIMER_PROCESS_IN_ISR
 272:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 273:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             /* Pickup thread pointer.  */
 274:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             TX_THREAD_GET_CURRENT(current_thread)
 275:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 276:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             /* Check for invalid caller of this function.  First check for a calling thread.  */
 277:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             if (current_thread == &_tx_timer_thread)
 278:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             {
 279:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 280:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 /* Invalid caller of this function, return appropriate error code.  */
 281:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 status =  TX_CALLER_ERROR;
 282:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             }
 283:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** #endif
 284:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 285:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             /* Check for interrupt call.  */
 286:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 287:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             {
 288:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 289:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 /* Now, make sure the call is from an interrupt and not initialization.  */
 290:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 291:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 {
 292:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 293:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                     /* Invalid caller of this function, return appropriate error code.  */
 294:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                     status =  TX_CALLER_ERROR;
 295:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 }
 296:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             }
 297:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         }
 298:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****     }
 299:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 300:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****     /* Determine if everything is okay.  */
 301:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****     if (status == TX_SUCCESS)
 302:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****     {
 303:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 304:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         /* Call actual thread create function.  */
 305:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 306:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                         stack_start, stack_size, priority, preempt_threshold,
 307:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                         time_slice, auto_start);
 308:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****     }
 309:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 310:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****     /* Return completion status.  */
 311:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****     return(status);
 312:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** }
  79              		.loc 1 312 1 view .LVU17
  80 001c 06B0     		add	sp, sp, #24
  81              	.LCFI2:
  82              		.cfi_remember_state
  83              		.cfi_def_cfa_offset 32
  84              		@ sp needed
  85 001e BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
  86              	.LVL4:
  87              	.L24:
  88              	.LCFI3:
ARM GAS  /tmp/ccv9grdI.s 			page 8


  89              		.cfi_restore_state
 132:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
  90              		.loc 1 132 9 is_stmt 1 view .LVU18
  91              	.LBB20:
  92              	.LBI20:
  93              		.file 2 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h"
   1:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
   2:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
   3:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       Copyright (c) Microsoft Corporation. All rights reserved.        */
   4:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
   5:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       This software is licensed under the Microsoft Software License   */
   6:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       Terms for Microsoft Azure RTOS. Full text of the license can be  */
   7:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       found in the LICENSE file at https://aka.ms/AzureRTOS_EULA       */
   8:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*       and in the root directory of this software.                      */
   9:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  10:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  11:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  12:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  13:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  14:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  15:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**                                                                       */
  16:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /** ThreadX Component                                                     */
  17:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**                                                                       */
  18:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**   Port Specific                                                       */
  19:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**                                                                       */
  20:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  21:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  22:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  23:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  24:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  25:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  26:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  PORT SPECIFIC C INFORMATION                            RELEASE        */
  27:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  28:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    tx_port.h                                         Cortex-M4/GNU     */
  29:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                           6.1.10       */
  30:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  31:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  AUTHOR                                                                */
  32:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  33:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    Scott Larson, Microsoft Corporation                                 */
  34:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  35:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  DESCRIPTION                                                           */
  36:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  37:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    This file contains data type definitions that make the ThreadX      */
  38:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    real-time kernel function identically on a variety of different     */
  39:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    processor architectures.  For example, the size or number of bits   */
  40:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    in an "int" data type vary between microprocessor architectures and */
  41:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    even C compilers for the same microprocessor.  ThreadX does not     */
  42:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    directly use native C data types.  Instead, ThreadX creates its     */
  43:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    own special types that can be mapped to actual data types by this   */
  44:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    file to guarantee consistency in the interface and functionality.   */
  45:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  46:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    This file replaces the previous Cortex-M3/M4/M7 files. It unifies   */
  47:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    the ARMv7-M architecture and compilers into one common file.        */
  48:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  49:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  RELEASE HISTORY                                                       */
  50:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  51:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*    DATE              NAME                      DESCRIPTION             */
ARM GAS  /tmp/ccv9grdI.s 			page 9


  52:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  53:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  06-02-2021      Scott Larson            Initial Version 6.1.7         */
  54:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*  01-31-2022      Scott Larson            Modified comments, updated    */
  55:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            typedef to fix misra        */
  56:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            violation,                  */
  57:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            fixed predefined macro,     */
  58:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                            resulting in version 6.1.10 */
  59:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*                                                                        */
  60:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /**************************************************************************/
  61:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  62:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_PORT_H
  63:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_H
  64:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  65:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  66:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Determine if the optional ThreadX user define file should be used.  */
  67:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  68:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_INCLUDE_USER_DEFINE_FILE
  69:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  70:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Yes, include the user defines in tx_user.h. The defines in this file may
  71:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    alternately be defined on the command line.  */
  72:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  73:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include "tx_user.h"
  74:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
  75:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  76:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  77:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define compiler library include files.  */
  78:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  79:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <stdlib.h>
  80:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <string.h>
  81:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  82:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __ICCARM__
  83:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <intrinsics.h>                     /* IAR Intrinsics */
  84:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define __asm__ __asm                       /* Define to make all inline asm look similar */
  85:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
  86:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <yvals.h>
  87:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
  88:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif /* __ICCARM__ */
  89:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  90:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __ghs__
  91:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include <arm_ghs.h>
  92:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #include "tx_ghs.h"
  93:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* __ghs__ */
  94:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  95:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
  96:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #if !defined(__GNUC__) && !defined(__CC_ARM)
  97:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define __get_control_value __get_CONTROL
  98:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define __set_control_value __set_CONTROL
  99:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 100:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 101:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef __GNUC__
 102:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define __get_ipsr_value __get_IPSR
 103:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 104:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 105:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define ThreadX basic types for this port.  */
 106:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 107:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define VOID                                    void
 108:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef char                                    CHAR;
ARM GAS  /tmp/ccv9grdI.s 			page 10


 109:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned char                           UCHAR;
 110:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef int                                     INT;
 111:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned int                            UINT;
 112:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef long                                    LONG;
 113:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned long                           ULONG;
 114:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned long long                      ULONG64;
 115:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef short                                   SHORT;
 116:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** typedef unsigned short                          USHORT;
 117:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define ULONG64_DEFINED
 118:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 119:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the priority levels for ThreadX.  Legal values range
 120:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    from 32 to 1024 and MUST be evenly divisible by 32.  */
 121:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 122:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MAX_PRIORITIES
 123:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MAX_PRIORITIES                       32
 124:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 125:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 126:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 127:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the minimum stack for a ThreadX thread on this processor. If the size supplied during
 128:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    thread creation is less than this value, the thread create call will return an error.  */
 129:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 130:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MINIMUM_STACK
 131:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MINIMUM_STACK                        200         /* Minimum stack size for this port  */
 132:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 133:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 134:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 135:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the system timer thread's default stack size and priority.  These are only applicable
 136:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    if TX_TIMER_PROCESS_IN_ISR is not defined.  */
 137:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 138:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_TIMER_THREAD_STACK_SIZE
 139:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_THREAD_STACK_SIZE              1024        /* Default timer thread stack size  */
 140:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 141:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 142:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_TIMER_THREAD_PRIORITY
 143:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_THREAD_PRIORITY                0           /* Default timer thread priority    */
 144:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 145:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 146:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 147:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define various constants for the ThreadX Cortex-M port.  */
 148:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 149:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_INT_DISABLE                          1           /* Disable interrupts               */
 150:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_INT_ENABLE                           0           /* Enable interrupts                */
 151:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 152:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 153:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the clock source for trace event entry time stamp. The following two item are port specif
 154:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    For example, if the time source is at the address 0x0a800024 and is 16-bits in size, the clock
 155:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    source constants would be:
 156:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 157:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    *((ULONG *) 0x0a800024)
 158:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_MASK                      0x0000FFFFUL
 159:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 160:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** */
 161:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 162:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 163:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_TRACE_TIME_SOURCE
 164:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    *((ULONG *) 0xE0001004)
 165:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
ARM GAS  /tmp/ccv9grdI.s 			page 11


 166:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 167:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG   _tx_misra_time_stamp_get(VOID);
 168:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    _tx_misra_time_stamp_get()
 169:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 170:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 171:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_TRACE_TIME_MASK
 172:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_MASK                      0xFFFFFFFFUL
 173:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 174:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 175:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __ghs__
 176:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define constants for Green Hills EventAnalyzer.  */
 177:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 178:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the number of ticks per second. This informs the EventAnalyzer what the timestamps
 179:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    represent.  By default, this is set to 1,000,000 i.e., one tick every microsecond. */
 180:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 181:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_EL_TICKS_PER_SECOND                  1000000
 182:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 183:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the method of how to get the upper and lower 32-bits of the time stamp. By default, simpl
 184:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    simulate the time-stamp source with a counter.  */
 185:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 186:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define read_tbu()                              _tx_el_time_base_upper
 187:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define read_tbl()                              ++_tx_el_time_base_lower
 188:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* __ghs__ */
 189:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 190:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the port specific options for the _tx_build_options variable. This variable indicates
 191:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    how the ThreadX library was built.  */
 192:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 193:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_BUILD_OPTIONS          (0)
 194:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 195:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 196:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the in-line initialization constant so that modules with in-line
 197:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    initialization capabilities can prevent their initialization from being
 198:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    a function call.  */
 199:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 200:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_MISRA_ENABLE
 201:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_DISABLE_INLINE
 202:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 203:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_INLINE_INITIALIZATION
 204:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 205:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 206:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 207:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Determine whether or not stack checking is enabled. By default, ThreadX stack checking is
 208:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    disabled. When the following is defined, ThreadX thread stack checking is enabled.  If stack
 209:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    checking is enabled (TX_ENABLE_STACK_CHECKING is defined), the TX_DISABLE_STACK_FILLING
 210:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    define is negated, thereby forcing the stack fill which is necessary for the stack checking
 211:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    logic.  */
 212:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 213:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 214:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_ENABLE_STACK_CHECKING
 215:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #undef TX_DISABLE_STACK_FILLING
 216:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 217:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 218:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 219:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 220:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the TX_THREAD control block extensions for this port. The main reason
 221:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    for the multiple macros is so that backward compatibility can be maintained with
 222:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    existing ThreadX kernel awareness modules.  */
ARM GAS  /tmp/ccv9grdI.s 			page 12


 223:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 224:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_0
 225:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_1
 226:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
 227:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2           VOID    *tx_thread_iar_tls_pointer;
 228:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__ghs__)
 229:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2           VOID *  tx_thread_eh_globals;                           \
 230:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                         int     Errno;             /* errno.  */                \
 231:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                         char *  strtok_saved_pos;  /* strtok() position.  */
 232:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 233:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2
 234:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 235:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 236:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 237:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_3
 238:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 239:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 240:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 241:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the port extensions of the remaining ThreadX objects.  */
 242:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 243:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_EXTENSION
 244:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_EXTENSION
 245:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_EXTENSION
 246:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MUTEX_EXTENSION
 247:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_QUEUE_EXTENSION
 248:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_EXTENSION
 249:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_EXTENSION
 250:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 251:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 252:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the user extension field of the thread control block.  Nothing
 253:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    additional is needed for this port so it is defined as white space.  */
 254:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 255:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_THREAD_USER_EXTENSION
 256:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_USER_EXTENSION
 257:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 258:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 259:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 260:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the macros for processing extensions in tx_thread_create, tx_thread_delete,
 261:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    tx_thread_shell_entry, and tx_thread_terminate.  */
 262:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 263:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 264:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
 265:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #if (__VER__ < 8000000)
 266:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)                      thread_ptr -> tx_thread_iar_tls
 267:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)                      __iar_dlib_perthread_deallocate
 268:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     thread_ptr -> tx_thread_iar_tls
 269:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION               __iar_dlib_perthread_access(0);
 270:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 271:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void    *_tx_iar_create_per_thread_tls_area(void);
 272:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void    _tx_iar_destroy_per_thread_tls_area(void *tls_ptr);
 273:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void    __iar_Initlocks(void);
 274:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 275:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)                      thread_ptr -> tx_thread_iar_tls
 276:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)                      do {_tx_iar_destroy_per_thread_
 277:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                         thread_ptr -> tx_thread_iar
 278:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION               do {__iar_Initlocks();} while(0
 279:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
ARM GAS  /tmp/ccv9grdI.s 			page 13


 280:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 281:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)
 282:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)
 283:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 284:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 285:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #if defined(__ARMVFP__) || defined(__ARM_PCS_VFP) || defined(__ARM_FP) || defined(__TARGET_FPU_VFP)
 286:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 287:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_MISRA_ENABLE
 288:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 289:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG  _tx_misra_control_get(void);
 290:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void   _tx_misra_control_set(ULONG value);
 291:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG  _tx_misra_fpccr_get(void);
 292:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void   _tx_misra_vfp_touch(void);
 293:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 294:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else   /* TX_MISRA_ENABLE not defined */
 295:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 296:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define some helper functions (these are intrinsics in some compilers). */
 297:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __GNUC__ /* GCC and ARM Compiler 6 */
 298:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 299:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline ULONG __get_control_value(void)
 300:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 301:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG  control_value;
 302:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 303:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 304:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(control_value);
 305:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 306:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 307:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __set_control_value(ULONG control_value)
 308:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 309:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 310:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 311:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 312:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  __asm__ volatile ("VMOV.F32 s0, s0");
 313:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 314:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__CC_ARM) /* ARM Compiler 5 */
 315:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 316:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) ULONG __get_control_value(void)
 317:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 318:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG  control_value;
 319:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 320:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm volatile ("MRS control_value,CONTROL");
 321:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(control_value);
 322:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 323:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 324:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) void __set_control_value(ULONG control_value)
 325:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 326:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR CONTROL,control_value");
 327:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 328:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Can't access VFP registers with inline asm, so define this in tx_thread_schedule.  */
 329:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** void _tx_vfp_access(void);
 330:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  _tx_vfp_access();
 331:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 332:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__ICCARM__)  /* IAR */
 333:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  __asm__ volatile ("VMOV.F32 s0, s0");
 334:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* Helper functions for different compilers */
 335:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 336:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* TX_MISRA_ENABLE */
ARM GAS  /tmp/ccv9grdI.s 			page 14


 337:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 338:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 339:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* A completed thread falls into _thread_shell_entry and we can simply deactivate the FPU via CONTR
 340:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    in order to ensure no lazy stacking will occur. */
 341:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 342:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 343:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 344:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)   {                                              
 345:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     ULONG  _tx_vfp_state;                          
 346:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  __get_control_value();    
 347:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_vfp_state & ~((ULONG) 
 348:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         __set_control_value(_tx_vfp_state);        
 349:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     }
 350:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 351:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 352:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)   {                                              
 353:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     ULONG  _tx_vfp_state;                          
 354:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_misra_control_get();  
 355:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_vfp_state & ~((ULONG) 
 356:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_misra_control_set(_tx_vfp_state);      
 357:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     }
 358:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 359:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 360:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 361:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* A thread can be terminated by another thread, so we first check if it's self-terminating and not
 362:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    If so, deactivate the FPU via CONTROL.FPCA. Otherwise we are in an interrupt or another thread i
 363:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    this one, so if the FPCCR.LSPACT bit is set, we need to save the CONTROL.FPCA state, touch the F
 364:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    the lazy FPU save, then restore the CONTROL.FPCA state. */
 365:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 366:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 367:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 368:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)  {                                              
 369:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     ULONG  _tx_system_state;                       
 370:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_system_state =  TX_THREAD_GET_SYSTEM_ST
 371:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         if ((_tx_system_state == ((ULONG) 0)) && ((
 372:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         {                                          
 373:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         ULONG  _tx_vfp_state;                      
 374:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  __get_control_value();
 375:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_vfp_state & ~((ULO
 376:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             __set_control_value(_tx_vfp_state);    
 377:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         }                                          
 378:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         else                                       
 379:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         {                                          
 380:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         ULONG  _tx_fpccr;                          
 381:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  *((ULONG *) 0xE000EF34);  
 382:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_fpccr & ((ULONG) 0x01)
 383:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             if (_tx_fpccr == ((ULONG) 0x01))       
 384:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             {                                      
 385:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             ULONG _tx_vfp_state;                   
 386:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state = __get_control_value
 387:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state =  _tx_vfp_state & ((
 388:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 TX_VFP_TOUCH();                    
 389:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 if (_tx_vfp_state == ((ULONG) 0))  
 390:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 {                                  
 391:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  __get_control_
 392:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_vfp_state 
 393:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     __set_control_value(_tx_vfp_sta
ARM GAS  /tmp/ccv9grdI.s 			page 15


 394:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 }                                  
 395:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             }                                      
 396:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         }                                          
 397:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     }
 398:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 399:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 400:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)  {                                              
 401:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     ULONG  _tx_system_state;                       
 402:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         _tx_system_state =  TX_THREAD_GET_SYSTEM_ST
 403:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         if ((_tx_system_state == ((ULONG) 0)) && ((
 404:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         {                                          
 405:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         ULONG  _tx_vfp_state;                      
 406:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_misra_control_get(
 407:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_vfp_state & ~((ULO
 408:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_misra_control_set(_tx_vfp_state);  
 409:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         }                                          
 410:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         else                                       
 411:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         {                                          
 412:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         ULONG  _tx_fpccr;                          
 413:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_misra_fpccr_get();    
 414:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_fpccr & ((ULONG) 0x01)
 415:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             if (_tx_fpccr == ((ULONG) 0x01))       
 416:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             {                                      
 417:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             ULONG _tx_vfp_state;                   
 418:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state = _tx_misra_control_g
 419:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state =  _tx_vfp_state & ((
 420:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 _tx_misra_vfp_touch();             
 421:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 if (_tx_vfp_state == ((ULONG) 0))  
 422:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 {                                  
 423:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_misra_cont
 424:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_vfp_state 
 425:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                     _tx_misra_control_set(_tx_vfp_s
 426:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                                 }                                  
 427:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                             }                                      
 428:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                         }                                          
 429:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                     }
 430:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 431:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 432:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else   /* No VFP in use */
 433:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 434:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 435:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
 436:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 437:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* defined(__ARMVFP__) || defined(__ARM_PCS_VFP) || defined(__ARM_FP) || defined(__TARGET_F
 438:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 439:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 440:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the ThreadX object creation extensions for the remaining objects.  */
 441:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 442:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_CREATE_EXTENSION(pool_ptr)
 443:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_CREATE_EXTENSION(pool_ptr)
 444:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_CREATE_EXTENSION(group_ptr)
 445:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MUTEX_CREATE_EXTENSION(mutex_ptr)
 446:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_QUEUE_CREATE_EXTENSION(queue_ptr)
 447:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_CREATE_EXTENSION(semaphore_ptr)
 448:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_CREATE_EXTENSION(timer_ptr)
 449:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 450:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
ARM GAS  /tmp/ccv9grdI.s 			page 16


 451:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the ThreadX object deletion extensions for the remaining objects.  */
 452:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 453:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_DELETE_EXTENSION(pool_ptr)
 454:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_DELETE_EXTENSION(pool_ptr)
 455:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_DELETE_EXTENSION(group_ptr)
 456:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_MUTEX_DELETE_EXTENSION(mutex_ptr)
 457:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_QUEUE_DELETE_EXTENSION(queue_ptr)
 458:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_DELETE_EXTENSION(semaphore_ptr)
 459:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_TIMER_DELETE_EXTENSION(timer_ptr)
 460:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 461:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 462:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the get system state macro.  */
 463:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 464:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_THREAD_GET_SYSTEM_STATE
 465:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 466:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 467:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __CC_ARM /* ARM Compiler 5 */
 468:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 469:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** register unsigned int _ipsr __asm("ipsr");
 470:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | _ipsr)
 471:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 472:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__GNUC__) /* GCC and ARM Compiler 6 */
 473:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 474:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __get_ipsr_value(void)
 475:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 476:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** unsigned int  ipsr_value;
 477:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 478:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(ipsr_value);
 479:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 480:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 481:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | __get_ipsr_value())
 482:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 483:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__ICCARM__)   /* IAR */
 484:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 485:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | __get_IPSR())
 486:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 487:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* TX_THREAD_GET_SYSTEM_STATE for different compilers */
 488:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 489:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else   /* TX_MISRA_ENABLE is defined, use MISRA function. */
 490:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** ULONG   _tx_misra_ipsr_get(VOID);
 491:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | _tx_misra_ipsr_get())
 492:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* TX_MISRA_ENABLE */
 493:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif  /* TX_THREAD_GET_SYSTEM_STATE */
 494:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 495:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 496:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the check for whether or not to call the _tx_thread_system_return function.  A non-zero v
 497:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    indicates that _tx_thread_system_return should not be called. This overrides the definition in t
 498:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    for Cortex-M since so we don't waste time checking the _tx_thread_system_state variable that is 
 499:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    zero after initialization for Cortex-M ports. */
 500:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 501:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_THREAD_SYSTEM_RETURN_CHECK
 502:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_THREAD_SYSTEM_RETURN_CHECK(c)    (c) = ((ULONG) _tx_thread_preempt_disable);
 503:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 504:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 505:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the macro to ensure _tx_thread_preempt_disable is set early in initialization in order to
 506:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****    prevent early scheduling on Cortex-M parts.  */
 507:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
ARM GAS  /tmp/ccv9grdI.s 			page 17


 508:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_POST_INITIALIZATION    _tx_thread_preempt_disable++;
 509:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 510:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 511:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 512:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 513:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifndef TX_DISABLE_INLINE
 514:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 515:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the TX_LOWEST_SET_BIT_CALCULATE macro for each compiler. */
 516:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef __ICCARM__       /* IAR Compiler */
 517:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       (b) = (UINT) __CLZ(__RBIT((m)));
 518:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__CC_ARM) /* AC5 Compiler */
 519:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       (b) = (UINT) __clz(__rbit((m)));
 520:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #elif defined(__GNUC__) /* GCC and AC6 Compiler */
 521:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m
 522:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****                                                 __asm__ volatile (" CLZ  %0,%1 ": "=r" (b) : "r" (m
 523:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 524:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 525:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 526:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 527:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /* Define the interrupt disable/restore macros for each compiler. */
 528:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 529:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #if defined(__GNUC__) || defined(__ICCARM__)
 530:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 531:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** /*** GCC/AC6 and IAR ***/
 532:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 533:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __get_interrupt_posture(void)
 534:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 535:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** unsigned int posture;
 536:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 537:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
 538:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 539:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 540:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(posture);
 542:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 543:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 544:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 545:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __set_basepri_value(unsigned int basepri_valu
 546:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 547:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR  BASEPRI,%0 ": : "r" (basepri_value));
 548:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 549:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 550:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __enable_interrupts(void)
 551:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 552:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("CPSIE  i": : : "memory");
 553:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 554:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 555:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __restore_interrupt(unsigned int int_posture)
 557:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 558:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 559:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __set_basepri_value(int_posture);
 560:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     //__asm__ volatile ("MSR  BASEPRI,%0": : "r" (int_posture): "memory");
 561:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 563:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 564:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
ARM GAS  /tmp/ccv9grdI.s 			page 18


 565:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 566:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
  94              		.loc 2 566 63 view .LVU19
  95              	.LBB21:
 567:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 568:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** unsigned int int_posture;
  96              		.loc 2 568 1 view .LVU20
 569:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 570:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     int_posture = __get_interrupt_posture();
  97              		.loc 2 570 5 view .LVU21
  98              	.LBB22:
  99              	.LBI22:
 533:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 100              		.loc 2 533 63 view .LVU22
 101              	.LBB23:
 535:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 102              		.loc 2 535 1 view .LVU23
 539:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 103              		.loc 2 539 5 view .LVU24
 104              		.syntax unified
 105              	@ 539 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 106 0022 EFF31081 		MRS  r1, PRIMASK 
 107              	@ 0 "" 2
 108              	.LVL5:
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 109              		.loc 2 541 5 view .LVU25
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 110              		.loc 2 541 5 is_stmt 0 view .LVU26
 111              		.thumb
 112              		.syntax unified
 113              	.LBE23:
 114              	.LBE22:
 571:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 572:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 573:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __set_basepri_value(TX_PORT_BASEPRI);
 574:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #else
 575:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile ("CPSID i" : : : "memory");
 115              		.loc 2 575 5 is_stmt 1 view .LVU27
 116              		.syntax unified
 117              	@ 575 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 118 0026 72B6     		CPSID i
 119              	@ 0 "" 2
 576:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 577:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(int_posture);
 120              		.loc 2 577 5 view .LVU28
 121              	.LVL6:
 122              		.loc 2 577 5 is_stmt 0 view .LVU29
 123              		.thumb
 124              		.syntax unified
 125              	.LBE21:
 126              	.LBE20:
 135:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 127              		.loc 1 135 9 is_stmt 1 view .LVU30
 135:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 128              		.loc 1 135 35 is_stmt 0 view .LVU31
 129 0028 404A     		ldr	r2, .L25
 130              	.LVL7:
ARM GAS  /tmp/ccv9grdI.s 			page 19


 135:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 131              		.loc 1 135 35 view .LVU32
 132 002a 1368     		ldr	r3, [r2]
 133 002c 0133     		adds	r3, r3, #1
 134 002e 1360     		str	r3, [r2]
 138:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 135              		.loc 1 138 9 is_stmt 1 view .LVU33
 136              	.LVL8:
 137              	.LBB24:
 138              	.LBI24:
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 139              		.loc 2 556 55 view .LVU34
 140              	.LBB25:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 141              		.loc 2 562 5 view .LVU35
 142              		.syntax unified
 143              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 144 0030 81F31088 		MSR  PRIMASK,r1
 145              	@ 0 "" 2
 146              	.LVL9:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 147              		.loc 2 562 5 is_stmt 0 view .LVU36
 148              		.thumb
 149              		.syntax unified
 150              	.LBE25:
 151              	.LBE24:
 141:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         next_thread =  _tx_thread_created_ptr;
 152              		.loc 1 141 9 is_stmt 1 view .LVU37
 142:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 153              		.loc 1 142 9 view .LVU38
 142:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 154              		.loc 1 142 21 is_stmt 0 view .LVU39
 155 0034 3E4B     		ldr	r3, .L25+4
 156 0036 1C68     		ldr	r4, [r3]
 157              	.LVL10:
 143:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 158              		.loc 1 143 9 is_stmt 1 view .LVU40
 144:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 159              		.loc 1 144 9 view .LVU41
 144:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 160              		.loc 1 144 24 is_stmt 0 view .LVU42
 161 0038 0F9B     		ldr	r3, [sp, #60]
 162 003a 5A1E     		subs	r2, r3, #1
 144:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 163              		.loc 1 144 18 view .LVU43
 164 003c 3244     		add	r2, r2, r6
 165              	.LVL11:
 145:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 166              		.loc 1 145 9 is_stmt 1 view .LVU44
 146:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 167              		.loc 1 146 9 view .LVU45
 146:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 168              		.loc 1 146 16 is_stmt 0 view .LVU46
 169 003e 0020     		movs	r0, #0
 170              	.LVL12:
 141:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         next_thread =  _tx_thread_created_ptr;
 171              		.loc 1 141 20 view .LVU47
ARM GAS  /tmp/ccv9grdI.s 			page 20


 172 0040 0146     		mov	r1, r0
 173              	.LVL13:
 146:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 174              		.loc 1 146 9 view .LVU48
 175 0042 02E0     		b	.L3
 176              	.LVL14:
 177              	.L6:
 198:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         }
 178              		.loc 1 198 13 is_stmt 1 view .LVU49
 198:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         }
 179              		.loc 1 198 25 is_stmt 0 view .LVU50
 180 0044 D4F88840 		ldr	r4, [r4, #136]
 181              	.LVL15:
 146:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 182              		.loc 1 146 62 is_stmt 1 discriminator 2 view .LVU51
 183 0048 0130     		adds	r0, r0, #1
 184              	.LVL16:
 185              	.L3:
 146:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 186              		.loc 1 146 33 discriminator 1 view .LVU52
 187 004a 3A4B     		ldr	r3, .L25+8
 188 004c 1B68     		ldr	r3, [r3]
 189 004e 8342     		cmp	r3, r0
 190 0050 12D9     		bls	.L4
 150:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             {
 191              		.loc 1 150 13 view .LVU53
 150:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             {
 192              		.loc 1 150 16 is_stmt 0 view .LVU54
 193 0052 BC42     		cmp	r4, r7
 194 0054 10D0     		beq	.L4
 158:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             {
 195              		.loc 1 158 13 is_stmt 1 view .LVU55
 158:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             {
 196              		.loc 1 158 16 is_stmt 0 view .LVU56
 197 0056 79B9     		cbnz	r1, .L4
 166:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             {
 198              		.loc 1 166 13 is_stmt 1 view .LVU57
 166:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             {
 199              		.loc 1 166 44 is_stmt 0 view .LVU58
 200 0058 E568     		ldr	r5, [r4, #12]
 166:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             {
 201              		.loc 1 166 16 view .LVU59
 202 005a B542     		cmp	r5, r6
 203 005c 04D8     		bhi	.L5
 169:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 {
 204              		.loc 1 169 17 is_stmt 1 view .LVU60
 169:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 {
 205              		.loc 1 169 47 is_stmt 0 view .LVU61
 206 005e 2369     		ldr	r3, [r4, #16]
 169:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 {
 207              		.loc 1 169 20 view .LVU62
 208 0060 B342     		cmp	r3, r6
 209 0062 01D9     		bls	.L5
 177:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 }
 210              		.loc 1 177 32 view .LVU63
 211 0064 0121     		movs	r1, #1
 212              	.LVL17:
ARM GAS  /tmp/ccv9grdI.s 			page 21


 174:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 213              		.loc 1 174 33 view .LVU64
 214 0066 0026     		movs	r6, #0
 215              	.LVL18:
 216              	.L5:
 182:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             {
 217              		.loc 1 182 13 is_stmt 1 view .LVU65
 182:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             {
 218              		.loc 1 182 16 is_stmt 0 view .LVU66
 219 0068 9542     		cmp	r5, r2
 220 006a EBD8     		bhi	.L6
 185:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 {
 221              		.loc 1 185 17 is_stmt 1 view .LVU67
 185:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 {
 222              		.loc 1 185 45 is_stmt 0 view .LVU68
 223 006c 2369     		ldr	r3, [r4, #16]
 185:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 {
 224              		.loc 1 185 20 view .LVU69
 225 006e 9342     		cmp	r3, r2
 226 0070 E8D9     		bls	.L6
 193:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 }
 227              		.loc 1 193 32 view .LVU70
 228 0072 0121     		movs	r1, #1
 229              	.LVL19:
 190:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 230              		.loc 1 190 33 view .LVU71
 231 0074 0026     		movs	r6, #0
 232              	.LVL20:
 190:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 233              		.loc 1 190 33 view .LVU72
 234 0076 E5E7     		b	.L6
 235              	.LVL21:
 236              	.L4:
 202:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 237              		.loc 1 202 9 is_stmt 1 view .LVU73
 238              	.LBB26:
 239              	.LBI26:
 566:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 240              		.loc 2 566 63 view .LVU74
 241              	.LBB27:
 568:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 242              		.loc 2 568 1 view .LVU75
 570:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** 
 243              		.loc 2 570 5 view .LVU76
 244              	.LBB28:
 245              	.LBI28:
 533:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 246              		.loc 2 533 63 view .LVU77
 247              	.LBB29:
 535:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 248              		.loc 2 535 1 view .LVU78
 539:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 249              		.loc 2 539 5 view .LVU79
 250              		.syntax unified
 251              	@ 539 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 252 0078 EFF31081 		MRS  r1, PRIMASK 
 253              	@ 0 "" 2
ARM GAS  /tmp/ccv9grdI.s 			page 22


 254              	.LVL22:
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 255              		.loc 2 541 5 view .LVU80
 541:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 256              		.loc 2 541 5 is_stmt 0 view .LVU81
 257              		.thumb
 258              		.syntax unified
 259              	.LBE29:
 260              	.LBE28:
 575:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 261              		.loc 2 575 5 is_stmt 1 view .LVU82
 262              		.syntax unified
 263              	@ 575 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 264 007c 72B6     		CPSID i
 265              	@ 0 "" 2
 266              		.loc 2 577 5 view .LVU83
 267              	.LVL23:
 268              		.loc 2 577 5 is_stmt 0 view .LVU84
 269              		.thumb
 270              		.syntax unified
 271              	.LBE27:
 272              	.LBE26:
 205:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 273              		.loc 1 205 9 is_stmt 1 view .LVU85
 205:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 274              		.loc 1 205 35 is_stmt 0 view .LVU86
 275 007e 2B4A     		ldr	r2, .L25
 276              	.LVL24:
 205:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 277              		.loc 1 205 35 view .LVU87
 278 0080 1368     		ldr	r3, [r2]
 279 0082 013B     		subs	r3, r3, #1
 280 0084 1360     		str	r3, [r2]
 208:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 281              		.loc 1 208 9 is_stmt 1 view .LVU88
 282              	.LVL25:
 283              	.LBB30:
 284              	.LBI30:
 556:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 285              		.loc 2 556 55 view .LVU89
 286              	.LBB31:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 287              		.loc 2 562 5 view .LVU90
 288              		.syntax unified
 289              	@ 562 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 290 0086 81F31088 		MSR  PRIMASK,r1
 291              	@ 0 "" 2
 292              	.LVL26:
 562:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** #endif
 293              		.loc 2 562 5 is_stmt 0 view .LVU91
 294              		.thumb
 295              		.syntax unified
 296              	.LBE31:
 297              	.LBE30:
 211:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 298              		.loc 1 211 9 is_stmt 1 view .LVU92
 299 008a FFF7FEFF 		bl	_tx_thread_system_preempt_check
ARM GAS  /tmp/ccv9grdI.s 			page 23


 300              	.LVL27:
 214:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 301              		.loc 1 214 9 view .LVU93
 214:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 302              		.loc 1 214 12 is_stmt 0 view .LVU94
 303 008e BC42     		cmp	r4, r7
 304 0090 3CD0     		beq	.L14
 222:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 305              		.loc 1 222 14 is_stmt 1 view .LVU95
 222:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 306              		.loc 1 222 17 is_stmt 0 view .LVU96
 307 0092 002E     		cmp	r6, #0
 308 0094 3CD0     		beq	.L15
 230:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 309              		.loc 1 230 14 is_stmt 1 view .LVU97
 230:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 310              		.loc 1 230 17 is_stmt 0 view .LVU98
 311 0096 B8F1000F 		cmp	r8, #0
 312 009a 3BD0     		beq	.L16
 238:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 313              		.loc 1 238 14 is_stmt 1 view .LVU99
 238:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 314              		.loc 1 238 17 is_stmt 0 view .LVU100
 315 009c 0F9B     		ldr	r3, [sp, #60]
 316 009e C72B     		cmp	r3, #199
 317 00a0 3AD9     		bls	.L17
 246:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 318              		.loc 1 246 14 is_stmt 1 view .LVU101
 246:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 319              		.loc 1 246 17 is_stmt 0 view .LVU102
 320 00a2 109B     		ldr	r3, [sp, #64]
 321 00a4 1F2B     		cmp	r3, #31
 322 00a6 39D8     		bhi	.L18
 254:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 323              		.loc 1 254 14 is_stmt 1 view .LVU103
 254:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 324              		.loc 1 254 17 is_stmt 0 view .LVU104
 325 00a8 119A     		ldr	r2, [sp, #68]
 326 00aa 9342     		cmp	r3, r2
 327 00ac 38D3     		bcc	.L19
 262:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 328              		.loc 1 262 14 is_stmt 1 view .LVU105
 262:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         {
 329              		.loc 1 262 17 is_stmt 0 view .LVU106
 330 00ae 139B     		ldr	r3, [sp, #76]
 331 00b0 012B     		cmp	r3, #1
 332 00b2 37D8     		bhi	.L20
 274:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 333              		.loc 1 274 13 is_stmt 1 view .LVU107
 334 00b4 204B     		ldr	r3, .L25+12
 335 00b6 1A68     		ldr	r2, [r3]
 336              	.LVL28:
 277:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             {
 337              		.loc 1 277 13 view .LVU108
 277:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             {
 338              		.loc 1 277 16 is_stmt 0 view .LVU109
 339 00b8 204B     		ldr	r3, .L25+16
ARM GAS  /tmp/ccv9grdI.s 			page 24


 340 00ba 9A42     		cmp	r2, r3
 341 00bc 22D0     		beq	.L21
 111:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** 
 342              		.loc 1 111 12 view .LVU110
 343 00be 0020     		movs	r0, #0
 344              	.L8:
 345              	.LVL29:
 286:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             {
 346              		.loc 1 286 13 is_stmt 1 view .LVU111
 347              	.LBB32:
 348              	.LBI32:
 474:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 349              		.loc 2 474 63 view .LVU112
 350              	.LBB33:
 476:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 351              		.loc 2 476 1 view .LVU113
 477:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(ipsr_value);
 352              		.loc 2 477 5 view .LVU114
 353              		.syntax unified
 354              	@ 477 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 355 00c0 EFF30582 		 MRS  r2,IPSR 
 356              	@ 0 "" 2
 357              	.LVL30:
 478:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 358              		.loc 2 478 5 view .LVU115
 478:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 359              		.loc 2 478 5 is_stmt 0 view .LVU116
 360              		.thumb
 361              		.syntax unified
 362              	.LBE33:
 363              	.LBE32:
 286:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             {
 364              		.loc 1 286 17 discriminator 1 view .LVU117
 365 00c4 1E4B     		ldr	r3, .L25+20
 366 00c6 1B68     		ldr	r3, [r3]
 286:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             {
 367              		.loc 1 286 16 discriminator 1 view .LVU118
 368 00c8 1343     		orrs	r3, r3, r2
 369 00ca 07D0     		beq	.L9
 290:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 {
 370              		.loc 1 290 17 is_stmt 1 view .LVU119
 371              	.LBB34:
 372              	.LBI34:
 474:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** {
 373              		.loc 2 474 63 view .LVU120
 374              	.LBB35:
 476:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 375              		.loc 2 476 1 view .LVU121
 477:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h ****     return(ipsr_value);
 376              		.loc 2 477 5 view .LVU122
 377              		.syntax unified
 378              	@ 477 "./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h" 1
 379 00cc EFF30582 		 MRS  r2,IPSR 
 380              	@ 0 "" 2
 381              	.LVL31:
 478:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 382              		.loc 2 478 5 view .LVU123
ARM GAS  /tmp/ccv9grdI.s 			page 25


 478:./Middlewares/ST/threadx/ports/cortex_m4/gnu/inc/tx_port.h **** }
 383              		.loc 2 478 5 is_stmt 0 view .LVU124
 384              		.thumb
 385              		.syntax unified
 386              	.LBE35:
 387              	.LBE34:
 290:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 {
 388              		.loc 1 290 21 discriminator 1 view .LVU125
 389 00d0 1B4B     		ldr	r3, .L25+20
 390 00d2 1B68     		ldr	r3, [r3]
 391 00d4 1343     		orrs	r3, r3, r2
 290:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 {
 392              		.loc 1 290 20 discriminator 1 view .LVU126
 393 00d6 B3F1F03F 		cmp	r3, #-252645136
 394 00da 25D3     		bcc	.L22
 395              	.L9:
 301:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****     {
 396              		.loc 1 301 5 is_stmt 1 view .LVU127
 301:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****     {
 397              		.loc 1 301 8 is_stmt 0 view .LVU128
 398 00dc 0028     		cmp	r0, #0
 399 00de 9DD1     		bne	.L1
 305:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                         stack_start, stack_size, priority, preempt_threshold,
 400              		.loc 1 305 9 is_stmt 1 view .LVU129
 305:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                         stack_start, stack_size, priority, preempt_threshold,
 401              		.loc 1 305 19 is_stmt 0 view .LVU130
 402 00e0 139B     		ldr	r3, [sp, #76]
 403 00e2 0593     		str	r3, [sp, #20]
 404 00e4 129B     		ldr	r3, [sp, #72]
 405 00e6 0493     		str	r3, [sp, #16]
 406 00e8 119B     		ldr	r3, [sp, #68]
 407 00ea 0393     		str	r3, [sp, #12]
 408 00ec 109B     		ldr	r3, [sp, #64]
 409 00ee 0293     		str	r3, [sp, #8]
 410 00f0 0F9B     		ldr	r3, [sp, #60]
 411 00f2 0193     		str	r3, [sp, #4]
 412 00f4 0096     		str	r6, [sp]
 413 00f6 5346     		mov	r3, r10
 414 00f8 4246     		mov	r2, r8
 415 00fa 4946     		mov	r1, r9
 416 00fc 3846     		mov	r0, r7
 417              	.LVL32:
 305:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                         stack_start, stack_size, priority, preempt_threshold,
 418              		.loc 1 305 19 view .LVU131
 419 00fe FFF7FEFF 		bl	_tx_thread_create
 420              	.LVL33:
 305:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                         stack_start, stack_size, priority, preempt_threshold,
 421              		.loc 1 305 19 view .LVU132
 422 0102 8BE7     		b	.L1
 423              	.LVL34:
 424              	.L21:
 281:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****             }
 425              		.loc 1 281 24 view .LVU133
 426 0104 1320     		movs	r0, #19
 427 0106 DBE7     		b	.L8
 428              	.LVL35:
 429              	.L10:
ARM GAS  /tmp/ccv9grdI.s 			page 26


 118:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****     }
 430              		.loc 1 118 16 view .LVU134
 431 0108 0E20     		movs	r0, #14
 432              	.LVL36:
 118:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****     }
 433              		.loc 1 118 16 view .LVU135
 434 010a 87E7     		b	.L1
 435              	.LVL37:
 436              	.L14:
 218:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         }
 437              		.loc 1 218 20 view .LVU136
 438 010c 0E20     		movs	r0, #14
 439 010e 85E7     		b	.L1
 440              	.L15:
 226:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         }
 441              		.loc 1 226 20 view .LVU137
 442 0110 0320     		movs	r0, #3
 443 0112 83E7     		b	.L1
 444              	.L16:
 234:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         }
 445              		.loc 1 234 20 view .LVU138
 446 0114 0320     		movs	r0, #3
 447 0116 81E7     		b	.L1
 448              	.L17:
 242:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         }
 449              		.loc 1 242 20 view .LVU139
 450 0118 0520     		movs	r0, #5
 451 011a 7FE7     		b	.L1
 452              	.L18:
 250:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         }
 453              		.loc 1 250 20 view .LVU140
 454 011c 0F20     		movs	r0, #15
 455 011e 7DE7     		b	.L1
 456              	.L19:
 258:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         }
 457              		.loc 1 258 20 view .LVU141
 458 0120 1820     		movs	r0, #24
 459 0122 7BE7     		b	.L1
 460              	.L20:
 266:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****         }
 461              		.loc 1 266 20 view .LVU142
 462 0124 1020     		movs	r0, #16
 463 0126 79E7     		b	.L1
 464              	.LVL38:
 465              	.L22:
 294:./Middlewares/ST/threadx/common/src/txe_thread_create.c ****                 }
 466              		.loc 1 294 28 view .LVU143
 467 0128 1320     		movs	r0, #19
 468              	.LVL39:
 311:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** }
 469              		.loc 1 311 5 is_stmt 1 view .LVU144
 311:./Middlewares/ST/threadx/common/src/txe_thread_create.c **** }
 470              		.loc 1 311 11 is_stmt 0 view .LVU145
 471 012a 77E7     		b	.L1
 472              	.L26:
 473              		.align	2
 474              	.L25:
ARM GAS  /tmp/ccv9grdI.s 			page 27


 475 012c 00000000 		.word	_tx_thread_preempt_disable
 476 0130 00000000 		.word	_tx_thread_created_ptr
 477 0134 00000000 		.word	_tx_thread_created_count
 478 0138 00000000 		.word	_tx_thread_current_ptr
 479 013c 00000000 		.word	_tx_timer_thread
 480 0140 00000000 		.word	_tx_thread_system_state
 481              		.cfi_endproc
 482              	.LFE8:
 484              		.text
 485              	.Letext0:
 486              		.file 3 "./Middlewares/ST/threadx/common/inc/tx_api.h"
 487              		.file 4 "./Middlewares/ST/threadx/common/inc/tx_thread.h"
 488              		.file 5 "./Middlewares/ST/threadx/common/inc/tx_timer.h"
ARM GAS  /tmp/ccv9grdI.s 			page 28


DEFINED SYMBOLS
                            *ABS*:00000000 txe_thread_create.c
     /tmp/ccv9grdI.s:21     .text._txe_thread_create:00000000 $t
     /tmp/ccv9grdI.s:27     .text._txe_thread_create:00000000 _txe_thread_create
     /tmp/ccv9grdI.s:475    .text._txe_thread_create:0000012c $d

UNDEFINED SYMBOLS
_tx_thread_system_preempt_check
_tx_thread_create
_tx_thread_preempt_disable
_tx_thread_created_ptr
_tx_thread_created_count
_tx_thread_current_ptr
_tx_timer_thread
_tx_thread_system_state
