Timing Report Max Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Wed Aug  4 12:29:56 2021


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

-----------------------------------------------------
SUMMARY

Clock Domain:               DQS[0]
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               DQS[1]
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV
Required Period (ns):       12.500
Required Frequency (MHz):   80.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK
Required Period (ns):       6.250
Required Frequency (MHz):   160.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
Required Period (ns):       100.000
Required Frequency (MHz):   10.000
Worst Slack (ns):           94.412
Operating Conditions:       slow_lv_ht

Clock Domain:               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
Required Period (ns):       5.000
Required Frequency (MHz):   200.000
Worst Slack (ns):           0.899
Operating Conditions:       slow_lv_ht

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               REF_CLK_0
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           13.128
Operating Conditions:       slow_lv_ht

Clock Domain:               atck
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               REF_CLK_PAD_P
Required Period (ns):       10.000
Required Frequency (MHz):   100.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain DQS[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[0]

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[0]

----------------------------------------------------

Clock Domain DQS[1]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[1]

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[1]

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160_INT/U0_RGB1:A

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

----------------------------------------------------

Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0

SET Register to Register

Path 1
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[23]:EN
  Delay (ns):              5.244
  Slack (ns):             94.412
  Arrival (ns):           11.060
  Required (ns):         105.472
  Setup (ns):              0.128
  Minimum Period (ns):     5.588
  Operating Conditions: slow_lv_ht

Path 2
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[7]:EN
  Delay (ns):              5.243
  Slack (ns):             94.413
  Arrival (ns):           11.059
  Required (ns):         105.472
  Setup (ns):              0.128
  Minimum Period (ns):     5.587
  Operating Conditions: slow_lv_ht

Path 3
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[21]:EN
  Delay (ns):              5.244
  Slack (ns):             94.413
  Arrival (ns):           11.060
  Required (ns):         105.473
  Setup (ns):              0.128
  Minimum Period (ns):     5.587
  Operating Conditions: slow_lv_ht

Path 4
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[5]:EN
  Delay (ns):              5.243
  Slack (ns):             94.414
  Arrival (ns):           11.059
  Required (ns):         105.473
  Setup (ns):              0.128
  Minimum Period (ns):     5.586
  Operating Conditions: slow_lv_ht

Path 5
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_raddr[0]:EN
  Delay (ns):              5.163
  Slack (ns):             94.452
  Arrival (ns):           10.979
  Required (ns):         105.431
  Setup (ns):              0.128
  Minimum Period (ns):     5.548
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To: si5344a_config_0/cfg_mem_rdata_ff[23]:EN
  data required time                                105.472
  data arrival time                          -       11.060
  slack                                              94.412
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.561          Clock generation
  3.561                        
               +     0.281          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  3.842                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  3.992                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.383          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  4.375                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.173          cell: ADLIB:GB
  4.548                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.427          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  4.975                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  5.034                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.782          net: PF_CCC_C0_0_OUT0_FABCLK_0
  5.816                        si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK (r)
               +     2.319          cell: ADLIB:RAM1K20_IP
  8.135                        si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_DOUT[1] (f)
               +     0.415          net: si5344a_config_0/cfg_mem_rdata[1]
  8.550                        si5344a_config_0/cfg_state_ns_11_0_.m60_0_a2_8:D (f)
               +     0.193          cell: ADLIB:CFG4
  8.743                        si5344a_config_0/cfg_state_ns_11_0_.m60_0_a2_8:Y (f)
               +     0.068          net: si5344a_config_0/m60_0_a2_8
  8.811                        si5344a_config_0/cfg_state_ns_11_0_.m60_0_a2_15:B (f)
               +     0.085          cell: ADLIB:CFG4
  8.896                        si5344a_config_0/cfg_state_ns_11_0_.m60_0_a2_15:Y (f)
               +     0.460          net: si5344a_config_0/m60_0_a2_15
  9.356                        si5344a_config_0/cfg_state_ns_11_0_.m60_0_a2:B (f)
               +     0.193          cell: ADLIB:CFG4
  9.549                        si5344a_config_0/cfg_state_ns_11_0_.m60_0_a2:Y (f)
               +     0.621          net: si5344a_config_0/N_261_mux
  10.170                       si5344a_config_0/cfg_state_ns_11_0_.m147_i_m2:B (f)
               +     0.136          cell: ADLIB:CFG3
  10.306                       si5344a_config_0/cfg_state_ns_11_0_.m147_i_m2:Y (r)
               +     0.115          net: si5344a_config_0/N_66
  10.421                       si5344a_config_0/cfg_state_ns_11_0_.N_1617_i:A (r)
               +     0.053          cell: ADLIB:CFG3
  10.474                       si5344a_config_0/cfg_state_ns_11_0_.N_1617_i:Y (r)
               +     0.586          net: si5344a_config_0/N_1617_i
  11.060                       si5344a_config_0/cfg_mem_rdata_ff[23]:EN (r)
                                    
  11.060                       data arrival time
  ________________________________________________________
  Data required time calculation
  100.000                      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  100.000                      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.234          Clock generation
  103.234                      
               +     0.256          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  103.490                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.130          cell: ADLIB:ICB_CLKINT
  103.620                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.348          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  103.968                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.157          cell: ADLIB:GB
  104.125                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.386          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  104.511                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  104.563                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.538          net: PF_CCC_C0_0_OUT0_FABCLK_0
  105.101                      si5344a_config_0/cfg_mem_rdata_ff[23]:CLK (r)
               +     0.499          
  105.600                      clock reconvergence pessimism
               -     0.128          Library setup time: ADLIB:SLE
  105.472                      si5344a_config_0/cfg_mem_rdata_ff[23]:EN
                                    
  105.472                      data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[20]:D
  Delay (ns):              2.439
  Arrival (ns):            2.439
  Setup (ns):              0.000
  External Setup (ns):    -0.831
  Operating Conditions: fast_hv_lt

Path 2
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[11]:D
  Delay (ns):              2.406
  Arrival (ns):            2.406
  Setup (ns):              0.000
  External Setup (ns):    -0.864
  Operating Conditions: fast_hv_lt

Path 3
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[4]:D
  Delay (ns):              2.307
  Arrival (ns):            2.307
  Setup (ns):              0.000
  External Setup (ns):    -0.955
  Operating Conditions: fast_hv_lt

Path 4
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[9]:D
  Delay (ns):              2.273
  Arrival (ns):            2.273
  Setup (ns):              0.000
  External Setup (ns):    -0.989
  Operating Conditions: fast_hv_lt

Path 5
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[18]:D
  Delay (ns):              2.273
  Arrival (ns):            2.273
  Setup (ns):              0.000
  External Setup (ns):    -0.989
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: I2C_SDA
  To: si5344a_config_0/i2c_state[20]:D
  data required time                                    N/C
  data arrival time                          -        2.439
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        I2C_SDA (f)
               +     0.943          cell: ADLIB:IOPAD_BI
  0.943                        BIBUF_0/U_IOPAD:Y (f)
               +     0.000          net: BIBUF_0/YIN
  0.943                        BIBUF_0/U_IOBI:YIN (f)
               +     0.137          cell: ADLIB:IOBI_IB_OB_EB
  1.080                        BIBUF_0/U_IOBI:Y (f)
               +     0.787          net: BIBUF_0_Y
  1.867                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_i_o2_0[23]:B (f)
               +     0.044          cell: ADLIB:CFG2
  1.911                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_i_o2_0[23]:Y (r)
               +     0.082          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_569
  1.993                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_0_a2[4]:D (r)
               +     0.108          cell: ADLIB:CFG4
  2.101                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_0_a2[4]:Y (r)
               +     0.263          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_665
  2.364                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_0[20]:C (r)
               +     0.061          cell: ADLIB:CFG4
  2.425                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_0[20]:Y (r)
               +     0.014          net: si5344a_config_0/i2c_state_nss[4]
  2.439                        si5344a_config_0/i2c_state[20]:D (r)
                                    
  2.439                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     2.057          Clock generation
  N/C                          
               +     0.160          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.087          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.223          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.114          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.257          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.038          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.334          net: PF_CCC_C0_0_OUT0_FABCLK_0
  N/C                          si5344a_config_0/i2c_state[20]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          si5344a_config_0/i2c_state[20]:D


Operating Conditions : fast_hv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: si5344a_config_0/i2c_state[13]:CLK
  To:   I2C_SCL
  Delay (ns):              7.703
  Arrival (ns):           13.343
  Clock to Out (ns):      13.343
  Operating Conditions: slow_lv_ht

Path 2
  From: si5344a_config_0/i2c_state[6]:CLK
  To:   I2C_SCL
  Delay (ns):              7.674
  Arrival (ns):           13.314
  Clock to Out (ns):      13.314
  Operating Conditions: slow_lv_ht

Path 3
  From: si5344a_config_0/i2c_state[21]:CLK
  To:   I2C_SCL
  Delay (ns):              7.681
  Arrival (ns):           13.300
  Clock to Out (ns):      13.300
  Operating Conditions: slow_lv_ht

Path 4
  From: si5344a_config_0/i2c_state[10]:CLK
  To:   I2C_SCL
  Delay (ns):              7.662
  Arrival (ns):           13.288
  Clock to Out (ns):      13.288
  Operating Conditions: slow_lv_ht

Path 5
  From: si5344a_config_0/i2c_state[22]:CLK
  To:   I2C_SCL
  Delay (ns):              7.628
  Arrival (ns):           13.267
  Clock to Out (ns):      13.267
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: si5344a_config_0/i2c_state[13]:CLK
  To: I2C_SCL
  data required time                                    N/C
  data arrival time                          -       13.343
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.561          Clock generation
  3.561                        
               +     0.281          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  3.842                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  3.992                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.383          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  4.375                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.173          cell: ADLIB:GB
  4.548                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.427          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  4.975                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  5.034                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.606          net: PF_CCC_C0_0_OUT0_FABCLK_0
  5.640                        si5344a_config_0/i2c_state[13]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  5.841                        si5344a_config_0/i2c_state[13]:Q (r)
               +     0.555          net: si5344a_config_0/i2c_state_Z[13]
  6.396                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un1_rstn_3_i_0_a2_0:B (r)
               +     0.142          cell: ADLIB:CFG3
  6.538                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un1_rstn_3_i_0_a2_0:Y (f)
               +     0.240          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_95
  6.778                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_o3:C (f)
               +     0.085          cell: ADLIB:CFG3
  6.863                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_o3:Y (f)
               +     0.397          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_1651
  7.260                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2_4_0:B (f)
               +     0.071          cell: ADLIB:CFG4
  7.331                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2_4_0:Y (f)
               +     0.117          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2_4
  7.448                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2:C (f)
               +     0.116          cell: ADLIB:CFG4
  7.564                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2:Y (f)
               +     0.352          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_1678
  7.916                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0_1:C (f)
               +     0.236          cell: ADLIB:CFG4
  8.152                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0_1:Y (f)
               +     0.141          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0_1_Z
  8.293                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0:A (f)
               +     0.178          cell: ADLIB:CFG4
  8.471                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0:Y (f)
               +     0.062          net: si5344a_config_0_SI5344A_SCL
  8.533                        INV_2:A (f)
               +     0.123          cell: ADLIB:CFG1
  8.656                        INV_2:Y (r)
               +     1.238          net: INV_2_Y
  9.894                        BIBUF_1/U_IOBI:E (r)
               +     0.210          cell: ADLIB:IOBI_IB_OB_EB
  10.104                       BIBUF_1/U_IOBI:EOUT (r)
               +     0.000          net: BIBUF_1/EOUT
  10.104                       BIBUF_1/U_IOPAD:E (r)
               +     3.239          cell: ADLIB:IOPAD_BI
  13.343                       BIBUF_1/U_IOPAD:PAD (r)
                                    
  13.343                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.234          Clock generation
  N/C                          
                                    
  N/C                          I2C_SCL (r)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_wdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[4]:ALn
  Delay (ns):              1.822
  Slack (ns):             97.891
  Arrival (ns):            7.477
  Required (ns):         105.368
  Recovery (ns):           0.196
  Minimum Period (ns):     2.109
  Skew (ns):               0.091
  Operating Conditions: slow_lv_ht

Path 2
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_wdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[0]:ALn
  Delay (ns):              1.822
  Slack (ns):             97.891
  Arrival (ns):            7.477
  Required (ns):         105.368
  Recovery (ns):           0.196
  Minimum Period (ns):     2.109
  Skew (ns):               0.091
  Operating Conditions: slow_lv_ht

Path 3
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_wdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[2]:ALn
  Delay (ns):              1.821
  Slack (ns):             97.892
  Arrival (ns):            7.476
  Required (ns):         105.368
  Recovery (ns):           0.196
  Minimum Period (ns):     2.108
  Skew (ns):               0.091
  Operating Conditions: slow_lv_ht

Path 4
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_wdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[1]:ALn
  Delay (ns):              1.821
  Slack (ns):             97.892
  Arrival (ns):            7.476
  Required (ns):         105.368
  Recovery (ns):           0.196
  Minimum Period (ns):     2.108
  Skew (ns):               0.091
  Operating Conditions: slow_lv_ht

Path 5
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_wdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/genblk3.empty_r:ALn
  Delay (ns):              1.821
  Slack (ns):             97.892
  Arrival (ns):            7.476
  Required (ns):         105.368
  Recovery (ns):           0.196
  Minimum Period (ns):     2.108
  Skew (ns):               0.091
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: si5344a_config_0/i2c_wdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[4]:ALn
  data required time                                105.368
  data arrival time                          -        7.477
  slack                                              97.891
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.561          Clock generation
  3.561                        
               +     0.281          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  3.842                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  3.992                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.383          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  4.375                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.173          cell: ADLIB:GB
  4.548                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.427          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  4.975                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  5.034                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.621          net: PF_CCC_C0_0_OUT0_FABCLK_0
  5.655                        CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK (r)
               +     0.201          cell: ADLIB:SLE
  5.856                        CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:Q (r)
               +     1.621          net: CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff
  7.477                        si5344a_config_0/i2c_wdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[4]:ALn (r)
                                    
  7.477                        data arrival time
  ________________________________________________________
  Data required time calculation
  100.000                      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  100.000                      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.234          Clock generation
  103.234                      
               +     0.256          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  103.490                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.130          cell: ADLIB:ICB_CLKINT
  103.620                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.348          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  103.968                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.157          cell: ADLIB:GB
  104.125                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.386          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  104.511                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  104.563                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.530          net: PF_CCC_C0_0_OUT0_FABCLK_0
  105.093                      si5344a_config_0/i2c_wdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[4]:CLK (r)
               +     0.471          
  105.564                      clock reconvergence pessimism
               -     0.196          Library recovery time: ADLIB:SLE
  105.368                      si5344a_config_0/i2c_wdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/sc_r[4]:ALn
                                    
  105.368                      data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

SET Register to Register

Path 1
  From: ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[7]:CLK
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[8]:EN
  Delay (ns):              3.343
  Arrival (ns):            5.372
  Setup (ns):              0.128
  Minimum Period (ns):     3.516
  Operating Conditions: slow_lv_ht

Path 2
  From: ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[7]:CLK
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[6]:EN
  Delay (ns):              3.343
  Arrival (ns):            5.372
  Setup (ns):              0.128
  Minimum Period (ns):     3.516
  Operating Conditions: slow_lv_ht

Path 3
  From: ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[7]:CLK
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[4]:EN
  Delay (ns):              3.343
  Arrival (ns):            5.372
  Setup (ns):              0.128
  Minimum Period (ns):     3.516
  Operating Conditions: slow_lv_ht

Path 4
  From: ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[7]:CLK
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[5]:EN
  Delay (ns):              3.342
  Arrival (ns):            5.371
  Setup (ns):              0.128
  Minimum Period (ns):     3.515
  Operating Conditions: slow_lv_ht

Path 5
  From: ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[7]:CLK
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[3]:EN
  Delay (ns):              3.342
  Arrival (ns):            5.371
  Setup (ns):              0.128
  Minimum Period (ns):     3.515
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[7]:CLK
  To: ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[8]:EN
  data required time                                    N/C
  data arrival time                          -        5.372
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     0.267          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  0.267                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  0.417                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.387          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  0.804                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A (r)
               +     0.175          cell: ADLIB:GB
  0.979                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y (r)
               +     0.420          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y
  1.399                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  1.458                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y (f)
               +     0.571          net: PF_CCC_C0_0_OUT1_FABCLK_0
  2.029                        ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[7]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.230                        ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3[7]:Q (r)
               +     0.177          net: ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_Z[7]
  2.407                        ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o2[7]:A (r)
               +     0.090          cell: ADLIB:CFG2
  2.497                        ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o2[7]:Y (r)
               +     0.729          net: ident_coreinst/IICE_INST/b5_nUTGT/N_144
  3.226                        ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_a2:B (r)
               +     0.171          cell: ADLIB:CFG4
  3.397                        ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_a2:Y (r)
               +     0.475          net: ident_coreinst/IICE_INST/N_214
  3.872                        ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0:C (r)
               +     0.090          cell: ADLIB:CFG4
  3.962                        ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0:Y (r)
               +     0.374          net: ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF
  4.336                        ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_RNIMGRV:C (r)
               +     0.171          cell: ADLIB:CFG4
  4.507                        ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_RNIMGRV:Y (r)
               +     0.865          net: ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39se
  5.372                        ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[8]:EN (r)
                                    
  5.372                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     0.243          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.130          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.353          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A (r)
               +     0.159          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y (r)
               +     0.380          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y (f)
               +     0.501          net: PF_CCC_C0_0_OUT1_FABCLK_0
  N/C                          ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[8]:CLK (r)
               +     0.166          
  N/C                          clock reconvergence pessimism
               -     0.128          Library setup time: ADLIB:SLE
  N/C                          ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[8]:EN


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: fmc_in[22]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[11]:D
  Delay (ns):              4.362
  Arrival (ns):            4.362
  Setup (ns):              0.000
  External Setup (ns):     2.498
  Operating Conditions: slow_lv_ht

Path 2
  From: fmc_in[0]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[33]:D
  Delay (ns):              4.280
  Arrival (ns):            4.280
  Setup (ns):              0.000
  External Setup (ns):     2.423
  Operating Conditions: slow_lv_ht

Path 3
  From: fmc_in[31]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[2]:D
  Delay (ns):              4.251
  Arrival (ns):            4.251
  Setup (ns):              0.000
  External Setup (ns):     2.384
  Operating Conditions: slow_lv_ht

Path 4
  From: fmc_in[23]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[10]:D
  Delay (ns):              4.234
  Arrival (ns):            4.234
  Setup (ns):              0.000
  External Setup (ns):     2.370
  Operating Conditions: slow_lv_ht

Path 5
  From: fmc_in[30]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[3]:D
  Delay (ns):              4.224
  Arrival (ns):            4.224
  Setup (ns):              0.000
  External Setup (ns):     2.359
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: fmc_in[22]
  To: ident_coreinst/IICE_INST/mdiclink_reg[11]:D
  data required time                                    N/C
  data arrival time                          -        4.362
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        fmc_in[22] (f)
               +     0.000          net: fmc_in[22]
  0.000                        fmc_in_ibuf[22]/U_IOPAD:PAD (f)
               +     1.213          cell: ADLIB:IOPAD_IN
  1.213                        fmc_in_ibuf[22]/U_IOPAD:Y (f)
               +     0.000          net: fmc_in_ibuf[22]/YIN
  1.213                        fmc_in_ibuf[22]/U_IOIN:YIN (f)
               +     0.338          cell: ADLIB:IOIN_IB_E
  1.551                        fmc_in_ibuf[22]/U_IOIN:Y (f)
               +     2.811          net: fmc_in_c[22]
  4.362                        ident_coreinst/IICE_INST/mdiclink_reg[11]:D (f)
                                    
  4.362                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     0.243          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.130          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.353          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A (r)
               +     0.159          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y (r)
               +     0.380          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y (f)
               +     0.547          net: PF_CCC_C0_0_OUT1_FABCLK_0
  N/C                          ident_coreinst/IICE_INST/mdiclink_reg[11]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          ident_coreinst/IICE_INST/mdiclink_reg[11]:D


Operating Conditions : slow_lv_ht

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: system_top_0/fmc_out[3]:CLK
  To:   fmc_out[3]
  Delay (ns):              6.738
  Arrival (ns):            8.802
  Clock to Out (ns):       8.802
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/fmc_out[2]:CLK
  To:   fmc_out[2]
  Delay (ns):              6.694
  Arrival (ns):            8.759
  Clock to Out (ns):       8.759
  Operating Conditions: slow_lv_ht

Path 3
  From: system_top_0/fmc_out[21]:CLK
  To:   fmc_out[21]
  Delay (ns):              6.633
  Arrival (ns):            8.706
  Clock to Out (ns):       8.706
  Operating Conditions: slow_lv_ht

Path 4
  From: system_top_0/fmc_out[24]:CLK
  To:   fmc_out[24]
  Delay (ns):              6.576
  Arrival (ns):            8.649
  Clock to Out (ns):       8.649
  Operating Conditions: slow_lv_ht

Path 5
  From: system_top_0/fmc_out[25]:CLK
  To:   fmc_out[25]
  Delay (ns):              6.551
  Arrival (ns):            8.621
  Clock to Out (ns):       8.621
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/fmc_out[3]:CLK
  To: fmc_out[3]
  data required time                                    N/C
  data arrival time                          -        8.802
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     0.267          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  0.267                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  0.417                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.387          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  0.804                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A (r)
               +     0.175          cell: ADLIB:GB
  0.979                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y (r)
               +     0.420          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y
  1.399                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  1.458                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y (f)
               +     0.606          net: PF_CCC_C0_0_OUT1_FABCLK_0
  2.064                        system_top_0/fmc_out[3]:CLK (r)
               +     0.190          cell: ADLIB:SLE
  2.254                        system_top_0/fmc_out[3]:Q (f)
               +     2.544          net: fmc_out_c[3]
  4.798                        fmc_out_obuf[3]/U_IOTRI:D (f)
               +     0.918          cell: ADLIB:IOTRI_OB_EB
  5.716                        fmc_out_obuf[3]/U_IOTRI:DOUT (f)
               +     0.000          net: fmc_out_obuf[3]/DOUT
  5.716                        fmc_out_obuf[3]/U_IOPAD:D (f)
               +     3.086          cell: ADLIB:IOPAD_TRI
  8.802                        fmc_out_obuf[3]/U_IOPAD:PAD (f)
               +     0.000          net: fmc_out[3]
  8.802                        fmc_out[3] (f)
                                    
  8.802                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
                                    
  N/C                          fmc_out[3] (f)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

No Path 

END SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

----------------------------------------------------

SET atck to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

No Path 

END SET atck to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

----------------------------------------------------

Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2

SET Register to Register

Path 1
  From: system_top_0/counter_2[0]:CLK
  To:   system_top_0/led[0]:D
  Delay (ns):              2.028
  Arrival (ns):            4.402
  Setup (ns):              0.000
  Minimum Period (ns):     2.105
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/counter_2[0]:CLK
  To:   system_top_0/led[1]:D
  Delay (ns):              2.027
  Arrival (ns):            4.401
  Setup (ns):              0.000
  Minimum Period (ns):     2.104
  Operating Conditions: slow_lv_ht

Path 3
  From: system_top_0/counter_2[11]:CLK
  To:   system_top_0/led[0]:D
  Delay (ns):              1.981
  Arrival (ns):            4.356
  Setup (ns):              0.000
  Minimum Period (ns):     2.059
  Operating Conditions: slow_lv_ht

Path 4
  From: system_top_0/counter_2[11]:CLK
  To:   system_top_0/led[1]:D
  Delay (ns):              1.980
  Arrival (ns):            4.355
  Setup (ns):              0.000
  Minimum Period (ns):     2.058
  Operating Conditions: slow_lv_ht

Path 5
  From: system_top_0/counter_2[3]:CLK
  To:   system_top_0/led[0]:D
  Delay (ns):              1.963
  Arrival (ns):            4.346
  Setup (ns):              0.000
  Minimum Period (ns):     2.049
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/counter_2[0]:CLK
  To: system_top_0/led[0]:D
  data required time                                    N/C
  data arrival time                          -        4.402
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
               +     0.567          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_8
  0.567                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  0.717                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:Y (r)
               +     0.396          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_NET
  1.113                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:A (r)
               +     0.176          cell: ADLIB:GB
  1.289                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:Y (r)
               +     0.419          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_Y
  1.708                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  1.767                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:Y (f)
               +     0.607          net: PF_CCC_C0_0_OUT2_FABCLK_0
  2.374                        system_top_0/counter_2[0]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.575                        system_top_0/counter_2[0]:Q (r)
               +     0.415          net: system_top_0/counter_2_Z[0]
  2.990                        system_top_0/fmc_in_1_0_I_1:D (r)
               +     0.142          cell: ADLIB:ARI1_CC
  3.132                        system_top_0/fmc_in_1_0_I_1:P (f)
               +     0.015          net: NET_CC_CONFIG384
  3.147                        system_top_0/fmc_in_1_0_I_1_CC_0:P[3] (f)
               +     0.245          cell: ADLIB:CC_CONFIG
  3.392                        system_top_0/fmc_in_1_0_I_1_CC_0:CO (f)
               +     0.000          net: CI_TO_CO383
  3.392                        system_top_0/fmc_in_1_0_I_1_CC_1:CI (f)
               +     0.196          cell: ADLIB:CC_CONFIG
  3.588                        system_top_0/fmc_in_1_0_I_1_CC_1:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG455
  3.588                        system_top_0/fmc_in_1_0_I_99_FCINST1:CC (r)
               +     0.062          cell: ADLIB:FCEND_BUFF_CC
  3.650                        system_top_0/fmc_in_1_0_I_99_FCINST1:CO (r)
               +     0.678          net: system_top_0/fmc_in_1_0_data_tmp[16]
  4.328                        system_top_0/led_0[0]:A (r)
               +     0.051          cell: ADLIB:CFG2
  4.379                        system_top_0/led_0[0]:Y (f)
               +     0.023          net: system_top_0/led_0_Z[0]
  4.402                        system_top_0/led[0]:D (f)
                                    
  4.402                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
               +     0.516          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_8
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:A (r)
               +     0.130          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:Y (r)
               +     0.360          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:A (r)
               +     0.160          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:Y (r)
               +     0.378          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:Y (f)
               +     0.530          net: PF_CCC_C0_0_OUT2_FABCLK_0
  N/C                          system_top_0/led[0]:CLK (r)
               +     0.171          
  N/C                          clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          system_top_0/led[0]:D


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: fmc_in[22]
  To:   system_top_0/led[0]:D
  Delay (ns):              6.062
  Arrival (ns):            6.062
  Setup (ns):              0.000
  External Setup (ns):     3.936
  Operating Conditions: slow_lv_ht

Path 2
  From: fmc_in[22]
  To:   system_top_0/led[1]:D
  Delay (ns):              6.061
  Arrival (ns):            6.061
  Setup (ns):              0.000
  External Setup (ns):     3.935
  Operating Conditions: slow_lv_ht

Path 3
  From: fmc_in[23]
  To:   system_top_0/led[0]:D
  Delay (ns):              6.033
  Arrival (ns):            6.033
  Setup (ns):              0.000
  External Setup (ns):     3.907
  Operating Conditions: slow_lv_ht

Path 4
  From: fmc_in[23]
  To:   system_top_0/led[1]:D
  Delay (ns):              6.032
  Arrival (ns):            6.032
  Setup (ns):              0.000
  External Setup (ns):     3.906
  Operating Conditions: slow_lv_ht

Path 5
  From: fmc_in[1]
  To:   system_top_0/led[0]:D
  Delay (ns):              5.895
  Arrival (ns):            5.895
  Setup (ns):              0.000
  External Setup (ns):     3.769
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: fmc_in[22]
  To: system_top_0/led[0]:D
  data required time                                    N/C
  data arrival time                          -        6.062
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        fmc_in[22] (f)
               +     0.000          net: fmc_in[22]
  0.000                        fmc_in_ibuf[22]/U_IOPAD:PAD (f)
               +     1.213          cell: ADLIB:IOPAD_IN
  1.213                        fmc_in_ibuf[22]/U_IOPAD:Y (f)
               +     0.000          net: fmc_in_ibuf[22]/YIN
  1.213                        fmc_in_ibuf[22]/U_IOIN:YIN (f)
               +     0.338          cell: ADLIB:IOIN_IB_E
  1.551                        fmc_in_ibuf[22]/U_IOIN:Y (f)
               +     3.208          net: fmc_in_c[22]
  4.759                        system_top_0/fmc_in_1_0_I_69:B (f)
               +     0.091          cell: ADLIB:ARI1_CC
  4.850                        system_top_0/fmc_in_1_0_I_69:P (r)
               +     0.015          net: NET_CC_CONFIG428
  4.865                        system_top_0/fmc_in_1_0_I_1_CC_1:P[2] (r)
               +     0.383          cell: ADLIB:CC_CONFIG
  5.248                        system_top_0/fmc_in_1_0_I_1_CC_1:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG455
  5.248                        system_top_0/fmc_in_1_0_I_99_FCINST1:CC (r)
               +     0.062          cell: ADLIB:FCEND_BUFF_CC
  5.310                        system_top_0/fmc_in_1_0_I_99_FCINST1:CO (r)
               +     0.678          net: system_top_0/fmc_in_1_0_data_tmp[16]
  5.988                        system_top_0/led_0[0]:A (r)
               +     0.051          cell: ADLIB:CFG2
  6.039                        system_top_0/led_0[0]:Y (f)
               +     0.023          net: system_top_0/led_0_Z[0]
  6.062                        system_top_0/led[0]:D (f)
                                    
  6.062                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
               +     0.516          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_8
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:A (r)
               +     0.130          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:Y (r)
               +     0.360          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:A (r)
               +     0.160          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:Y (r)
               +     0.378          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:Y (f)
               +     0.530          net: PF_CCC_C0_0_OUT2_FABCLK_0
  N/C                          system_top_0/led[0]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          system_top_0/led[0]:D


Operating Conditions : slow_lv_ht

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: system_top_0/led[0]:CLK
  To:   led[0]
  Delay (ns):              4.897
  Arrival (ns):            7.264
  Clock to Out (ns):       7.264
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/led[1]:CLK
  To:   led[1]
  Delay (ns):              4.740
  Arrival (ns):            7.107
  Clock to Out (ns):       7.107
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/led[0]:CLK
  To: led[0]
  data required time                                    N/C
  data arrival time                          -        7.264
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
               +     0.567          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_8
  0.567                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  0.717                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:Y (r)
               +     0.396          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_NET
  1.113                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:A (r)
               +     0.176          cell: ADLIB:GB
  1.289                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8:Y (r)
               +     0.419          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_Y
  1.708                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  1.767                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:Y (f)
               +     0.600          net: PF_CCC_C0_0_OUT2_FABCLK_0
  2.367                        system_top_0/led[0]:CLK (r)
               +     0.190          cell: ADLIB:SLE
  2.557                        system_top_0/led[0]:Q (f)
               +     0.703          net: led_c[0]
  3.260                        led_obuf[0]/U_IOTRI:D (f)
               +     0.918          cell: ADLIB:IOTRI_OB_EB
  4.178                        led_obuf[0]/U_IOTRI:DOUT (f)
               +     0.000          net: led_obuf[0]/DOUT
  4.178                        led_obuf[0]/U_IOPAD:D (f)
               +     3.086          cell: ADLIB:IOPAD_TRI
  7.264                        led_obuf[0]/U_IOPAD:PAD (f)
               +     0.000          net: led[0]
  7.264                        led[0] (f)
                                    
  7.264                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
                                    
  N/C                          led[0] (f)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

SET Register to Register

Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              4.060
  Slack (ns):              0.899
  Arrival (ns):           14.040
  Required (ns):          14.939
  Setup (ns):              0.000
  Minimum Period (ns):     4.101
  Operating Conditions: slow_lv_ht

Path 2
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[10]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              3.997
  Slack (ns):              0.940
  Arrival (ns):           13.973
  Required (ns):          14.913
  Setup (ns):              0.000
  Minimum Period (ns):     4.060
  Operating Conditions: slow_lv_ht

Path 3
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              4.004
  Slack (ns):              0.947
  Arrival (ns):           13.992
  Required (ns):          14.939
  Setup (ns):              0.000
  Minimum Period (ns):     4.053
  Operating Conditions: slow_lv_ht

Path 4
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              4.021
  Slack (ns):              0.970
  Arrival (ns):           14.004
  Required (ns):          14.974
  Setup (ns):              0.000
  Minimum Period (ns):     4.030
  Operating Conditions: slow_lv_ht

Path 5
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              3.985
  Slack (ns):              0.974
  Arrival (ns):           13.965
  Required (ns):          14.939
  Setup (ns):              0.000
  Minimum Period (ns):     4.026
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  data required time                                 14.939
  data arrival time                          -       14.040
  slack                                               0.899
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     7.763          Clock generation
  7.763                        
               +     0.186          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  7.949                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  8.090                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.642          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  8.732                        PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.170          cell: ADLIB:GB
  8.902                        PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.424          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  9.326                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB9:A (r)
               +     0.059          cell: ADLIB:RGB
  9.385                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB9:Y (f)
               +     0.595          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB9_rgb_net_1
  9.980                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  10.181                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:Q (r)
               +     0.324          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_Z[8]
  10.505                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNIIDN[6]:B (r)
               +     0.156          cell: ADLIB:CFG4
  10.661                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNIIDN[6]:Y (r)
               +     0.326          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un7_m1_0_a2_0
  10.987                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_9:D (r)
               +     0.094          cell: ADLIB:ARI1_CC
  11.081                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_9:P (f)
               +     0.014          net: NET_CC_CONFIG14998
  11.095                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_1:P[0] (f)
               +     0.318          cell: ADLIB:CC_CONFIG
  11.413                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_1:CO (r)
               +     0.000          net: CI_TO_CO14961
  11.413                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_2:CI (r)
               +     0.082          cell: ADLIB:CC_CONFIG
  11.495                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_2:CC[3] (r)
               +     0.000          net: NET_CC_CONFIG15061
  11.495                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_23_FCINST1:CC (r)
               +     0.062          cell: ADLIB:FCEND_BUFF_CC
  11.557                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_23_FCINST1:CO (r)
               +     0.236          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_23_Z
  11.793                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlO0I_0_sqmuxa_1:D (r)
               +     0.053          cell: ADLIB:CFG4
  11.846                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlO0I_0_sqmuxa_1:Y (r)
               +     0.343          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlO0I_0_sqmuxa_1_Z
  12.189                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAllOl_0_sqmuxa_3_1:B (r)
               +     0.078          cell: ADLIB:CFG4
  12.267                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAllOl_0_sqmuxa_3_1:Y (r)
               +     0.092          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAllOl_0_sqmuxa_3_1_Z
  12.359                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1[1]:C (r)
               +     0.078          cell: ADLIB:CFG3
  12.437                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1[1]:Y (r)
               +     0.087          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_Z[1]
  12.524                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNIC6VU[1]:A (r)
               +     0.120          cell: ADLIB:CFG2
  12.644                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNIC6VU[1]:Y (r)
               +     0.374          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNIC6VU_Z[1]
  13.018                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNI1GH53[1]:B (r)
               +     0.139          cell: ADLIB:ARI1_CC
  13.157                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNI1GH53[1]:Y3A (r)
               +     0.012          net: NET_CC_CONFIG5803
  13.169                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNI1Q4V[0]_CC_0:Y3A[6] (r)
               +     0.408          cell: ADLIB:CC_CONFIG
  13.577                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNI1Q4V[0]_CC_0:CC[11] (f)
               +     0.000          net: NET_CC_CONFIG5824
  13.577                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un7_CAXI4DMAllOl_1_ac0_1_RNIQKPT6:CC (f)
               +     0.043          cell: ADLIB:ARI1_CC
  13.620                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un7_CAXI4DMAllOl_1_ac0_1_RNIQKPT6:S (r)
               +     0.342          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/N_1489
  13.962                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl[6]:A (r)
               +     0.053          cell: ADLIB:CFG2
  14.015                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl[6]:Y (r)
               +     0.025          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl_Z[6]
  14.040                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D (r)
                                    
  14.040                       data arrival time
  ________________________________________________________
  Data required time calculation
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.470          Clock generation
  11.470                       
               +     0.169          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  11.639                       PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  11.761                       PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.584          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  12.345                       PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.155          cell: ADLIB:GB
  12.500                       PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.384          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  12.884                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB9:A (r)
               +     0.052          cell: ADLIB:RGB
  12.936                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB9:Y (f)
               +     0.528          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB9_rgb_net_1
  13.464                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:CLK (r)
               +     1.475          
  14.939                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  14.939                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
                                    
  14.939                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc[7]:ALn
  Delay (ns):              2.870
  Slack (ns):              1.854
  Arrival (ns):           12.826
  Required (ns):          14.680
  Recovery (ns):           0.209
  Minimum Period (ns):     3.146
  Skew (ns):               0.067
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r[11]:ALn
  Delay (ns):              2.870
  Slack (ns):              1.854
  Arrival (ns):           12.826
  Required (ns):          14.680
  Recovery (ns):           0.209
  Minimum Period (ns):     3.146
  Skew (ns):               0.067
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_aligned_load_r[10]:ALn
  Delay (ns):              2.870
  Slack (ns):              1.854
  Arrival (ns):           12.826
  Required (ns):          14.680
  Recovery (ns):           0.209
  Minimum Period (ns):     3.146
  Skew (ns):               0.067
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o[3]:ALn
  Delay (ns):              2.863
  Slack (ns):              1.854
  Arrival (ns):           12.819
  Required (ns):          14.673
  Recovery (ns):           0.209
  Minimum Period (ns):     3.146
  Skew (ns):               0.074
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/araddr_o[0]:ALn
  Delay (ns):              2.863
  Slack (ns):              1.854
  Arrival (ns):           12.819
  Required (ns):          14.673
  Recovery (ns):           0.209
  Minimum Period (ns):     3.146
  Skew (ns):               0.074
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc[7]:ALn
  data required time                                 14.680
  data arrival time                          -       12.826
  slack                                               1.854
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     7.763          Clock generation
  7.763                        
               +     0.186          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  7.949                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  8.090                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.642          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  8.732                        PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.170          cell: ADLIB:GB
  8.902                        PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.412          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  9.314                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10:A (r)
               +     0.059          cell: ADLIB:RGB
  9.373                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10:Y (f)
               +     0.583          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10_rgb_net_1
  9.956                        PF_RESET_0/PF_RESET_0/dff_15_rep:CLK (r)
               +     0.201          cell: ADLIB:SLE
  10.157                       PF_RESET_0/PF_RESET_0/dff_15_rep:Q (r)
               +     1.423          net: PF_RESET_0/PF_RESET_0/dff_15_rep_Z
  11.580                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3:A (r)
               +     0.129          cell: ADLIB:GB
  11.709                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3:Y (r)
               +     0.430          net: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_Y
  12.139                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  12.198                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB1:Y (f)
               +     0.628          net: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB1_rgb_net_1
  12.826                       SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc[7]:ALn (r)
                                    
  12.826                       data arrival time
  ________________________________________________________
  Data required time calculation
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.470          Clock generation
  11.470                       
               +     0.169          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  11.639                       PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  11.761                       PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.584          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  12.345                       PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.155          cell: ADLIB:GB
  12.500                       PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.388          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  12.888                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB7:A (r)
               +     0.052          cell: ADLIB:RGB
  12.940                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB7:Y (f)
               +     0.541          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB7_rgb_net_1
  13.481                       SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc[7]:CLK (r)
               +     1.408          
  14.889                       clock reconvergence pessimism
               -     0.209          Library recovery time: ADLIB:SLE
  14.680                       SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.raddr_sc[7]:ALn
                                    
  14.680                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[1]:ALn
  Delay (ns):             13.384
  Arrival (ns):           13.384
  Recovery (ns):           0.209
  External Recovery (ns):   5.100
  Operating Conditions: slow_lv_ht

Path 2
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[16]:ALn
  Delay (ns):             13.385
  Arrival (ns):           13.385
  Recovery (ns):           0.209
  External Recovery (ns):   5.100
  Operating Conditions: slow_lv_ht

Path 3
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[5]:ALn
  Delay (ns):             13.383
  Arrival (ns):           13.383
  Recovery (ns):           0.209
  External Recovery (ns):   5.099
  Operating Conditions: slow_lv_ht

Path 4
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[20]:ALn
  Delay (ns):             13.384
  Arrival (ns):           13.384
  Recovery (ns):           0.209
  External Recovery (ns):   5.099
  Operating Conditions: slow_lv_ht

Path 5
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[35]:ALn
  Delay (ns):             13.353
  Arrival (ns):           13.353
  Recovery (ns):           0.196
  External Recovery (ns):   5.077
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: USER_RESETN
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[1]:ALn
  data required time                                    N/C
  data arrival time                          -       13.384
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.322          cell: ADLIB:IOPAD_IN
  1.322                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.322                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.346          cell: ADLIB:IOIN_IB_E
  1.668                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     3.751          net: USER_RESETN_c
  5.419                        AND3_0:C (r)
               +     0.053          cell: ADLIB:CFG3
  5.472                        AND3_0:Y (r)
               +     7.912          net: AND3_0_Y
  13.384                       PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[1]:ALn (r)
                                    
  13.384                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.470          Clock generation
  N/C                          
               +     0.169          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.584          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.155          cell: ADLIB:GB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.392          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:Y (f)
               +     0.549          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[1]:CLK (r)
               -     0.209          Library recovery time: ADLIB:SLE
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[1]:ALn


Operating Conditions : slow_lv_ht

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_0:HS_IO_CLK[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_0:RX_DQS_90[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DQS[0] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DQS[0] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

SET DQS[1] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DQS[1] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin PF_DDR4_SS_0/CCC_0/pll_inst_0:PHASE_ROTATE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

----------------------------------------------------

Clock Domain REF_CLK_0

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_CLK

SET Register to Register

Path 1
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[1]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[7]:D
  Delay (ns):              6.723
  Slack (ns):             13.128
  Arrival (ns):            9.827
  Required (ns):          22.955
  Setup (ns):              0.000
  Minimum Period (ns):     6.872
  Operating Conditions: slow_lv_ht

Path 2
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[1]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[6]:D
  Delay (ns):              6.674
  Slack (ns):             13.177
  Arrival (ns):            9.778
  Required (ns):          22.955
  Setup (ns):              0.000
  Minimum Period (ns):     6.823
  Operating Conditions: slow_lv_ht

Path 3
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[0]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[7]:D
  Delay (ns):              6.662
  Slack (ns):             13.189
  Arrival (ns):            9.766
  Required (ns):          22.955
  Setup (ns):              0.000
  Minimum Period (ns):     6.811
  Operating Conditions: slow_lv_ht

Path 4
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[1]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[5]:D
  Delay (ns):              6.635
  Slack (ns):             13.216
  Arrival (ns):            9.739
  Required (ns):          22.955
  Setup (ns):              0.000
  Minimum Period (ns):     6.784
  Operating Conditions: slow_lv_ht

Path 5
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[0]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[6]:D
  Delay (ns):              6.613
  Slack (ns):             13.238
  Arrival (ns):            9.717
  Required (ns):          22.955
  Setup (ns):              0.000
  Minimum Period (ns):     6.762
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[1]:CLK
  To: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[7]:D
  data required time                                 22.955
  data arrival time                          -        9.827
  slack                                              13.128
  ________________________________________________________
  Data arrival time calculation
  0.000                        REF_CLK_0
               +     0.000          Clock source
  0.000                        REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  0.000                        REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.609          cell: ADLIB:IOPAD_IN
  0.609                        REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.399          net: REF_CLK_0_ibuf/YIN
  1.008                        CLKINT_0/U0_IOBA:A (r)
               +     0.145          cell: ADLIB:ICB_CLKINT
  1.153                        CLKINT_0/U0_IOBA:Y (r)
               +     0.639          net: CLKINT_0/U0_IOBA_net
  1.792                        CLKINT_0:A (r)
               +     0.179          cell: ADLIB:GB
  1.971                        CLKINT_0:Y (r)
               +     0.435          net: CLKINT_0/U0_Y
  2.406                        CLKINT_0/U0_RGB1_RGB0:A (r)
               +     0.059          cell: ADLIB:RGB
  2.465                        CLKINT_0/U0_RGB1_RGB0:Y (f)
               +     0.639          net: CLKINT_0/U0_RGB1_RGB0_rgb_net_1
  3.104                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[1]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  3.305                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[1]:Q (r)
               +     0.811          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_Z[1]
  4.116                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un50lto1_i_o2:B (r)
               +     0.171          cell: ADLIB:CFG2
  4.287                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un50lto1_i_o2:Y (r)
               +     0.468          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_1709
  4.755                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d123:A (r)
               +     0.094          cell: ADLIB:CFG2
  4.849                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d123:Y (f)
               +     0.575          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d123_Z
  5.424                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HBURSTInt_d98_0_a2_0:D (f)
               +     0.071          cell: ADLIB:CFG4
  5.495                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HBURSTInt_d98_0_a2_0:Y (f)
               +     0.338          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_131
  5.833                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HBURSTInt_d98_0_a2_0_RNIVOAO:C (f)
               +     0.091          cell: ADLIB:CFG4
  5.924                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HBURSTInt_d98_0_a2_0_RNIVOAO:Y (r)
               +     0.265          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_1706_i
  6.189                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_HBURSTInt_d_0_sqmuxa_2_0_a3_1:A (r)
               +     0.090          cell: ADLIB:CFG2
  6.279                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_HBURSTInt_d_0_sqmuxa_2_0_a3_1:Y (r)
               +     0.402          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_208
  6.681                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_HBURSTInt_d_0_sqmuxa_2_0_2:C (r)
               +     0.120          cell: ADLIB:CFG4
  6.801                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_HBURSTInt_d_0_sqmuxa_2_0_2:Y (r)
               +     0.336          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_HBURSTInt_d_0_sqmuxa_2_0_2_Z
  7.137                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_HBURSTInt_d_0_sqmuxa_2_0:B (r)
               +     0.078          cell: ADLIB:CFG4
  7.215                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_HBURSTInt_d_0_sqmuxa_2_0:Y (r)
               +     0.424          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_HBURSTInt_d_0_sqmuxa_2
  7.639                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_rdFIFOWrData_d326_5:B (r)
               +     0.156          cell: ADLIB:CFG4
  7.795                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_rdFIFOWrData_d326_5:Y (r)
               +     0.168          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_rdFIFOWrData_d326_5_i
  7.963                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f0[1]:D (r)
               +     0.247          cell: ADLIB:CFG4
  8.210                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f0[1]:Y (f)
               +     0.386          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f0_Z[1]
  8.596                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f0_RNIG6S56[1]:B (f)
               +     0.234          cell: ADLIB:ARI1_CC
  8.830                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f0_RNIG6S56[1]:P (r)
               +     0.014          net: NET_CC_CONFIG15513
  8.844                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_RNI01KD2[0]_CC_0:P[1] (r)
               +     0.415          cell: ADLIB:CC_CONFIG
  9.259                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_RNI01KD2[0]_CC_0:CC[7] (r)
               +     0.000          net: NET_CC_CONFIG15540
  9.259                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d_RNO[7]:CC (r)
               +     0.062          cell: ADLIB:ARI1_CC
  9.321                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d_RNO[7]:S (r)
               +     0.281          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_1800
  9.602                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d[7]:A (r)
               +     0.200          cell: ADLIB:CFG3
  9.802                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d[7]:Y (r)
               +     0.025          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d_Z[7]
  9.827                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[7]:D (r)
                                    
  9.827                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       REF_CLK_0
               +     0.000          Clock source
  20.000                       REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  20.000                       REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.528          cell: ADLIB:IOPAD_IN
  20.528                       REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.363          net: REF_CLK_0_ibuf/YIN
  20.891                       CLKINT_0/U0_IOBA:A (r)
               +     0.126          cell: ADLIB:ICB_CLKINT
  21.017                       CLKINT_0/U0_IOBA:Y (r)
               +     0.583          net: CLKINT_0/U0_IOBA_net
  21.600                       CLKINT_0:A (r)
               +     0.163          cell: ADLIB:GB
  21.763                       CLKINT_0:Y (r)
               +     0.389          net: CLKINT_0/U0_Y
  22.152                       CLKINT_0/U0_RGB1_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  22.204                       CLKINT_0/U0_RGB1_RGB1:Y (f)
               +     0.536          net: CLKINT_0/U0_RGB1_RGB1_rgb_net_1
  22.740                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[7]:CLK (r)
               +     0.215          
  22.955                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  22.955                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[7]:D
                                    
  22.955                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[2]:ALn
  Delay (ns):              1.769
  Slack (ns):             17.943
  Arrival (ns):            4.843
  Required (ns):          22.786
  Recovery (ns):           0.196
  Minimum Period (ns):     2.057
  Skew (ns):               0.092
  Operating Conditions: slow_lv_ht

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[0]:ALn
  Delay (ns):              1.769
  Slack (ns):             17.943
  Arrival (ns):            4.843
  Required (ns):          22.786
  Recovery (ns):           0.196
  Minimum Period (ns):     2.057
  Skew (ns):               0.092
  Operating Conditions: slow_lv_ht

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s1[1]:ALn
  Delay (ns):              1.770
  Slack (ns):             17.943
  Arrival (ns):            4.844
  Required (ns):          22.787
  Recovery (ns):           0.196
  Minimum Period (ns):     2.057
  Skew (ns):               0.091
  Operating Conditions: slow_lv_ht

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[3]:ALn
  Delay (ns):              1.769
  Slack (ns):             17.944
  Arrival (ns):            4.843
  Required (ns):          22.787
  Recovery (ns):           0.196
  Minimum Period (ns):     2.056
  Skew (ns):               0.091
  Operating Conditions: slow_lv_ht

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[1]:ALn
  Delay (ns):              1.769
  Slack (ns):             17.944
  Arrival (ns):            4.843
  Required (ns):          22.787
  Recovery (ns):           0.196
  Minimum Period (ns):     2.056
  Skew (ns):               0.091
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[2]:ALn
  data required time                                 22.786
  data arrival time                          -        4.843
  slack                                              17.943
  ________________________________________________________
  Data arrival time calculation
  0.000                        REF_CLK_0
               +     0.000          Clock source
  0.000                        REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  0.000                        REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.609          cell: ADLIB:IOPAD_IN
  0.609                        REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.399          net: REF_CLK_0_ibuf/YIN
  1.008                        CLKINT_0/U0_IOBA:A (r)
               +     0.145          cell: ADLIB:ICB_CLKINT
  1.153                        CLKINT_0/U0_IOBA:Y (r)
               +     0.639          net: CLKINT_0/U0_IOBA_net
  1.792                        CLKINT_0:A (r)
               +     0.179          cell: ADLIB:GB
  1.971                        CLKINT_0:Y (r)
               +     0.432          net: CLKINT_0/U0_Y
  2.403                        CLKINT_0/U0_RGB1_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  2.462                        CLKINT_0/U0_RGB1_RGB1:Y (f)
               +     0.612          net: CLKINT_0/U0_RGB1_RGB1_rgb_net_1
  3.074                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK (r)
               +     0.201          cell: ADLIB:SLE
  3.275                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:Q (r)
               +     1.568          net: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/sysReset
  4.843                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[2]:ALn (r)
                                    
  4.843                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       REF_CLK_0
               +     0.000          Clock source
  20.000                       REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  20.000                       REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.528          cell: ADLIB:IOPAD_IN
  20.528                       REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.363          net: REF_CLK_0_ibuf/YIN
  20.891                       CLKINT_0/U0_IOBA:A (r)
               +     0.126          cell: ADLIB:ICB_CLKINT
  21.017                       CLKINT_0/U0_IOBA:Y (r)
               +     0.583          net: CLKINT_0/U0_IOBA_net
  21.600                       CLKINT_0:A (r)
               +     0.163          cell: ADLIB:GB
  21.763                       CLKINT_0:Y (r)
               +     0.391          net: CLKINT_0/U0_Y
  22.154                       CLKINT_0/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  22.206                       CLKINT_0/U0_RGB1:Y (f)
               +     0.561          net: CLKINT_0_Y
  22.767                       AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[2]:CLK (r)
               +     0.215          
  22.982                       clock reconvergence pessimism
               -     0.196          Library recovery time: ADLIB:SLE
  22.786                       AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/fifoRdAddr[2]:ALn
                                    
  22.786                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to REF_CLK_0

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to REF_CLK_0

----------------------------------------------------

Clock Domain atck

SET Register to Register

Path 1
  From: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  Delay (ns):             10.302
  Arrival (ns):           10.302
  Setup (ns):              2.405
  Minimum Period (ns):    12.707
  Operating Conditions: slow_lv_lt

Path 2
  From: ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  Delay (ns):              4.022
  Arrival (ns):            8.854
  Setup (ns):              2.405
  Minimum Period (ns):    22.518
  Operating Conditions: slow_lv_lt

Path 3
  From: ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  Delay (ns):              3.841
  Arrival (ns):            8.667
  Setup (ns):              2.405
  Minimum Period (ns):    22.144
  Operating Conditions: slow_lv_lt

Path 4
  From: ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b15_vABZ3qsY_ub3Rme:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  Delay (ns):              3.836
  Arrival (ns):            8.666
  Setup (ns):              2.405
  Minimum Period (ns):    22.142
  Operating Conditions: slow_lv_lt

Path 5
  From: ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  Delay (ns):              3.802
  Arrival (ns):            8.635
  Setup (ns):              2.405
  Minimum Period (ns):    22.080
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK
  To: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  data required time                                    N/C
  data arrival time                          -       10.302
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atck
               +     0.000          Clock source
  0.000                        atck (f)
               +     0.000          net: atck
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK (f)
               +     3.336          cell: ADLIB:UJTAG_SEC
  3.336                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UIREG[3] (r)
               +     0.736          net: ident_coreinst/b6_uS_MrX[2]_UIREG_3
  4.072                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_3:A (r)
               +     0.168          cell: ADLIB:CFG1D
  4.240                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_3:Y (r)
               +     0.113          net: ident_coreinst/b6_uS_MrX[2]_UIREG_3_2
  4.353                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_3:A (r)
               +     0.168          cell: ADLIB:CFG1D
  4.521                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_3:Y (r)
               +     0.184          net: ident_coreinst/b6_uS_MrX[2]_UIREG_3_3
  4.705                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_3:A (r)
               +     0.168          cell: ADLIB:CFG1D
  4.873                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_3:Y (r)
               +     0.114          net: ident_coreinst/b6_uS_MrX[2]
  4.987                        ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2c_1:A (r)
               +     0.046          cell: ADLIB:CFG2
  5.033                        ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2c_1:Y (f)
               +     1.092          net: ident_coreinst/b9_96_cLqgOF3_2
  6.125                        ident_coreinst/comm_block_INST/jtagi/b9_96_cLqgOF3:B (f)
               +     0.145          cell: ADLIB:CFG4
  6.270                        ident_coreinst/comm_block_INST/jtagi/b9_96_cLqgOF3:Y (f)
               +     0.342          net: ident_coreinst/b9_96_cLqgOF3
  6.612                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PbTt39_ab_0_a2_1:B (f)
               +     0.077          cell: ADLIB:CFG4
  6.689                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PbTt39_ab_0_a2_1:Y (f)
               +     0.325          net: ident_coreinst/IICE_INST/N_49
  7.014                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PKFoLX_ab_0_a2:B (f)
               +     0.192          cell: ADLIB:CFG4
  7.206                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PKFoLX_ab_0_a2:Y (f)
               +     0.148          net: ident_coreinst/IICE_INST/b9_PKFoLX_ab
  7.354                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_4:C (f)
               +     0.145          cell: ADLIB:CFG4
  7.499                        ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_4:Y (f)
               +     0.329          net: ident_coreinst/b3_PLF_0_4
  7.828                        ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1:C (f)
               +     0.084          cell: ADLIB:CFG4
  7.912                        ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1:Y (r)
               +     0.379          net: ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_0
  8.291                        ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:B (r)
               +     0.046          cell: ADLIB:CFG3
  8.337                        ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:Y (f)
               +     0.290          net: ident_coreinst/comm_block_INST/b6_PLF_Bq
  8.627                        ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:C (f)
               +     0.192          cell: ADLIB:CFG4
  8.819                        ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:Y (f)
               +     1.483          net: ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2_Z
  10.302                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO (f)
                                    
  10.302                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (f)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK (f)
               +     0.000          
  N/C                          clock reconvergence pessimism
               -     2.405          Library setup time: ADLIB:UJTAG_SEC
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO


Operating Conditions : slow_lv_lt

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 to atck

No Path 

END SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 to atck

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain REF_CLK_PAD_P

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

