{"vcs1":{"timestamp_begin":1742312256.594730035, "rt":1.64, "ut":0.31, "st":0.27}}
{"vcselab":{"timestamp_begin":1742312258.336857975, "rt":1.51, "ut":0.33, "st":0.19}}
{"link":{"timestamp_begin":1742312259.929200582, "rt":0.42, "ut":0.18, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742312255.758301757}
{"VCS_COMP_START_TIME": 1742312255.758301757}
{"VCS_COMP_END_TIME": 1742312264.194309053}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+P3 +notimingchecks"}
{"vcs1": {"peak_mem": 329660}}
{"stitch_vcselab": {"peak_mem": 215112}}
