Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Jun 15 15:53:33 2022
| Host         : tuna running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_utilization -file SCD_Inter_wrapper_utilization_placed.rpt -pb SCD_Inter_wrapper_utilization_placed.pb
| Design       : SCD_Inter_wrapper
| Device       : xczu28drffvg1517-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 79154 |     0 |    425280 | 18.61 |
|   LUT as Logic             | 73519 |     0 |    425280 | 17.29 |
|   LUT as Memory            |  5635 |     0 |    213600 |  2.64 |
|     LUT as Distributed RAM |  1386 |     0 |           |       |
|     LUT as Shift Register  |  4249 |     0 |           |       |
| CLB Registers              | 75324 |     0 |    850560 |  8.86 |
|   Register as Flip Flop    | 75324 |     0 |    850560 |  8.86 |
|   Register as Latch        |     0 |     0 |    850560 |  0.00 |
| CARRY8                     |  6763 |     0 |     53160 | 12.72 |
| F7 Muxes                   |   153 |     0 |    212640 |  0.07 |
| F8 Muxes                   |    58 |     0 |    106320 |  0.05 |
| F9 Muxes                   |     0 |     0 |     53160 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 66    |          Yes |           - |          Set |
| 138   |          Yes |           - |        Reset |
| 7453  |          Yes |         Set |            - |
| 67667 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        | 16018 |     0 |     53160 | 30.13 |
|   CLBL                                     |  8194 |     0 |           |       |
|   CLBM                                     |  7824 |     0 |           |       |
| LUT as Logic                               | 73519 |     0 |    425280 | 17.29 |
|   using O5 output only                     |  1569 |       |           |       |
|   using O6 output only                     | 51063 |       |           |       |
|   using O5 and O6                          | 20887 |       |           |       |
| LUT as Memory                              |  5635 |     0 |    213600 |  2.64 |
|   LUT as Distributed RAM                   |  1386 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   146 |       |           |       |
|     using O5 and O6                        |  1240 |       |           |       |
|   LUT as Shift Register                    |  4249 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |  1539 |       |           |       |
|     using O5 and O6                        |  2710 |       |           |       |
| CLB Registers                              | 75324 |     0 |    850560 |  8.86 |
|   Register driven from within the CLB      | 49450 |       |           |       |
|   Register driven from outside the CLB     | 25874 |       |           |       |
|     LUT in front of the register is unused | 15233 |       |           |       |
|     LUT in front of the register is used   | 10641 |       |           |       |
| Unique Control Sets                        |  2475 |       |    106320 |  2.33 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  173 |     0 |      1080 | 16.02 |
|   RAMB36/FIFO*    |   29 |     0 |      1080 |  2.69 |
|     RAMB36E2 only |   29 |       |           |       |
|   RAMB18          |  288 |     0 |      2160 | 13.33 |
|     RAMB18E2 only |  288 |       |           |       |
| URAM              |    0 |     0 |        80 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  692 |     0 |      4272 | 16.20 |
|   DSP48E2 only |  692 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       347 |  0.00 |
| HPIOB_M          |    0 |     0 |       138 |  0.00 |
| HPIOB_S          |    0 |     0 |       138 |  0.00 |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        23 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
| HS_ADC           |    0 |     0 |         4 |  0.00 |
| HS_DAC           |    0 |     0 |         4 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    7 |     0 |       696 |  1.01 |
|   BUFGCE             |    6 |     0 |       216 |  2.78 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       312 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |         8 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         2 |   0.00 |
| FE              |    0 |     0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |   0.00 |
| HSADC           |    0 |     0 |         4 |   0.00 |
| HSDAC           |    0 |     0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 67667 |            Register |
| LUT3     | 22530 |                 CLB |
| LUT2     | 20328 |                 CLB |
| LUT6     | 19128 |                 CLB |
| LUT4     | 16861 |                 CLB |
| LUT5     | 11212 |                 CLB |
| FDSE     |  7453 |            Register |
| CARRY8   |  6763 |                 CLB |
| SRL16E   |  6357 |                 CLB |
| LUT1     |  4347 |                 CLB |
| RAMD32   |  2176 |                 CLB |
| DSP48E2  |   692 |          Arithmetic |
| SRLC32E  |   602 |                 CLB |
| RAMS32   |   310 |                 CLB |
| RAMB18E2 |   288 |           Block Ram |
| MUXF7    |   153 |                 CLB |
| RAMS64E  |   140 |                 CLB |
| FDCE     |   138 |            Register |
| FDPE     |    66 |            Register |
| MUXF8    |    58 |                 CLB |
| RAMB36E2 |    29 |           Block Ram |
| BUFGCE   |     6 |               Clock |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------+------+
|            Ref Name           | Used |
+-------------------------------+------+
| SCD_Inter_zynq_ultra_ps_e_0_0 |    1 |
| SCD_Inter_xbar_0              |    1 |
| SCD_Inter_rst_ps8_0_99M_0     |    1 |
| SCD_Inter_model_SCD_0_0       |    1 |
| SCD_Inter_axi_smc_0           |    1 |
| SCD_Inter_axi_dma_4_0         |    1 |
| SCD_Inter_axi_dma_3_0         |    1 |
| SCD_Inter_axi_dma_2_0         |    1 |
| SCD_Inter_axi_dma_1_0         |    1 |
| SCD_Inter_axi_dma_0_0         |    1 |
| SCD_Inter_auto_pc_1           |    1 |
| SCD_Inter_auto_pc_0           |    1 |
| SCD_Inter_auto_ds_1           |    1 |
| SCD_Inter_auto_ds_0           |    1 |
| SCD_Inter_Multi2One_0_0       |    1 |
| SCD_Inter_Multi2Multi_0_0     |    1 |
+-------------------------------+------+


