#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jun 20 13:55:57 2024
# Process ID: 17451
# Current directory: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17
# Command line: vivado -mode tcl -source /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/scripts/vivado.tcl -tclargs /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../build/hardware/xilinx/hls/pynq_1x16_i8w8a32_15_15_18_17 /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../build/hardware/xilinx/include/vta_config.tcl
# Log file: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vivado.log
# Journal file: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vivado.jou
#-----------------------------------------------------------
source /mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/scripts/vivado.tcl
# set scripts_vivado_version 2020.1
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado \
#     <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado."}
#    return 1
# }
# if { [llength $argv] eq 2 } {
#   set ip_path     [lindex $argv 0]
#   set vta_config  [lindex $argv 1]
# } else {
#   puts "Arg list incomplete: <path to ip dir> <path to vta_config.py>"
#   return 1
# }
# source $vta_config
## proc const {name value} {
##     uplevel 1 [list set $name $value]
##     uplevel 1 [list trace var $name w {error constant ;#} ]
## }
## const CFLAGS "-I/mnt/e/_AI/tvm/include -I/mnt/e/_AI/tvm/3rdparty/vta-hw/include -I/mnt/e/_AI/tvm/3rdparty/dlpack/include -I/mnt/e/_AI/tvm/3rdparty/dmlc-core/include -DVTA_TARGET=sim -DVTA_HW_VER=0.0.2 -DVTA_LOG_INP_WIDTH=3 -DVTA_LOG_WGT_WIDTH=3 -DVTA_LOG_ACC_WIDTH=5 -DVTA_LOG_BATCH=0 -DVTA_LOG_BLOCK=4 -DVTA_LOG_UOP_BUFF_SIZE=15 -DVTA_LOG_INP_BUFF_SIZE=15 -DVTA_LOG_WGT_BUFF_SIZE=18 -DVTA_LOG_ACC_BUFF_SIZE=17 -DVTA_LOG_BLOCK_IN=4 -DVTA_LOG_BLOCK_OUT=4 -DVTA_LOG_OUT_WIDTH=3 -DVTA_LOG_OUT_BUFF_SIZE=15 -DVTA_LOG_BUS_WIDTH=6 -DVTA_IP_REG_MAP_RANGE=0x1000 -DVTA_FETCH_ADDR=0x43C00000 -DVTA_LOAD_ADDR=0x43C01000 -DVTA_COMPUTE_ADDR=0x43C02000 -DVTA_STORE_ADDR=0x43C03000 -DVTA_FETCH_INSN_COUNT_OFFSET=16 -DVTA_FETCH_INSN_ADDR_OFFSET=24 -DVTA_LOAD_INP_ADDR_OFFSET=16 -DVTA_LOAD_WGT_ADDR_OFFSET=24 -DVTA_COMPUTE_DONE_WR_OFFSET=16 -DVTA_COMPUTE_DONE_RD_OFFSET=24 -DVTA_COMPUTE_UOP_ADDR_OFFSET=32 -DVTA_COMPUTE_BIAS_ADDR_OFFSET=40 -DVTA_STORE_OUT_ADDR_OFFSET=16 -DVTA_COHERENT_ACCESSES=true"
## const TARGET sim
## const FPGA_DEVICE xc7z020clg484-1
## const FPGA_FAMILY zynq-7000
## const FPGA_BOARD None
## const FPGA_BOARD_REV None
## const FPGA_PERIOD 7
## const FPGA_FREQ 100
## const INP_MEM_AXI_RATIO 2
## const WGT_MEM_AXI_RATIO 16
## const OUT_MEM_AXI_RATIO 2
## const INP_MEM_BANKS 1
## const WGT_MEM_BANKS 2
## const OUT_MEM_BANKS 1
## const INP_MEM_WIDTH 128
## const WGT_MEM_WIDTH 1024
## const OUT_MEM_WIDTH 128
## const INP_MEM_DEPTH 2048
## const WGT_MEM_DEPTH 1024
## const OUT_MEM_DEPTH 2048
## const NUM_WGT_MEM_URAM 0
## const AXI_CACHE_BITS 1111
## const AXI_PROT_BITS 000
## const IP_REG_MAP_RANGE 0x1000
## const FETCH_BASE_ADDR 0x43C00000
## const LOAD_BASE_ADDR 0x43C01000
## const COMPUTE_BASE_ADDR 0x43C02000
## const STORE_BASE_ADDR 0x43C03000
# set target            $TARGET
# set device            $FPGA_DEVICE
# set device_family     $FPGA_FAMILY
# set clock_freq        $FPGA_FREQ
# set board             $FPGA_BOARD
# set board_rev         $FPGA_BOARD_REV
# set inp_part          $INP_MEM_BANKS
# set inp_mem_width     $INP_MEM_WIDTH
# set inp_mem_depth     $INP_MEM_DEPTH
# set wgt_part          $WGT_MEM_BANKS
# set wgt_mem_width     $WGT_MEM_WIDTH
# set wgt_mem_depth     $WGT_MEM_DEPTH
# set out_part          $OUT_MEM_BANKS
# set out_mem_width     $OUT_MEM_WIDTH
# set out_mem_depth     $OUT_MEM_DEPTH
# set num_wgt_mem_uram  $NUM_WGT_MEM_URAM
# set axi_cache         $AXI_CACHE_BITS
# set axi_prot          $AXI_PROT_BITS
# set ip_reg_map_range  $IP_REG_MAP_RANGE
# set fetch_base_addr   $FETCH_BASE_ADDR
# set load_base_addr    $LOAD_BASE_ADDR
# set compute_base_addr $COMPUTE_BASE_ADDR
# set store_base_addr   $STORE_BASE_ADDR
# set proj_name vta
# set design_name $proj_name
# set proj_path "."
# set ip_lib "ip_lib"
# set fetch_ip "${ip_path}/vta_fetch/soln/impl/ip/xilinx_com_hls_fetch_1_0.zip"
# set load_ip "${ip_path}/vta_load/soln/impl/ip/xilinx_com_hls_load_1_0.zip"
# set compute_ip "${ip_path}/vta_compute/soln/impl/ip/xilinx_com_hls_compute_1_0.zip"
# set store_ip "${ip_path}/vta_store/soln/impl/ip/xilinx_com_hls_store_1_0.zip"
# create_project -force $proj_name $proj_path -part $device
create_project: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:16 . Memory (MB): peak = 2003.531 ; gain = 0.023 ; free physical = 6265 ; free virtual = 8987
# if {$board != "None" && $board_rev != "None"} {
#   set_property board_part $board:$board_rev [current_project]
# }
# file mkdir $ip_lib
# set_property ip_repo_paths $ip_lib [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:05 . Memory (MB): peak = 2003.531 ; gain = 0.000 ; free physical = 6249 ; free virtual = 8975
# update_ip_catalog -add_ip $fetch_ip -repo_path $ip_lib
INFO: [IP_Flow 19-949] Unzipped '/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../build/hardware/xilinx/hls/pynq_1x16_i8w8a32_15_15_18_17/vta_fetch/soln/impl/ip/xilinx_com_hls_fetch_1_0.zip' into repository '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:fetch:1.0'. The one found in IP location '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_fetch_1_0' will take precedence over the same IP in location /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_fetch_1_0_1
# update_ip_catalog -add_ip $load_ip -repo_path $ip_lib
INFO: [IP_Flow 19-949] Unzipped '/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../build/hardware/xilinx/hls/pynq_1x16_i8w8a32_15_15_18_17/vta_load/soln/impl/ip/xilinx_com_hls_load_1_0.zip' into repository '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:fetch:1.0'. The one found in IP location '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_fetch_1_0' will take precedence over the same IP in location /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_fetch_1_0_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:load:1.0'. The one found in IP location '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_load_1_0' will take precedence over the same IP in location /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_load_1_0_1
# update_ip_catalog -add_ip $compute_ip -repo_path $ip_lib
INFO: [IP_Flow 19-949] Unzipped '/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../build/hardware/xilinx/hls/pynq_1x16_i8w8a32_15_15_18_17/vta_compute/soln/impl/ip/xilinx_com_hls_compute_1_0.zip' into repository '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:compute:1.0'. The one found in IP location '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_compute_1_0' will take precedence over the same IP in location /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_compute_1_0_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:fetch:1.0'. The one found in IP location '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_fetch_1_0' will take precedence over the same IP in location /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_fetch_1_0_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:load:1.0'. The one found in IP location '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_load_1_0' will take precedence over the same IP in location /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_load_1_0_1
update_ip_catalog: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:05 . Memory (MB): peak = 2003.531 ; gain = 0.000 ; free physical = 6248 ; free virtual = 8975
# update_ip_catalog -add_ip $store_ip -repo_path $ip_lib
INFO: [IP_Flow 19-949] Unzipped '/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../build/hardware/xilinx/hls/pynq_1x16_i8w8a32_15_15_18_17/vta_store/soln/impl/ip/xilinx_com_hls_store_1_0.zip' into repository '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib'.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:compute:1.0'. The one found in IP location '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_compute_1_0' will take precedence over the same IP in location /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_compute_1_0_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:fetch:1.0'. The one found in IP location '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_fetch_1_0' will take precedence over the same IP in location /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_fetch_1_0_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:load:1.0'. The one found in IP location '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_load_1_0' will take precedence over the same IP in location /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_load_1_0_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:store:1.0'. The one found in IP location '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_store_1_0' will take precedence over the same IP in location /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_store_1_0_1
# create_bd_design $design_name
Wrote  : </mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/vta.bd> 
create_bd_design: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:13 . Memory (MB): peak = 2067.449 ; gain = 21.051 ; free physical = 6192 ; free virtual = 8954
# current_bd_design $design_name
# proc init_fifo_property {fifo width_bytes depth} {
#   set_property -dict [ list \
#     CONFIG.FIFO_Implementation_rach {Common_Clock_Distributed_RAM} \
#     CONFIG.FIFO_Implementation_wach {Common_Clock_Distributed_RAM} \
#     CONFIG.FIFO_Implementation_wrch {Common_Clock_Distributed_RAM} \
#     CONFIG.Full_Flags_Reset_Value {1} \
#     CONFIG.INTERFACE_TYPE {AXI_STREAM} \
#     CONFIG.Input_Depth_axis $depth \
#     CONFIG.Reset_Type {Asynchronous_Reset} \
#     CONFIG.TDATA_NUM_BYTES $width_bytes \
#   ] $fifo
# }
# proc init_bram_property {bram width depth} {
#   set_property -dict [ list \
#     CONFIG.use_bram_block {Stand_Alone} \
#     CONFIG.Assume_Synchronous_Clk {true} \
#     CONFIG.Byte_Size {8} \
#     CONFIG.Enable_32bit_Address {true} \
#     CONFIG.Enable_B {Use_ENB_Pin} \
#     CONFIG.Memory_Type {True_Dual_Port_RAM} \
#     CONFIG.Read_Width_A $width \
#     CONFIG.Read_Width_B $width \
#     CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
#     CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
#     CONFIG.Use_Byte_Write_Enable {true} \
#     CONFIG.Use_RSTA_Pin {true} \
#     CONFIG.Use_RSTB_Pin {true} \
#     CONFIG.Write_Depth_A $depth \
#     CONFIG.Write_Width_A $width \
#     CONFIG.Write_Width_B $width \
#   ] $bram
# }
# set proc_sys_reset \
#   [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset ]
create_bd_cell: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2067.449 ; gain = 0.000 ; free physical = 6026 ; free virtual = 8793
# set pll_clk [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 pll_clk ]
# set_property -dict [ list \
#   CONFIG.CLKOUT1_REQUESTED_OUT_FREQ $clock_freq \
#   CONFIG.RESET_PORT {resetn} \
#   CONFIG.RESET_TYPE {ACTIVE_LOW} \
#   CONFIG.USE_LOCKED {false} \
# ] $pll_clk
# set axi_smc0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_smc0 ]
# set_property -dict [ list \
#   CONFIG.NUM_MI {1} \
#   CONFIG.NUM_SI {5} \
# ] $axi_smc0
# set axi_xbar \
#   [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_xbar ]
# set_property -dict [ list \
#   CONFIG.NUM_MI {4} \
#   CONFIG.NUM_SI {1} \
# ] $axi_xbar
# set fetch_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:fetch:1.0 fetch_0 ]
# set_property -dict [ list \
#   CONFIG.C_M_AXI_INS_PORT_CACHE_VALUE $axi_cache \
#   CONFIG.C_M_AXI_INS_PORT_PROT_VALUE $axi_prot \
# ] $fetch_0
# set load_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:load:1.0 load_0 ]
# set_property -dict [ list \
#   CONFIG.C_M_AXI_DATA_PORT_CACHE_VALUE $axi_cache \
#   CONFIG.C_M_AXI_DATA_PORT_PROT_VALUE $axi_prot \
# ] $load_0
# set compute_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:compute:1.0 compute_0 ]
# set_property -dict [ list \
#   CONFIG.C_M_AXI_DATA_PORT_CACHE_VALUE $axi_cache \
#   CONFIG.C_M_AXI_DATA_PORT_PROT_VALUE $axi_prot \
#   CONFIG.C_M_AXI_UOP_PORT_CACHE_VALUE $axi_cache \
#   CONFIG.C_M_AXI_UOP_PORT_PROT_VALUE $axi_prot \
# ] $compute_0
# set store_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:store:1.0 store_0 ]
# set_property -dict [ list \
#   CONFIG.C_M_AXI_DATA_PORT_CACHE_VALUE $axi_cache \
#   CONFIG.C_M_AXI_DATA_PORT_PROT_VALUE $axi_prot \
# ] $store_0
# set cmd_queue_list {load_queue gemm_queue store_queue}
# foreach cmd_queue $cmd_queue_list {
#   set tmp_cmd_queue [ create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 $cmd_queue ]
#   # Width is 16B (128b, as set in hw_spec.h), depth is 512 (depth of FIFO on Zynq 7000 and Zynq Ultrascale+)
#   # TODO: derive it from vta_config.h
#   [ init_fifo_property $tmp_cmd_queue 16 512 ]
# }
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /load_queueExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /load_queueExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /gemm_queueExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /gemm_queueExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /store_queueExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /store_queueExecuting the post_config_ip from bd
# set dep_queue_list {l2g_queue g2l_queue g2s_queue s2g_queue}
# foreach dep_queue $dep_queue_list {
#   set tmp_dep_queue [ create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 $dep_queue ]
#   # Width is 1B (min width), depth is 1024
#   # TODO: derive it from vta_config.h
#   [ init_fifo_property $tmp_dep_queue 1 1024 ]
# }
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /l2g_queueExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /l2g_queueExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /g2l_queueExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /g2l_queueExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /g2s_queueExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /g2s_queueExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /s2g_queueExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /s2g_queueExecuting the post_config_ip from bd
# for {set i 0} {$i < $inp_part} {incr i} {
#   # Create instance: inp_mem, and set properties
#   set inp_mem [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 inp_mem_${i} ]
#   [ init_bram_property $inp_mem $inp_mem_width $inp_mem_depth ]
#   # If module has more than 1 mem port, the naming convention changes
#   if {$inp_part > 1} {
#     set porta [get_bd_intf_pins load_0/inp_mem_${i}_V_PORTA]
#     set portb [get_bd_intf_pins compute_0/inp_mem_${i}_V_PORTA]
#   } else {
#     set porta [get_bd_intf_pins load_0/inp_mem_V_PORTA]
#     set portb [get_bd_intf_pins compute_0/inp_mem_V_PORTA]
#   }
#   # Create interface connections
#   connect_bd_intf_net -intf_net load_0_inp_mem_V_PORTA \
#     [get_bd_intf_pins $inp_mem/BRAM_PORTA] \
#     $porta
#   connect_bd_intf_net -intf_net compute_0_inp_mem_V_PORTA \
#     [get_bd_intf_pins $inp_mem/BRAM_PORTB] \
#     $portb
# }
# for {set i 0} {$i < $wgt_part} {incr i} {
#   # Create instance: wgt_mem, and set properties
#   set wgt_mem [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 wgt_mem_${i} ]
#   [ init_bram_property $wgt_mem $wgt_mem_width $wgt_mem_depth ]
#   # If module has more than 1 mem port, the naming convention changes
#   if {$wgt_part > 1} {
#     set porta [get_bd_intf_pins load_0/wgt_mem_${i}_V_PORTA]
#     set portb [get_bd_intf_pins compute_0/wgt_mem_${i}_V_PORTA]
#   } else {
#     set porta [get_bd_intf_pins load_0/wgt_mem_V_PORTA]
#     set portb [get_bd_intf_pins compute_0/wgt_mem_V_PORTA]
#   }
#   # Create interface connections
#   connect_bd_intf_net -intf_net load_0_wgt_mem_${i}_V_PORTA \
#     [get_bd_intf_pins $wgt_mem/BRAM_PORTA] \
#     $porta
#   connect_bd_intf_net -intf_net compute_0_wgt_mem_${i}_V_PORTA \
#     [get_bd_intf_pins $wgt_mem/BRAM_PORTB] \
#     $portb
#   if { $device_family eq "zynq-ultrascale+" && $i < $num_wgt_mem_uram } {
#     set_property -dict [list CONFIG.PRIM_type_to_Implement {URAM}] $wgt_mem
#   }
# }
# for {set i 0} {$i < $out_part} {incr i} {
#   # Create instance: out_mem, and set properties
#   set out_mem [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 out_mem_${i} ]
#   [ init_bram_property $out_mem $out_mem_width $out_mem_depth ]
#   # If module has more than 1 mem port, the naming convention changes
#   if {$out_part > 1} {
#     set porta [get_bd_intf_pins compute_0/out_mem_${i}_V_PORTA]
#     set portb [get_bd_intf_pins store_0/out_mem_${i}_V_PORTA]
#   } else {
#     set porta [get_bd_intf_pins compute_0/out_mem_V_PORTA]
#     set portb [get_bd_intf_pins store_0/out_mem_V_PORTA]
#   }
#   # Create interface connections
#   connect_bd_intf_net -intf_net compute_0_out_mem_${i}_V_PORTA \
#     [get_bd_intf_pins $out_mem/BRAM_PORTA] \
#     $porta
#   connect_bd_intf_net -intf_net store_0_out_mem_${i}_V_PORTA \
#     [get_bd_intf_pins $out_mem/BRAM_PORTB] \
#     $portb
# }
# if { $device_family eq "zynq-7000" } {
#   set processing_system [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system ]
#   set_property -dict [ list \
#     CONFIG.PCW_EN_CLK0_PORT {1} \
#     CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
#     CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {1} \
#     CONFIG.PCW_USE_S_AXI_ACP {1} \
#     CONFIG.preset {ZC702} \
#   ] $processing_system
#   # Get ports that are specific to the Zynq 7000 processing system
#   set ps_clk    [get_bd_pins processing_system/FCLK_CLK0]
#   set ps_rstn   [get_bd_pins processing_system/FCLK_RESET0_N]
#   set maxi_clk  [get_bd_pins processing_system/M_AXI_GP0_ACLK]
#   set saxi_clk  [get_bd_pins processing_system/S_AXI_ACP_ACLK]
#   set maxi      [get_bd_intf_pins processing_system/M_AXI_GP0]
#   set saxi      [get_bd_intf_pins processing_system/S_AXI_ACP]
# } elseif { $device_family eq "zynq-ultrascale+" } {
#   set processing_system [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 processing_system ]
#   apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells processing_system]
#   set_property -dict [ list \
#     CONFIG.PSU__FPGA_PL0_ENABLE {1} \
#     CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100} \
#     CONFIG.PSU__USE__M_AXI_GP0 {1} \
#     CONFIG.PSU__USE__M_AXI_GP1 {0} \
#     CONFIG.PSU__USE__M_AXI_GP2 {0} \
#     CONFIG.PSU__USE__S_AXI_GP0 {1}
#   ] $processing_system
#   # Get ports that are specific to the Zynq Ultrascale MPSoC processing system
#   set ps_clk    [get_bd_pins processing_system/pl_clk0]
#   set ps_rstn   [get_bd_pins processing_system/pl_resetn0]
#   set maxi_clk  [get_bd_pins processing_system/maxihpm0_fpd_aclk]
#   set saxi_clk  [get_bd_pins processing_system/saxihpc0_fpd_aclk]
#   set maxi      [get_bd_intf_pins processing_system/M_AXI_HPM0_FPD]
#   set saxi      [get_bd_intf_pins processing_system/S_AXI_HPC0_FPD]
# }
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [PS7-6] The applied preset does not match with  board preset. You may not get expected settings for  board. The ZC702 preset is designed for ZC702 board.
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
# connect_bd_intf_net -intf_net axi_xbar_M00_AXI [get_bd_intf_pins axi_xbar/M00_AXI] [get_bd_intf_pins fetch_0/s_axi_CONTROL_BUS]
# connect_bd_intf_net -intf_net axi_xbar_M01_AXI [get_bd_intf_pins axi_xbar/M01_AXI] [get_bd_intf_pins load_0/s_axi_CONTROL_BUS]
# connect_bd_intf_net -intf_net axi_xbar_M02_AXI [get_bd_intf_pins axi_xbar/M02_AXI] [get_bd_intf_pins compute_0/s_axi_CONTROL_BUS]
# connect_bd_intf_net -intf_net axi_xbar_M03_AXI [get_bd_intf_pins axi_xbar/M03_AXI] [get_bd_intf_pins store_0/s_axi_CONTROL_BUS]
# connect_bd_intf_net -intf_net fetch_0_l2g_dep_queue_V [get_bd_intf_pins l2g_queue/S_AXIS] [get_bd_intf_pins load_0/l2g_dep_queue_V]
# connect_bd_intf_net -intf_net fetch_0_load_queue_V_V [get_bd_intf_pins fetch_0/load_queue_V_V] [get_bd_intf_pins load_queue/S_AXIS]
# connect_bd_intf_net -intf_net fetch_0_gemm_queue_V_V [get_bd_intf_pins fetch_0/gemm_queue_V_V] [get_bd_intf_pins gemm_queue/S_AXIS]
# connect_bd_intf_net -intf_net fetch_0_store_queue_V_V [get_bd_intf_pins fetch_0/store_queue_V_V] [get_bd_intf_pins store_queue/S_AXIS]
# connect_bd_intf_net -intf_net compute_0_g2l_dep_queue_V [get_bd_intf_pins compute_0/g2l_dep_queue_V] [get_bd_intf_pins g2l_queue/S_AXIS]
# connect_bd_intf_net -intf_net compute_0_g2s_dep_queue_V [get_bd_intf_pins compute_0/g2s_dep_queue_V] [get_bd_intf_pins g2s_queue/S_AXIS]
# connect_bd_intf_net -intf_net store_0_s2g_dep_queue_V [get_bd_intf_pins s2g_queue/S_AXIS] [get_bd_intf_pins store_0/s2g_dep_queue_V]
# connect_bd_intf_net -intf_net load_queue_M_AXIS [get_bd_intf_pins load_0/load_queue_V_V] [get_bd_intf_pins load_queue/M_AXIS]
# connect_bd_intf_net -intf_net gemm_queue_M_AXIS [get_bd_intf_pins compute_0/gemm_queue_V_V] [get_bd_intf_pins gemm_queue/M_AXIS]
# connect_bd_intf_net -intf_net store_queue_M_AXIS [get_bd_intf_pins store_0/store_queue_V_V] [get_bd_intf_pins store_queue/M_AXIS]
# connect_bd_intf_net -intf_net l2g_queue_M_AXIS [get_bd_intf_pins compute_0/l2g_dep_queue_V] [get_bd_intf_pins l2g_queue/M_AXIS]
# connect_bd_intf_net -intf_net g2l_queue_M_AXIS [get_bd_intf_pins g2l_queue/M_AXIS] [get_bd_intf_pins load_0/g2l_dep_queue_V]
# connect_bd_intf_net -intf_net g2s_queue_M_AXIS [get_bd_intf_pins g2s_queue/M_AXIS] [get_bd_intf_pins store_0/g2s_dep_queue_V]
# connect_bd_intf_net -intf_net s2g_queue_M_AXIS [get_bd_intf_pins compute_0/s2g_dep_queue_V] [get_bd_intf_pins s2g_queue/M_AXIS]
# connect_bd_intf_net -intf_net fetch_0_m_axi_ins_port [get_bd_intf_pins axi_smc0/S00_AXI] [get_bd_intf_pins fetch_0/m_axi_ins_port]
# connect_bd_intf_net -intf_net load_0_m_axi_data_port [get_bd_intf_pins axi_smc0/S01_AXI] [get_bd_intf_pins load_0/m_axi_data_port]
# connect_bd_intf_net -intf_net compute_0_m_axi_uop_port [get_bd_intf_pins axi_smc0/S02_AXI] [get_bd_intf_pins compute_0/m_axi_uop_port]
# connect_bd_intf_net -intf_net compute_0_m_axi_data_port [get_bd_intf_pins axi_smc0/S03_AXI] [get_bd_intf_pins compute_0/m_axi_data_port]
# connect_bd_intf_net -intf_net store_0_m_axi_data_port [get_bd_intf_pins axi_smc0/S04_AXI] [get_bd_intf_pins store_0/m_axi_data_port]
# connect_bd_intf_net -intf_net axi_smc0_M00_AXI [get_bd_intf_pins axi_smc0/M00_AXI] $saxi
# connect_bd_intf_net -intf_net processing_system_m_axi [get_bd_intf_pins axi_xbar/S00_AXI] $maxi
# connect_bd_net -net processing_system_reset \
#   [get_bd_pins pll_clk/resetn] \
#   [get_bd_pins proc_sys_reset/ext_reset_in] \
#   $ps_rstn
# connect_bd_net -net ps_clk_net \
#   [get_bd_pins pll_clk/clk_in1] \
#   $ps_clk
# connect_bd_net -net proc_sys_reset_interconnect_aresetn \
#   [get_bd_pins axi_xbar/ARESETN] \
#   [get_bd_pins proc_sys_reset/interconnect_aresetn]
# connect_bd_net -net proc_sys_reset_peripheral_aresetn \
#   [get_bd_pins proc_sys_reset/peripheral_aresetn] \
#   [get_bd_pins axi_smc0/aresetn] \
#   [get_bd_pins axi_xbar/M00_ARESETN] \
#   [get_bd_pins axi_xbar/M01_ARESETN] \
#   [get_bd_pins axi_xbar/M02_ARESETN] \
#   [get_bd_pins axi_xbar/M03_ARESETN] \
#   [get_bd_pins axi_xbar/S00_ARESETN] \
#   [get_bd_pins fetch_0/ap_rst_n] \
#   [get_bd_pins load_0/ap_rst_n] \
#   [get_bd_pins store_0/ap_rst_n] \
#   [get_bd_pins compute_0/ap_rst_n] \
#   [get_bd_pins load_queue/s_aresetn] \
#   [get_bd_pins gemm_queue/s_aresetn] \
#   [get_bd_pins store_queue/s_aresetn] \
#   [get_bd_pins l2g_queue/s_aresetn] \
#   [get_bd_pins g2l_queue/s_aresetn] \
#   [get_bd_pins g2s_queue/s_aresetn] \
#   [get_bd_pins s2g_queue/s_aresetn]
# connect_bd_net -net processing_system_clk \
#   [get_bd_pins pll_clk/clk_out1] \
#   [get_bd_pins proc_sys_reset/slowest_sync_clk] \
#   [get_bd_pins axi_smc0/aclk] \
#   [get_bd_pins axi_xbar/ACLK] \
#   [get_bd_pins axi_xbar/M00_ACLK] \
#   [get_bd_pins axi_xbar/M01_ACLK] \
#   [get_bd_pins axi_xbar/M02_ACLK] \
#   [get_bd_pins axi_xbar/M03_ACLK] \
#   [get_bd_pins axi_xbar/S00_ACLK] \
#   [get_bd_pins fetch_0/ap_clk] \
#   [get_bd_pins load_0/ap_clk] \
#   [get_bd_pins compute_0/ap_clk] \
#   [get_bd_pins store_0/ap_clk] \
#   [get_bd_pins load_queue/s_aclk] \
#   [get_bd_pins gemm_queue/s_aclk] \
#   [get_bd_pins store_queue/s_aclk] \
#   [get_bd_pins l2g_queue/s_aclk] \
#   [get_bd_pins g2l_queue/s_aclk] \
#   [get_bd_pins g2s_queue/s_aclk] \
#   [get_bd_pins s2g_queue/s_aclk] \
#   $maxi_clk \
#   $saxi_clk
# create_bd_addr_seg -range $ip_reg_map_range -offset $fetch_base_addr [get_bd_addr_spaces processing_system/Data] [get_bd_addr_segs fetch_0/s_axi_CONTROL_BUS/Reg] SEG_fetch_0_Reg
# create_bd_addr_seg -range $ip_reg_map_range -offset $load_base_addr [get_bd_addr_spaces processing_system/Data] [get_bd_addr_segs load_0/s_axi_CONTROL_BUS/Reg] SEG_load_0_Reg
# create_bd_addr_seg -range $ip_reg_map_range -offset $compute_base_addr [get_bd_addr_spaces processing_system/Data] [get_bd_addr_segs compute_0/s_axi_CONTROL_BUS/Reg] SEG_compute_0_Reg
# create_bd_addr_seg -range $ip_reg_map_range -offset $store_base_addr [get_bd_addr_spaces processing_system/Data] [get_bd_addr_segs store_0/s_axi_CONTROL_BUS/Reg] SEG_store_0_Reg
# if { $device_family eq "zynq-7000" } {
#   create_bd_addr_seg -range 0x40000000 -offset 0x00000000 [get_bd_addr_spaces compute_0/Data_m_axi_uop_port] [get_bd_addr_segs processing_system/S_AXI_ACP/ACP_DDR_LOWOCM] SEG_processing_system_ACP_DDR_LOWOCM
#   create_bd_addr_seg -range 0x40000000 -offset 0x00000000 [get_bd_addr_spaces compute_0/Data_m_axi_data_port] [get_bd_addr_segs processing_system/S_AXI_ACP/ACP_DDR_LOWOCM] SEG_processing_system_ACP_DDR_LOWOCM
#   create_bd_addr_seg -range 0x40000000 -offset 0x00000000 [get_bd_addr_spaces fetch_0/Data_m_axi_ins_port] [get_bd_addr_segs processing_system/S_AXI_ACP/ACP_DDR_LOWOCM] SEG_processing_system_ACP_DDR_LOWOCM
#   create_bd_addr_seg -range 0x40000000 -offset 0x00000000 [get_bd_addr_spaces load_0/Data_m_axi_data_port] [get_bd_addr_segs processing_system/S_AXI_ACP/ACP_DDR_LOWOCM] SEG_processing_system_ACP_DDR_LOWOCM
#   create_bd_addr_seg -range 0x40000000 -offset 0x00000000 [get_bd_addr_spaces store_0/Data_m_axi_data_port] [get_bd_addr_segs processing_system/S_AXI_ACP/ACP_DDR_LOWOCM] SEG_processing_system_ACP_DDR_LOWOCM
# } elseif { $device_family eq "zynq-ultrascale+"} {
#   create_bd_addr_seg -range 0x80000000 -offset 0x00000000 [get_bd_addr_spaces fetch_0/Data_m_axi_ins_port] [get_bd_addr_segs processing_system/SAXIGP0/HPC0_DDR_LOW] SEG_processing_system_HPC0_DDR_LOW
#   create_bd_addr_seg -range 0x80000000 -offset 0x00000000 [get_bd_addr_spaces load_0/Data_m_axi_data_port] [get_bd_addr_segs processing_system/SAXIGP0/HPC0_DDR_LOW] SEG_processing_system_HPC0_DDR_LOW
#   create_bd_addr_seg -range 0x80000000 -offset 0x00000000 [get_bd_addr_spaces compute_0/Data_m_axi_uop_port] [get_bd_addr_segs processing_system/SAXIGP0/HPC0_DDR_LOW] SEG_processing_system_HPC0_DDR_LOW
#   create_bd_addr_seg -range 0x80000000 -offset 0x00000000 [get_bd_addr_spaces compute_0/Data_m_axi_data_port] [get_bd_addr_segs processing_system/SAXIGP0/HPC0_DDR_LOW] SEG_processing_system_HPC0_DDR_LOW
#   create_bd_addr_seg -range 0x80000000 -offset 0x00000000 [get_bd_addr_spaces store_0/Data_m_axi_data_port] [get_bd_addr_segs processing_system/SAXIGP0/HPC0_DDR_LOW] SEG_processing_system_HPC0_DDR_LOW
# }
# save_bd_design
Wrote  : </mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/vta.bd> 
save_bd_design: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:06 . Memory (MB): peak = 2067.449 ; gain = 0.000 ; free physical = 5858 ; free virtual = 8629
# make_wrapper -files \
#   [get_files $proj_path/$proj_name.srcs/sources_1/bd/$proj_name/$proj_name.bd] -top
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
xit::source_ipfile: Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 2067.449 ; gain = 0.000 ; free physical = 5767 ; free virtual = 8537
WARNING: [BD 41-2180] Resetting the memory initialization file of </inp_mem_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </wgt_mem_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </wgt_mem_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </out_mem_0> to default.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /pll_clk clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /pll_clk clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system/S_AXI_ACP(5) and /axi_smc0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system/S_AXI_ACP(5) and /axi_smc0/M00_AXI(0)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /inp_mem_0/BRAM_PORTA(OTHER) and /load_0/inp_mem_V_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /wgt_mem_0/BRAM_PORTA(OTHER) and /load_0/wgt_mem_0_V_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /wgt_mem_1/BRAM_PORTA(OTHER) and /load_0/wgt_mem_1_V_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /inp_mem_0/BRAM_PORTB(OTHER) and /compute_0/inp_mem_V_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /wgt_mem_0/BRAM_PORTB(OTHER) and /compute_0/wgt_mem_0_V_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /wgt_mem_1/BRAM_PORTB(OTHER) and /compute_0/wgt_mem_1_V_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /out_mem_0/BRAM_PORTA(OTHER) and /compute_0/out_mem_V_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /out_mem_0/BRAM_PORTB(OTHER) and /store_0/out_mem_V_PORTA(BRAM_CTRL)
Wrote  : </mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/vta.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S00_AXI_arlock'(1) to pin: '/fetch_0/m_axi_ins_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S00_AXI_awlock'(1) to pin: '/fetch_0/m_axi_ins_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S01_AXI_arlock'(1) to pin: '/load_0/m_axi_data_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S01_AXI_awlock'(1) to pin: '/load_0/m_axi_data_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S02_AXI_arlock'(1) to pin: '/compute_0/m_axi_uop_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S02_AXI_awlock'(1) to pin: '/compute_0/m_axi_uop_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S03_AXI_arlock'(1) to pin: '/compute_0/m_axi_data_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S03_AXI_awlock'(1) to pin: '/compute_0/m_axi_data_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S04_AXI_arlock'(1) to pin: '/store_0/m_axi_data_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S04_AXI_awlock'(1) to pin: '/store_0/m_axi_data_port_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/synth/vta.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S00_AXI_arlock'(1) to pin: '/fetch_0/m_axi_ins_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S00_AXI_awlock'(1) to pin: '/fetch_0/m_axi_ins_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S01_AXI_arlock'(1) to pin: '/load_0/m_axi_data_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S01_AXI_awlock'(1) to pin: '/load_0/m_axi_data_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S02_AXI_arlock'(1) to pin: '/compute_0/m_axi_uop_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S02_AXI_awlock'(1) to pin: '/compute_0/m_axi_uop_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S03_AXI_arlock'(1) to pin: '/compute_0/m_axi_data_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S03_AXI_awlock'(1) to pin: '/compute_0/m_axi_data_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S04_AXI_arlock'(1) to pin: '/store_0/m_axi_data_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S04_AXI_awlock'(1) to pin: '/store_0/m_axi_data_port_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/sim/vta.v
VHDL Output written to : /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/hdl/vta_wrapper.v
make_wrapper: Time (s): cpu = 00:00:10 ; elapsed = 00:01:21 . Memory (MB): peak = 2067.449 ; gain = 0.000 ; free physical = 5630 ; free virtual = 8402
# add_files -norecurse $proj_path/$proj_name.srcs/sources_1/bd/$proj_name/hdl/${proj_name}_wrapper.v
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set num_threads 8
# launch_runs impl_1 -to_step write_bitstream -jobs $num_threads
INFO: [BD 41-1662] The design 'vta.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </inp_mem_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </wgt_mem_0> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </wgt_mem_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </out_mem_0> to default.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S00_AXI_arlock'(1) to pin: '/fetch_0/m_axi_ins_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S00_AXI_awlock'(1) to pin: '/fetch_0/m_axi_ins_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S01_AXI_arlock'(1) to pin: '/load_0/m_axi_data_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S01_AXI_awlock'(1) to pin: '/load_0/m_axi_data_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S02_AXI_arlock'(1) to pin: '/compute_0/m_axi_uop_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S02_AXI_awlock'(1) to pin: '/compute_0/m_axi_uop_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S03_AXI_arlock'(1) to pin: '/compute_0/m_axi_data_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S03_AXI_awlock'(1) to pin: '/compute_0/m_axi_data_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S04_AXI_arlock'(1) to pin: '/store_0/m_axi_data_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S04_AXI_awlock'(1) to pin: '/store_0/m_axi_data_port_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/synth/vta.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S00_AXI_arlock'(1) to pin: '/fetch_0/m_axi_ins_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S00_AXI_awlock'(1) to pin: '/fetch_0/m_axi_ins_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S01_AXI_arlock'(1) to pin: '/load_0/m_axi_data_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S01_AXI_awlock'(1) to pin: '/load_0/m_axi_data_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S02_AXI_arlock'(1) to pin: '/compute_0/m_axi_uop_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S02_AXI_awlock'(1) to pin: '/compute_0/m_axi_uop_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S03_AXI_arlock'(1) to pin: '/compute_0/m_axi_data_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S03_AXI_awlock'(1) to pin: '/compute_0/m_axi_data_port_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S04_AXI_arlock'(1) to pin: '/store_0/m_axi_data_port_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc0/S04_AXI_awlock'(1) to pin: '/store_0/m_axi_data_port_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/sim/vta.v
VHDL Output written to : /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/hdl/vta_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pll_clk .
Exporting to file /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_axi_smc0_0/bd_0/hw_handoff/vta_axi_smc0_0.hwh
Generated Block Design Tcl file /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_axi_smc0_0/bd_0/hw_handoff/vta_axi_smc0_0_bd.tcl
Generated Hardware Definition File /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_axi_smc0_0/bd_0/synth/vta_axi_smc0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xbar/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fetch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block load_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block compute_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block store_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block load_queue .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gemm_queue .
INFO: [BD 41-1029] Generation completed for the IP Integrator block store_queue .
INFO: [BD 41-1029] Generation completed for the IP Integrator block l2g_queue .
INFO: [BD 41-1029] Generation completed for the IP Integrator block g2l_queue .
INFO: [BD 41-1029] Generation completed for the IP Integrator block g2s_queue .
INFO: [BD 41-1029] Generation completed for the IP Integrator block s2g_queue .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inp_mem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wgt_mem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wgt_mem_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block out_mem_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_ACP'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_auto_pc_0/vta_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xbar/s00_couplers/auto_pc .
Exporting to file /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/hw_handoff/vta.hwh
Generated Block Design Tcl file /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/hw_handoff/vta_bd.tcl
Generated Hardware Definition File /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/synth/vta.hwdef
[Thu Jun 20 14:02:26 2024] Launched vta_axi_smc0_0_synth_1, vta_pll_clk_0_synth_1, vta_l2g_queue_0_synth_1, vta_s2g_queue_0_synth_1, vta_g2l_queue_0_synth_1, vta_store_queue_0_synth_1, vta_inp_mem_0_0_synth_1, vta_wgt_mem_0_0_synth_1, vta_g2s_queue_0_synth_1, vta_fetch_0_0_synth_1, vta_processing_system_0_synth_1, vta_wgt_mem_1_0_synth_1, vta_out_mem_0_0_synth_1, vta_gemm_queue_0_synth_1, vta_load_0_0_synth_1, vta_load_queue_0_synth_1, vta_proc_sys_reset_0_synth_1, vta_store_0_0_synth_1, vta_compute_0_0_synth_1, vta_xbar_0_synth_1, vta_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
vta_axi_smc0_0_synth_1: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/vta_axi_smc0_0_synth_1/runme.log
vta_pll_clk_0_synth_1: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/vta_pll_clk_0_synth_1/runme.log
vta_l2g_queue_0_synth_1: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/vta_l2g_queue_0_synth_1/runme.log
vta_s2g_queue_0_synth_1: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/vta_s2g_queue_0_synth_1/runme.log
vta_g2l_queue_0_synth_1: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/vta_g2l_queue_0_synth_1/runme.log
vta_store_queue_0_synth_1: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/vta_store_queue_0_synth_1/runme.log
vta_inp_mem_0_0_synth_1: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/vta_inp_mem_0_0_synth_1/runme.log
vta_wgt_mem_0_0_synth_1: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/vta_wgt_mem_0_0_synth_1/runme.log
vta_g2s_queue_0_synth_1: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/vta_g2s_queue_0_synth_1/runme.log
vta_fetch_0_0_synth_1: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/vta_fetch_0_0_synth_1/runme.log
vta_processing_system_0_synth_1: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/vta_processing_system_0_synth_1/runme.log
vta_wgt_mem_1_0_synth_1: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/vta_wgt_mem_1_0_synth_1/runme.log
vta_out_mem_0_0_synth_1: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/vta_out_mem_0_0_synth_1/runme.log
vta_gemm_queue_0_synth_1: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/vta_gemm_queue_0_synth_1/runme.log
vta_load_0_0_synth_1: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/vta_load_0_0_synth_1/runme.log
vta_load_queue_0_synth_1: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/vta_load_queue_0_synth_1/runme.log
vta_proc_sys_reset_0_synth_1: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/vta_proc_sys_reset_0_synth_1/runme.log
vta_store_0_0_synth_1: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/vta_store_0_0_synth_1/runme.log
vta_compute_0_0_synth_1: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/vta_compute_0_0_synth_1/runme.log
vta_xbar_0_synth_1: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/vta_xbar_0_synth_1/runme.log
vta_auto_pc_0_synth_1: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/vta_auto_pc_0_synth_1/runme.log
synth_1: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/synth_1/runme.log
[Thu Jun 20 14:02:26 2024] Launched impl_1...
Run output will be captured here: /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:02:59 . Memory (MB): peak = 2492.801 ; gain = 225.254 ; free physical = 5638 ; free virtual = 8447
# wait_on_run impl_1
[Thu Jun 20 14:02:26 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log vta_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source vta_wrapper.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source vta_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:compute:1.0'. The one found in IP location '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_compute_1_0' will take precedence over the same IP in location /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_compute_1_0_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:fetch:1.0'. The one found in IP location '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_fetch_1_0' will take precedence over the same IP in location /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_fetch_1_0_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:load:1.0'. The one found in IP location '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_load_1_0' will take precedence over the same IP in location /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_load_1_0_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:store:1.0'. The one found in IP location '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_store_1_0' will take precedence over the same IP in location /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/ip_lib/xilinx_com_hls_store_1_0_1
update_ip_catalog: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:07 . Memory (MB): peak = 2073.809 ; gain = 0.000 ; free physical = 6321 ; free virtual = 8258
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 2073.809 ; gain = 0.000 ; free physical = 6258 ; free virtual = 8195
Command: link_design -top vta_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_axi_smc0_0/vta_axi_smc0_0.dcp' for cell 'vta_i/axi_smc0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_compute_0_0/vta_compute_0_0.dcp' for cell 'vta_i/compute_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_fetch_0_0/vta_fetch_0_0.dcp' for cell 'vta_i/fetch_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_g2l_queue_0/vta_g2l_queue_0.dcp' for cell 'vta_i/g2l_queue'
INFO: [Project 1-454] Reading design checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_g2s_queue_0/vta_g2s_queue_0.dcp' for cell 'vta_i/g2s_queue'
INFO: [Project 1-454] Reading design checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_gemm_queue_0/vta_gemm_queue_0.dcp' for cell 'vta_i/gemm_queue'
INFO: [Project 1-454] Reading design checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_inp_mem_0_0/vta_inp_mem_0_0.dcp' for cell 'vta_i/inp_mem_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_l2g_queue_0/vta_l2g_queue_0.dcp' for cell 'vta_i/l2g_queue'
INFO: [Project 1-454] Reading design checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_load_0_0/vta_load_0_0.dcp' for cell 'vta_i/load_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_load_queue_0/vta_load_queue_0.dcp' for cell 'vta_i/load_queue'
INFO: [Project 1-454] Reading design checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_out_mem_0_0/vta_out_mem_0_0.dcp' for cell 'vta_i/out_mem_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_pll_clk_0/vta_pll_clk_0.dcp' for cell 'vta_i/pll_clk'
INFO: [Project 1-454] Reading design checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_proc_sys_reset_0/vta_proc_sys_reset_0.dcp' for cell 'vta_i/proc_sys_reset'
INFO: [Project 1-454] Reading design checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.dcp' for cell 'vta_i/processing_system'
INFO: [Project 1-454] Reading design checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_s2g_queue_0/vta_s2g_queue_0.dcp' for cell 'vta_i/s2g_queue'
INFO: [Project 1-454] Reading design checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_store_0_0/vta_store_0_0.dcp' for cell 'vta_i/store_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_store_queue_0/vta_store_queue_0.dcp' for cell 'vta_i/store_queue'
INFO: [Project 1-454] Reading design checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_wgt_mem_0_0/vta_wgt_mem_0_0.dcp' for cell 'vta_i/wgt_mem_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_wgt_mem_1_0/vta_wgt_mem_1_0.dcp' for cell 'vta_i/wgt_mem_1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_xbar_0/vta_xbar_0.dcp' for cell 'vta_i/axi_xbar/xbar'
INFO: [Project 1-454] Reading design checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_auto_pc_0/vta_auto_pc_0.dcp' for cell 'vta_i/axi_xbar/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2073.852 ; gain = 0.000 ; free physical = 5789 ; free virtual = 7727
INFO: [Netlist 29-17] Analyzing 3764 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. vta_i/pll_clk/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vta_i/pll_clk/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_proc_sys_reset_0/vta_proc_sys_reset_0_board.xdc] for cell 'vta_i/proc_sys_reset/U0'
Finished Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_proc_sys_reset_0/vta_proc_sys_reset_0_board.xdc] for cell 'vta_i/proc_sys_reset/U0'
Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_proc_sys_reset_0/vta_proc_sys_reset_0.xdc] for cell 'vta_i/proc_sys_reset/U0'
Finished Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_proc_sys_reset_0/vta_proc_sys_reset_0.xdc] for cell 'vta_i/proc_sys_reset/U0'
Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_pll_clk_0/vta_pll_clk_0_board.xdc] for cell 'vta_i/pll_clk/inst'
Finished Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_pll_clk_0/vta_pll_clk_0_board.xdc] for cell 'vta_i/pll_clk/inst'
Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_pll_clk_0/vta_pll_clk_0.xdc] for cell 'vta_i/pll_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_pll_clk_0/vta_pll_clk_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_pll_clk_0/vta_pll_clk_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2846.344 ; gain = 612.820 ; free physical = 4993 ; free virtual = 6931
Finished Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_pll_clk_0/vta_pll_clk_0.xdc] for cell 'vta_i/pll_clk/inst'
Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_1/bd_0f32_psr_aclk_0_board.xdc] for cell 'vta_i/axi_smc0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_1/bd_0f32_psr_aclk_0_board.xdc] for cell 'vta_i/axi_smc0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_1/bd_0f32_psr_aclk_0.xdc] for cell 'vta_i/axi_smc0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_axi_smc0_0/bd_0/ip/ip_1/bd_0f32_psr_aclk_0.xdc] for cell 'vta_i/axi_smc0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_load_queue_0/vta_load_queue_0.xdc] for cell 'vta_i/load_queue/U0'
Finished Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_load_queue_0/vta_load_queue_0.xdc] for cell 'vta_i/load_queue/U0'
Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_gemm_queue_0/vta_gemm_queue_0.xdc] for cell 'vta_i/gemm_queue/U0'
Finished Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_gemm_queue_0/vta_gemm_queue_0.xdc] for cell 'vta_i/gemm_queue/U0'
Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_store_queue_0/vta_store_queue_0.xdc] for cell 'vta_i/store_queue/U0'
Finished Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_store_queue_0/vta_store_queue_0.xdc] for cell 'vta_i/store_queue/U0'
Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_l2g_queue_0/vta_l2g_queue_0.xdc] for cell 'vta_i/l2g_queue/U0'
Finished Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_l2g_queue_0/vta_l2g_queue_0.xdc] for cell 'vta_i/l2g_queue/U0'
Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_g2l_queue_0/vta_g2l_queue_0.xdc] for cell 'vta_i/g2l_queue/U0'
Finished Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_g2l_queue_0/vta_g2l_queue_0.xdc] for cell 'vta_i/g2l_queue/U0'
Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_g2s_queue_0/vta_g2s_queue_0.xdc] for cell 'vta_i/g2s_queue/U0'
Finished Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_g2s_queue_0/vta_g2s_queue_0.xdc] for cell 'vta_i/g2s_queue/U0'
Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_s2g_queue_0/vta_s2g_queue_0.xdc] for cell 'vta_i/s2g_queue/U0'
Finished Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_s2g_queue_0/vta_s2g_queue_0.xdc] for cell 'vta_i/s2g_queue/U0'
Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc] for cell 'vta_i/processing_system/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:43]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:46]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:47]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:50]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:52]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:53]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:56]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:57]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:58]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:59]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:60]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:62]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:63]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:64]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:65]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:66]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:68]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:69]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:70]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:71]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:72]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:73]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:75]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:76]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:77]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:78]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'pullup', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:79]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:80]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:82]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:83]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:84]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:85]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:86]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:88]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:89]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:90]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:91]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:92]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:94]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:95]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:96]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:97]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:98]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:100]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:101]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:102]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:103]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:104]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:106]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:107]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:108]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:109]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:110]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:112]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:113]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:114]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:115]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:116]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:118]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:119]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:120]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:121]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:122]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:124]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:125]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:126]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:127]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:128]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:130]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:131]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:132]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:133]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:134]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:136]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:137]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:138]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:139]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:140]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:142]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:143]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:144]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:145]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:146]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:148]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Common 17-14] Message 'Netlist 29-160' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc:148]
Finished Parsing XDC File [/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.srcs/sources_1/bd/vta/ip/vta_processing_system_0/vta_processing_system_0.xdc] for cell 'vta_i/processing_system/inst'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'vta_i/g2l_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'vta_i/g2l_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'vta_i/g2s_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'vta_i/g2s_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'vta_i/gemm_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'vta_i/gemm_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'vta_i/l2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'vta_i/l2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'vta_i/load_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'vta_i/load_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'vta_i/s2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'vta_i/s2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'vta_i/store_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'vta_i/store_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/mnt/e/_AI/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'vta_i/axi_smc0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3086.461 ; gain = 0.000 ; free physical = 5120 ; free virtual = 7063
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 728 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 5 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 710 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 13 instances

34 Infos, 6 Warnings, 100 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 3086.461 ; gain = 1012.652 ; free physical = 5119 ; free virtual = 7063
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3086.461 ; gain = 0.000 ; free physical = 5102 ; free virtual = 7045

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: eff102e0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3086.461 ; gain = 0.000 ; free physical = 5012 ; free virtual = 6956

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 45 inverter(s) to 171 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d3ce8daa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3093.141 ; gain = 6.680 ; free physical = 4920 ; free virtual = 6863
INFO: [Opt 31-389] Phase Retarget created 836 cells and removed 1021 cells
INFO: [Opt 31-1021] In phase Retarget, 146 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 10 inverter(s) to 32 load pin(s).
Phase 2 Constant propagation | Checksum: 0991eb4c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3093.141 ; gain = 6.680 ; free physical = 4915 ; free virtual = 6858
INFO: [Opt 31-389] Phase Constant propagation created 811 cells and removed 5484 cells
INFO: [Opt 31-1021] In phase Constant propagation, 176 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 6a231305

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3093.141 ; gain = 6.680 ; free physical = 4904 ; free virtual = 6847
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3632 cells
INFO: [Opt 31-1021] In phase Sweep, 374 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 6a231305

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3093.141 ; gain = 6.680 ; free physical = 4903 ; free virtual = 6847
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 6a231305

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3093.141 ; gain = 6.680 ; free physical = 4903 ; free virtual = 6847
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 6a231305

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3093.141 ; gain = 6.680 ; free physical = 4903 ; free virtual = 6847
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 171 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             836  |            1021  |                                            146  |
|  Constant propagation         |             811  |            5484  |                                            176  |
|  Sweep                        |               0  |            3632  |                                            374  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            171  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3093.141 ; gain = 0.000 ; free physical = 4899 ; free virtual = 6842
Ending Logic Optimization Task | Checksum: dad8ec8f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3093.141 ; gain = 6.680 ; free physical = 4899 ; free virtual = 6842

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 132 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 16 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 16 Total Ports: 264
Ending PowerOpt Patch Enables Task | Checksum: fc8e711f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4762 ; free virtual = 6708
Ending Power Optimization Task | Checksum: fc8e711f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 3662.945 ; gain = 569.805 ; free physical = 4819 ; free virtual = 6765

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fc8e711f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4819 ; free virtual = 6765

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4819 ; free virtual = 6765
Ending Netlist Obfuscation Task | Checksum: 11fbea614

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4819 ; free virtual = 6765
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 6 Warnings, 100 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 3662.945 ; gain = 576.484 ; free physical = 4819 ; free virtual = 6765
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/impl_1/vta_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4743 ; free virtual = 6689
INFO: [runtcl-4] Executing : report_drc -file vta_wrapper_drc_opted.rpt -pb vta_wrapper_drc_opted.pb -rpx vta_wrapper_drc_opted.rpx
Command: report_drc -file vta_wrapper_drc_opted.rpt -pb vta_wrapper_drc_opted.pb -rpx vta_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/impl_1/vta_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4712 ; free virtual = 6659
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 225beac7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4712 ; free virtual = 6659
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4712 ; free virtual = 6659

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e86670d4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4683 ; free virtual = 6632

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 142b6b34a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4628 ; free virtual = 6577

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 142b6b34a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4627 ; free virtual = 6577
Phase 1 Placer Initialization | Checksum: 142b6b34a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4625 ; free virtual = 6575

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 122231bde

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4570 ; free virtual = 6521

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1067 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 428 nets or cells. Created 0 new cell, deleted 428 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net vta_i/compute_0/inst/grp_reset_mem_fu_1329/p_1_in[0] could not be optimized because driver vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_0_i_58 could not be replicated
INFO: [Physopt 32-117] Net vta_i/compute_0/inst/grp_reset_mem_fu_1329/ap_enable_reg_pp1_iter9_reg_rep__0_0[0] could not be optimized because driver vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_27_i_33 could not be replicated
INFO: [Physopt 32-117] Net vta_i/compute_0/inst/grp_reset_mem_fu_1329/WEBWE[0] could not be optimized because driver vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_12_i_34 could not be replicated
INFO: [Physopt 32-117] Net vta_i/compute_0/inst/grp_reset_mem_fu_1329/ap_enable_reg_pp1_iter9_reg_rep__0_2[0] could not be optimized because driver vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_17_i_33 could not be replicated
INFO: [Physopt 32-117] Net vta_i/compute_0/inst/grp_reset_mem_fu_1329/ap_enable_reg_pp1_iter9_reg_rep__0_1[0] could not be optimized because driver vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_22_i_55 could not be replicated
INFO: [Physopt 32-117] Net vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/rs_rdata/inp_mem_V_WEN_A[0] could not be optimized because driver vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/rs_rdata/inp_mem_V_WEN_A[0]_INST_0 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4545 ; free virtual = 6498

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            428  |                   428  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            428  |                   428  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 25988105d

Time (s): cpu = 00:02:20 ; elapsed = 00:00:54 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4546 ; free virtual = 6499
Phase 2.2 Global Placement Core | Checksum: ea7ed045

Time (s): cpu = 00:02:25 ; elapsed = 00:00:56 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4542 ; free virtual = 6496
Phase 2 Global Placement | Checksum: ea7ed045

Time (s): cpu = 00:02:25 ; elapsed = 00:00:56 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4557 ; free virtual = 6511

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c382e733

Time (s): cpu = 00:02:38 ; elapsed = 00:00:59 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4555 ; free virtual = 6509

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 127a943bf

Time (s): cpu = 00:02:59 ; elapsed = 00:01:06 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4545 ; free virtual = 6500

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 116872eed

Time (s): cpu = 00:03:00 ; elapsed = 00:01:07 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4546 ; free virtual = 6500

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10738e39f

Time (s): cpu = 00:03:00 ; elapsed = 00:01:07 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4546 ; free virtual = 6500

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19655bd8e

Time (s): cpu = 00:03:19 ; elapsed = 00:01:11 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4546 ; free virtual = 6500

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a5aa1ca3

Time (s): cpu = 00:03:32 ; elapsed = 00:01:25 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4508 ; free virtual = 6463

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a5cf2601

Time (s): cpu = 00:03:34 ; elapsed = 00:01:27 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4513 ; free virtual = 6468

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 114bd10eb

Time (s): cpu = 00:03:34 ; elapsed = 00:01:27 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4513 ; free virtual = 6468

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 18dee5511

Time (s): cpu = 00:04:02 ; elapsed = 00:01:34 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4524 ; free virtual = 6479
Phase 3 Detail Placement | Checksum: 18dee5511

Time (s): cpu = 00:04:03 ; elapsed = 00:01:34 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4524 ; free virtual = 6479

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 9ba8aa79

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.358 | TNS=-134.656 |
Phase 1 Physical Synthesis Initialization | Checksum: 11deb376b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4508 ; free virtual = 6463
INFO: [Place 46-33] Processed net vta_i/compute_0/inst/zext_ln544_2_reg_16132[11]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net vta_i/compute_0/inst/compute_data_port_m_axi_U/bus_read/buff_rdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net vta_i/load_0/inst/ap_CS_fsm_pp0_stage0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/buff_rdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 19519f012

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4507 ; free virtual = 6462
Phase 4.1.1.1 BUFG Insertion | Checksum: 9ba8aa79

Time (s): cpu = 00:04:38 ; elapsed = 00:01:45 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4508 ; free virtual = 6463
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.748. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 10cb3bbbd

Time (s): cpu = 00:05:57 ; elapsed = 00:02:46 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4532 ; free virtual = 6487
Phase 4.1 Post Commit Optimization | Checksum: 10cb3bbbd

Time (s): cpu = 00:05:58 ; elapsed = 00:02:46 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4532 ; free virtual = 6487

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10cb3bbbd

Time (s): cpu = 00:05:59 ; elapsed = 00:02:47 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4532 ; free virtual = 6487

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 10cb3bbbd

Time (s): cpu = 00:05:59 ; elapsed = 00:02:47 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4533 ; free virtual = 6488

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4533 ; free virtual = 6488
Phase 4.4 Final Placement Cleanup | Checksum: 1400e52f1

Time (s): cpu = 00:05:59 ; elapsed = 00:02:47 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4533 ; free virtual = 6488
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1400e52f1

Time (s): cpu = 00:06:00 ; elapsed = 00:02:48 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4533 ; free virtual = 6488
Ending Placer Task | Checksum: 8cd9ce45

Time (s): cpu = 00:06:00 ; elapsed = 00:02:48 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4533 ; free virtual = 6488
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 6 Warnings, 100 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:04 ; elapsed = 00:02:50 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4588 ; free virtual = 6543
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4560 ; free virtual = 6515
INFO: [Common 17-1381] The checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/impl_1/vta_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4590 ; free virtual = 6545
INFO: [runtcl-4] Executing : report_io -file vta_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4579 ; free virtual = 6534
INFO: [runtcl-4] Executing : report_utilization -file vta_wrapper_utilization_placed.rpt -pb vta_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file vta_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4582 ; free virtual = 6537
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4549 ; free virtual = 6504

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.748 | TNS=-71.840 |
Phase 1 Physical Synthesis Initialization | Checksum: 16b00842e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:06 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4520 ; free virtual = 6475
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.748 | TNS=-71.840 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 16b00842e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:07 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4516 ; free virtual = 6471

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.748 | TNS=-71.840 |
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/acc_mem_V_q0__0[224]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/grp_reset_mem_fu_1329_mem_V_we0[63].  Did not re-place instance vta_i/compute_0/inst/grp_reset_mem_fu_1329/i_op_assign_reg_59[0]_i_2
INFO: [Physopt 32-710] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/WEBWE[0]. Critical path length was reduced through logic transformation on cell vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_12_i_34_comp.
INFO: [Physopt 32-735] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/grp_reset_mem_fu_1329_mem_V_we0[63]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.739 | TNS=-67.130 |
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/acc_mem_V_q0__0[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/grp_reset_mem_fu_1329_mem_V_we0[63].  Did not re-place instance vta_i/compute_0/inst/grp_reset_mem_fu_1329/i_op_assign_reg_59[0]_i_2
INFO: [Physopt 32-710] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/p_1_in[0]. Critical path length was reduced through logic transformation on cell vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_0_i_58_comp.
INFO: [Physopt 32-735] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/grp_reset_mem_fu_1329_mem_V_we0[63]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.435 | TNS=-59.544 |
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/p_Result_11_5_reg_13414[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/grp_reset_mem_fu_1329_mem_V_we0[63].  Did not re-place instance vta_i/compute_0/inst/grp_reset_mem_fu_1329/i_op_assign_reg_59[0]_i_2
INFO: [Physopt 32-710] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/ap_enable_reg_pp1_iter9_reg_rep__0_2[0]. Critical path length was reduced through logic transformation on cell vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_17_i_33_comp.
INFO: [Physopt 32-735] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/grp_reset_mem_fu_1329_mem_V_we0[63]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.399 | TNS=-54.448 |
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/p_Result_11_7_reg_13434[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/grp_reset_mem_fu_1329_mem_V_we0[63].  Did not re-place instance vta_i/compute_0/inst/grp_reset_mem_fu_1329/i_op_assign_reg_59[0]_i_2
INFO: [Physopt 32-710] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/ap_enable_reg_pp1_iter9_reg_rep__0_0[0]. Critical path length was reduced through logic transformation on cell vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_27_i_33_comp.
INFO: [Physopt 32-735] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/grp_reset_mem_fu_1329_mem_V_we0[63]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.397 | TNS=-49.128 |
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/icmp_ln37_fu_76_p2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_5_n_0.  Did not re-place instance vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_5
INFO: [Physopt 32-572] Net vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[11]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.329 | TNS=-44.432 |
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/grp_reset_mem_fu_1329_range_V[0].  Re-placed instance vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[3]_i_5
INFO: [Physopt 32-735] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/grp_reset_mem_fu_1329_range_V[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.327 | TNS=-44.304 |
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[7]_i_4_n_0.  Re-placed instance vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[7]_i_4
INFO: [Physopt 32-735] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[7]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.311 | TNS=-43.299 |
INFO: [Physopt 32-662] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[7]_i_4_n_0.  Did not re-place instance vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[7]_i_4
INFO: [Physopt 32-572] Net vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[7]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[7]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.308 | TNS=-43.119 |
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[7]_i_3_n_0.  Did not re-place instance vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[7]_i_3
INFO: [Physopt 32-572] Net vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[7]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.307 | TNS=-43.059 |
INFO: [Physopt 32-662] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/grp_reset_mem_fu_1329_range_V[0].  Did not re-place instance vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[3]_i_5
INFO: [Physopt 32-572] Net vta_i/compute_0/inst/grp_reset_mem_fu_1329/grp_reset_mem_fu_1329_range_V[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/grp_reset_mem_fu_1329_range_V[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net vta_i/compute_0/inst/grp_reset_mem_fu_1329/p_1_in[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/p_1_in[0].  Did not re-place instance vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_0_i_58_comp
INFO: [Physopt 32-81] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/p_1_in[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/p_1_in[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.283 | TNS=-43.029 |
INFO: [Physopt 32-662] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/p_1_in[0]_repN.  Did not re-place instance vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_0_i_58_comp_replica
INFO: [Physopt 32-572] Net vta_i/compute_0/inst/grp_reset_mem_fu_1329/p_1_in[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/p_1_in[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.188 | TNS=-42.825 |
INFO: [Physopt 32-572] Net vta_i/compute_0/inst/grp_reset_mem_fu_1329/WEBWE[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/WEBWE[0].  Did not re-place instance vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_12_i_34_comp
INFO: [Physopt 32-81] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/WEBWE[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/WEBWE[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.185 | TNS=-42.544 |
INFO: [Physopt 32-662] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/WEBWE[0]_repN.  Did not re-place instance vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_12_i_34_comp_replica
INFO: [Physopt 32-572] Net vta_i/compute_0/inst/grp_reset_mem_fu_1329/WEBWE[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/WEBWE[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/y_offset_1_V_reg_16568_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/y_offset_0_V_reg_16563_reg_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vta_i/compute_0/inst/ap_CS_fsm_state42.  Did not re-place instance vta_i/compute_0/inst/ap_CS_fsm_reg[25]
INFO: [Physopt 32-572] Net vta_i/compute_0/inst/ap_CS_fsm_state42 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/ap_CS_fsm_state42. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/acc_mem_V_q0__0[224]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/icmp_ln37_fu_76_p2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/grp_reset_mem_fu_1329_range_V[0].  Did not re-place instance vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[3]_i_5
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/grp_reset_mem_fu_1329_range_V[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/WEBWE[0]_repN.  Did not re-place instance vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_12_i_34_comp_replica
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/WEBWE[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/y_offset_1_V_reg_16568_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vta_i/compute_0/inst/ap_CS_fsm_state42.  Did not re-place instance vta_i/compute_0/inst/ap_CS_fsm_reg[25]
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/ap_CS_fsm_state42. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.185 | TNS=-42.544 |
Phase 3 Critical Path Optimization | Checksum: 16b00842e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:17 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4510 ; free virtual = 6465

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.185 | TNS=-42.544 |
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/acc_mem_V_q0__0[224]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/icmp_ln37_fu_76_p2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587_reg[15]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/grp_reset_mem_fu_1329_range_V[0].  Did not re-place instance vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[3]_i_5
INFO: [Physopt 32-572] Net vta_i/compute_0/inst/grp_reset_mem_fu_1329/grp_reset_mem_fu_1329_range_V[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/grp_reset_mem_fu_1329_range_V[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/WEBWE[0]_repN.  Did not re-place instance vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_12_i_34_comp_replica
INFO: [Physopt 32-572] Net vta_i/compute_0/inst/grp_reset_mem_fu_1329/WEBWE[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/WEBWE[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/y_offset_1_V_reg_16568_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/y_offset_0_V_reg_16563_reg_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vta_i/compute_0/inst/ap_CS_fsm_state42.  Did not re-place instance vta_i/compute_0/inst/ap_CS_fsm_reg[25]
INFO: [Physopt 32-572] Net vta_i/compute_0/inst/ap_CS_fsm_state42 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/ap_CS_fsm_state42. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/acc_mem_V_q0__0[224]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/icmp_ln37_fu_76_p2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/trunc_ln304_1_reg_16587[15]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/grp_reset_mem_fu_1329_range_V[0].  Did not re-place instance vta_i/compute_0/inst/grp_reset_mem_fu_1329/add_ln37_reg_108[3]_i_5
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/grp_reset_mem_fu_1329_range_V[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/WEBWE[0]_repN.  Did not re-place instance vta_i/compute_0/inst/grp_reset_mem_fu_1329/genblk1[1].ram_reg_12_i_34_comp_replica
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/grp_reset_mem_fu_1329/WEBWE[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/y_offset_1_V_reg_16568_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net vta_i/compute_0/inst/ap_CS_fsm_state42.  Did not re-place instance vta_i/compute_0/inst/ap_CS_fsm_reg[25]
INFO: [Physopt 32-702] Processed net vta_i/compute_0/inst/ap_CS_fsm_state42. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.185 | TNS=-42.544 |
Phase 4 Critical Path Optimization | Checksum: 16b00842e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:19 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4511 ; free virtual = 6466
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4514 ; free virtual = 6470
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.185 | TNS=-42.544 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.563  |         29.297  |            3  |              0  |                    12  |           0  |           2  |  00:00:12  |
|  Total          |          0.563  |         29.297  |            3  |              0  |                    12  |           0  |           3  |  00:00:12  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4514 ; free virtual = 6470
Ending Physical Synthesis Task | Checksum: 1901581ba

Time (s): cpu = 00:00:58 ; elapsed = 00:00:19 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4514 ; free virtual = 6470
INFO: [Common 17-83] Releasing license: Implementation
238 Infos, 6 Warnings, 100 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4552 ; free virtual = 6507
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4534 ; free virtual = 6489
INFO: [Common 17-1381] The checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/impl_1/vta_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4556 ; free virtual = 6511
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b383f033 ConstDB: 0 ShapeSum: b857f020 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 77470183

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4412 ; free virtual = 6368
Post Restoration Checksum: NetGraph: 27f6c578 NumContArr: 4f503c0b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 77470183

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4420 ; free virtual = 6376

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 77470183

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4380 ; free virtual = 6337

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 77470183

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4380 ; free virtual = 6337
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f3b52379

Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4331 ; free virtual = 6288
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.063 | TNS=-33.760| WHS=-0.244 | THS=-599.644|

Phase 2 Router Initialization | Checksum: 15d82e648

Time (s): cpu = 00:01:18 ; elapsed = 00:00:32 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4326 ; free virtual = 6283

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 56605
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 56604
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fb48fbf5

Time (s): cpu = 00:01:41 ; elapsed = 00:00:39 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4320 ; free virtual = 6277

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5517
 Number of Nodes with overlaps = 572
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.429 | TNS=-532.875| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10a62f5d4

Time (s): cpu = 00:02:46 ; elapsed = 00:01:11 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4322 ; free virtual = 6280

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.462 | TNS=-534.777| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1094362a6

Time (s): cpu = 00:02:52 ; elapsed = 00:01:17 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4328 ; free virtual = 6285
Phase 4 Rip-up And Reroute | Checksum: 1094362a6

Time (s): cpu = 00:02:52 ; elapsed = 00:01:18 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4328 ; free virtual = 6285

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 5a805da0

Time (s): cpu = 00:03:00 ; elapsed = 00:01:20 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4328 ; free virtual = 6286
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.415 | TNS=-529.797| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 226f311e8

Time (s): cpu = 00:03:06 ; elapsed = 00:01:22 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4298 ; free virtual = 6255

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 226f311e8

Time (s): cpu = 00:03:06 ; elapsed = 00:01:22 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4298 ; free virtual = 6255
Phase 5 Delay and Skew Optimization | Checksum: 226f311e8

Time (s): cpu = 00:03:06 ; elapsed = 00:01:22 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4298 ; free virtual = 6255

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13bdc9b20

Time (s): cpu = 00:03:14 ; elapsed = 00:01:25 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4301 ; free virtual = 6258
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.425 | TNS=-521.744| WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c5c66071

Time (s): cpu = 00:03:15 ; elapsed = 00:01:25 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4300 ; free virtual = 6258
Phase 6 Post Hold Fix | Checksum: 1c5c66071

Time (s): cpu = 00:03:15 ; elapsed = 00:01:25 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4300 ; free virtual = 6258

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 24.7385 %
  Global Horizontal Routing Utilization  = 25.9807 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X62Y87 -> INT_L_X62Y87
   INT_L_X62Y84 -> INT_L_X62Y84
   INT_R_X59Y73 -> INT_R_X59Y73
   INT_R_X61Y73 -> INT_R_X61Y73
   INT_L_X62Y72 -> INT_L_X62Y72
South Dir 1x1 Area, Max Cong = 93.6937%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X58Y90 -> INT_L_X58Y90
   INT_R_X57Y85 -> INT_R_X57Y85
   INT_L_X58Y78 -> INT_L_X58Y78
   INT_L_X62Y69 -> INT_L_X62Y69
   INT_L_X22Y64 -> INT_L_X22Y64
East Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y86 -> INT_L_X40Y86
   INT_L_X56Y84 -> INT_L_X56Y84
   INT_L_X24Y41 -> INT_L_X24Y41
   INT_L_X34Y32 -> INT_L_X34Y32
West Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y90 -> INT_L_X40Y90
   INT_R_X41Y64 -> INT_R_X41Y64
   INT_L_X54Y64 -> INT_L_X54Y64
   INT_R_X59Y61 -> INT_R_X59Y61
   INT_L_X30Y46 -> INT_L_X30Y46

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 7 Route finalize | Checksum: 17dfe1dd0

Time (s): cpu = 00:03:15 ; elapsed = 00:01:26 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4297 ; free virtual = 6255

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17dfe1dd0

Time (s): cpu = 00:03:15 ; elapsed = 00:01:26 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4297 ; free virtual = 6255

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f0fedba0

Time (s): cpu = 00:03:19 ; elapsed = 00:01:29 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4301 ; free virtual = 6258

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.425 | TNS=-521.744| WHS=0.012  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f0fedba0

Time (s): cpu = 00:03:19 ; elapsed = 00:01:29 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4303 ; free virtual = 6260
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:19 ; elapsed = 00:01:29 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4402 ; free virtual = 6359

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
256 Infos, 7 Warnings, 100 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:25 ; elapsed = 00:01:33 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4402 ; free virtual = 6359
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4374 ; free virtual = 6332
INFO: [Common 17-1381] The checkpoint '/mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/impl_1/vta_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3662.945 ; gain = 0.000 ; free physical = 4395 ; free virtual = 6353
INFO: [runtcl-4] Executing : report_drc -file vta_wrapper_drc_routed.rpt -pb vta_wrapper_drc_routed.pb -rpx vta_wrapper_drc_routed.rpx
Command: report_drc -file vta_wrapper_drc_routed.rpt -pb vta_wrapper_drc_routed.pb -rpx vta_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/impl_1/vta_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file vta_wrapper_methodology_drc_routed.rpt -pb vta_wrapper_methodology_drc_routed.pb -rpx vta_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file vta_wrapper_methodology_drc_routed.rpt -pb vta_wrapper_methodology_drc_routed.pb -rpx vta_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /mnt/e/_AI/tvm/3rdparty/vta-hw/build/hardware/xilinx/vivado/pynq_1x16_i8w8a32_15_15_18_17/vta.runs/impl_1/vta_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:50 ; elapsed = 00:00:12 . Memory (MB): peak = 3773.949 ; gain = 63.977 ; free physical = 4314 ; free virtual = 6272
INFO: [runtcl-4] Executing : report_power -file vta_wrapper_power_routed.rpt -pb vta_wrapper_power_summary_routed.pb -rpx vta_wrapper_power_routed.rpx
Command: report_power -file vta_wrapper_power_routed.rpt -pb vta_wrapper_power_summary_routed.pb -rpx vta_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
268 Infos, 8 Warnings, 100 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:36 ; elapsed = 00:00:12 . Memory (MB): peak = 3862.023 ; gain = 88.074 ; free physical = 4279 ; free virtual = 6237
INFO: [runtcl-4] Executing : report_route_status -file vta_wrapper_route_status.rpt -pb vta_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file vta_wrapper_timing_summary_routed.rpt -pb vta_wrapper_timing_summary_routed.pb -rpx vta_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file vta_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file vta_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file vta_wrapper_bus_skew_routed.rpt -pb vta_wrapper_bus_skew_routed.pb -rpx vta_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force vta_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U10/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U10/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U100/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U100/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U101/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U101/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U102/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U102/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U103/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U103/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U104/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U104/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U105/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U105/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U106/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U106/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U107/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U107/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U108/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U108/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U109/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U109/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U11/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U11/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U110/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U110/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U111/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U111/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U112/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U112/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U113/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U113/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U114/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U114/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U115/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U115/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U116/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U116/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U117/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U117/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U118/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U118/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U119/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U119/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U12/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U12/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U120/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U120/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U121/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U121/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U122/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U122/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U123/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U123/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U124/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U124/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U125/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U125/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U126/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U126/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U127/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U127/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U128/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U128/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U129/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U129/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U13/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U13/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U130/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U130/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U131/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U131/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U132/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U132/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U133/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U133/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U134/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U134/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U135/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U135/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U14/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U14/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U15/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U15/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U16/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U16/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U17/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U17/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U18/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U18/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U19/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U19/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U20/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U20/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U21/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U21/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U22/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U22/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U23/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U23/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U24/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U24/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U25/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U25/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U26/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U26/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U27/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U27/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U28/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U28/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U29/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U29/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U30/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U30/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U31/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U31/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U32/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U32/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U33/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U33/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U34/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U34/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U35/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U35/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U36/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U36/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U37/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U37/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U38/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U38/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U39/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U39/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U40/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U40/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U41/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U41/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U42/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U42/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U43/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U43/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U44/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U44/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U45/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U45/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U46/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U46/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U47/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U47/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U48/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U48/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U49/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U49/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U50/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U50/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U51/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U51/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U52/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U52/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U53/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U53/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U54/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U54/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U55/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U55/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U56/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U56/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U57/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U57/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U58/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U58/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U59/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U59/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U60/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U60/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U61/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U61/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U62/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U62/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U63/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U63/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U64/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U64/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U65/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U65/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U66/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U66/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U67/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U67/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U68/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U68/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U69/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U69/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U70/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U70/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U71/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U71/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U72/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U72/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U73/compute_mac_muladfYi_DSP48_0_U/p output vta_i/compute_0/inst/compute_mac_muladfYi_U73/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U10/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U10/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U100/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U100/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U101/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U101/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U102/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U102/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U103/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U103/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U104/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U104/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U105/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U105/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U106/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U106/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U107/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U107/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U108/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U108/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U109/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U109/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U11/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U11/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U110/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U110/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U111/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U111/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U112/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U112/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U113/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U113/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U114/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U114/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U115/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U115/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U116/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U116/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U117/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U117/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U118/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U118/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U119/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U119/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U12/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U12/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U120/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U120/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U121/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U121/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U122/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U122/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U123/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U123/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U124/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U124/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U125/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U125/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U126/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U126/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U127/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U127/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U128/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U128/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U129/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U129/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U13/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U13/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U130/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U130/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U131/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U131/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U132/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U132/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U133/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U133/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U134/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U134/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U135/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U135/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U14/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U14/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U15/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U15/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U16/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U16/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U17/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U17/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U18/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U18/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U19/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U19/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U20/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U20/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U21/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U21/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U22/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U22/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U23/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U23/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U24/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U24/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U25/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U25/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U26/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U26/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U27/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U27/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U28/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U28/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U29/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U29/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U30/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U30/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U31/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U31/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U32/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U32/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U33/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U33/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U34/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U34/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U35/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U35/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U36/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U36/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U37/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U37/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U38/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U38/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U39/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U39/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U40/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U40/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U41/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U41/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U42/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U42/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U43/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U43/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U44/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U44/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U45/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U45/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U46/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U46/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U47/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U47/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U48/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U48/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U49/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U49/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U50/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U50/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U51/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U51/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U52/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U52/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U53/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U53/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U54/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U54/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U55/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U55/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U56/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U56/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U57/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U57/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U58/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U58/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U59/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U59/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U60/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U60/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U61/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U61/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U62/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U62/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U63/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U63/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U64/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U64/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U65/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U65/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U66/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U66/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U67/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U67/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U68/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U68/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U69/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U69/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U70/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U70/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U71/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U71/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U72/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U72/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vta_i/compute_0/inst/compute_mac_muladfYi_U73/compute_mac_muladfYi_DSP48_0_U/p multiplier stage vta_i/compute_0/inst/compute_mac_muladfYi_U73/compute_mac_muladfYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell vta_i/compute_0/inst/y_offset_0_V_reg_16563_reg with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC RTSTAT-10] No routable loads: 87 net(s) have no routable loads. The problem bus(es) and/or net(s) are vta_i/gemm_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_1, vta_i/gemm_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_2, vta_i/load_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_3, vta_i/load_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_4, vta_i/store_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_5, vta_i/store_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_6, vta_i/inp_mem_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_dly_D, vta_i/out_mem_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_dly_D, vta_i/g2l_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, vta_i/gemm_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, vta_i/load_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, vta_i/g2s_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, vta_i/store_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, vta_i/s2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, vta_i/l2g_queue/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 59 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 267 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./vta_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
325 Infos, 210 Warnings, 101 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 3999.719 ; gain = 137.695 ; free physical = 4202 ; free virtual = 6163
INFO: [Common 17-206] Exiting Vivado at Thu Jun 20 14:27:34 2024...
[Thu Jun 20 14:27:35 2024] impl_1 finished
wait_on_run: Time (s): cpu = 00:29:21 ; elapsed = 00:25:10 . Memory (MB): peak = 2492.801 ; gain = 0.000 ; free physical = 6477 ; free virtual = 8454
# if {[file exist $proj_path/$proj_name.runs/impl_1/${proj_name}_wrapper.bit]} {
#   file mkdir $proj_path/export
#   file copy -force $proj_path/$proj_name.runs/impl_1/${proj_name}_wrapper.bit \
#     $proj_path/export/vta.bit
# }
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 20 14:27:38 2024...
