{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639705296501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639705296501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 17 05:41:36 2021 " "Processing started: Fri Dec 17 05:41:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639705296501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639705296501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single-cycle-arm-microprocessor -c single-cycle-arm-microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off single-cycle-arm-microprocessor -c single-cycle-arm-microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639705296501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639705299285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639705299285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "regfile.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639705329274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639705329274 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "zero_concatenator.sv(13) " "Verilog HDL warning at zero_concatenator.sv(13): extended using \"x\" or \"z\"" {  } { { "zero_concatenator.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/zero_concatenator.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1639705329280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_concatenator.sv 1 1 " "Found 1 design units, including 1 entities, in source file zero_concatenator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_concatenator " "Found entity 1: zero_concatenator" {  } { { "zero_concatenator.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/zero_concatenator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639705329280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639705329280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639705329280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639705329280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "cpu_alu.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/cpu_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639705329280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639705329280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "cpu_decoder.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/cpu_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639705329296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639705329296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instrmem " "Found entity 1: instrmem" {  } { { "instruction_memory.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639705329296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639705329296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "data_memory.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639705329296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639705329296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.sv 1 1 " "Found 1 design units, including 1 entities, in source file flags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flags " "Found entity 1: flags" {  } { { "flags.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/flags.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639705329296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639705329296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639705329296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639705329296 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cpu_shifter.sv(21) " "Verilog HDL information at cpu_shifter.sv(21): always construct contains both blocking and non-blocking assignments" {  } { { "cpu_shifter.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/cpu_shifter.sv" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1639705329311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "cpu_shifter.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/cpu_shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639705329311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639705329311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2X1.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/mux_2X1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639705329311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639705329311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639705329311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639705329311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementor.sv 1 1 " "Found 1 design units, including 1 entities, in source file incrementor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 incrementor " "Found entity 1: incrementor" {  } { { "incrementor.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/incrementor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639705329311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639705329311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_3x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3x1 " "Found entity 1: mux_3x1" {  } { { "mux_3x1.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/mux_3x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639705329311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639705329311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_s_generate_flags_in top.sv(80) " "Verilog HDL Implicit Net warning at top.sv(80): created implicit net for \"_s_generate_flags_in\"" {  } { { "top.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/top.sv" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639705329327 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639705329443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller_inst " "Elaborating entity \"controller\" for hierarchy \"controller:controller_inst\"" {  } { { "top.sv" "controller_inst" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/top.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639705329496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.sv(29) " "Verilog HDL assignment warning at controller.sv(29): truncated value with size 32 to match size of target (1)" {  } { { "controller.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/controller.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639705329496 "|top|controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.sv(35) " "Verilog HDL assignment warning at controller.sv(35): truncated value with size 32 to match size of target (1)" {  } { { "controller.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/controller.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639705329496 "|top|controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 controller.sv(37) " "Verilog HDL assignment warning at controller.sv(37): truncated value with size 32 to match size of target (2)" {  } { { "controller.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/controller.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639705329496 "|top|controller:controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:regfile_inst " "Elaborating entity \"register_file\" for hierarchy \"register_file:regfile_inst\"" {  } { { "top.sv" "regfile_inst" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/top.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639705329512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifter_inst " "Elaborating entity \"shifter\" for hierarchy \"shifter:shifter_inst\"" {  } { { "top.sv" "shifter_inst" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/top.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639705329612 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 cpu_shifter.sv(24) " "Verilog HDL assignment warning at cpu_shifter.sv(24): truncated value with size 64 to match size of target (32)" {  } { { "cpu_shifter.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/cpu_shifter.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639705329628 "|tb|shifter:shifter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 cpu_shifter.sv(35) " "Verilog HDL assignment warning at cpu_shifter.sv(35): truncated value with size 64 to match size of target (32)" {  } { { "cpu_shifter.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/cpu_shifter.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639705329628 "|tb|shifter:shifter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 cpu_shifter.sv(46) " "Verilog HDL assignment warning at cpu_shifter.sv(46): truncated value with size 64 to match size of target (32)" {  } { { "cpu_shifter.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/cpu_shifter.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639705329628 "|tb|shifter:shifter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_inst\"" {  } { { "top.sv" "alu_inst" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/top.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639705329628 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result cpu_alu.sv(41) " "Verilog HDL Always Construct warning at cpu_alu.sv(41): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu_alu.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/cpu_alu.sv" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1639705329643 "|tb|top:cpu_top|ALU:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[32\] cpu_alu.sv(41) " "Inferred latch for \"result\[32\]\" at cpu_alu.sv(41)" {  } { { "cpu_alu.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/cpu_alu.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639705329643 "|tb|top:cpu_top|ALU:alu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flags flags:flags_inst " "Elaborating entity \"flags\" for hierarchy \"flags:flags_inst\"" {  } { { "top.sv" "flags_inst" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/top.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639705329643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrmem instrmem:instmem_inst " "Elaborating entity \"instrmem\" for hierarchy \"instrmem:instmem_inst\"" {  } { { "top.sv" "instmem_inst" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/top.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639705329659 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEMORY.data_a 0 instruction_memory.sv(6) " "Net \"MEMORY.data_a\" at instruction_memory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/instruction_memory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1639705329675 "|top|instrmem:instmem_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEMORY.waddr_a 0 instruction_memory.sv(6) " "Net \"MEMORY.waddr_a\" at instruction_memory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/instruction_memory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1639705329675 "|top|instrmem:instmem_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEMORY.we_a 0 instruction_memory.sv(6) " "Net \"MEMORY.we_a\" at instruction_memory.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/instruction_memory.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1639705329675 "|top|instrmem:instmem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem datamem:datamem_inst " "Elaborating entity \"datamem\" for hierarchy \"datamem:datamem_inst\"" {  } { { "top.sv" "datamem_inst" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/top.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639705329697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_inst " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_inst\"" {  } { { "top.sv" "decoder_inst" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/top.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639705329712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_concatenator zero_concatenator:zero_concat_inst " "Elaborating entity \"zero_concatenator\" for hierarchy \"zero_concatenator:zero_concat_inst\"" {  } { { "top.sv" "zero_concat_inst" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/top.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639705329775 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "170 32 zero_concatenator.sv(12) " "Verilog HDL assignment warning at zero_concatenator.sv(12): truncated value with size 170 to match size of target (32)" {  } { { "zero_concatenator.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/zero_concatenator.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639705329781 "|tb|zero_concatenator:zero_concat_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementor incrementor:incrementor_inst " "Elaborating entity \"incrementor\" for hierarchy \"incrementor:incrementor_inst\"" {  } { { "top.sv" "incrementor_inst" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/top.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639705329781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 mux_2x1:mux_2x1_alu_src2 " "Elaborating entity \"mux_2x1\" for hierarchy \"mux_2x1:mux_2x1_alu_src2\"" {  } { { "top.sv" "mux_2x1_alu_src2" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/top.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639705329797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3x1 mux_3x1:mux_3x1_regfile_WD " "Elaborating entity \"mux_3x1\" for hierarchy \"mux_3x1:mux_3x1_regfile_WD\"" {  } { { "top.sv" "mux_3x1_regfile_WD" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/top.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639705329813 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/output_files/single-cycle-arm-microprocessor.map.smsg " "Generated suppressed messages file C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/output_files/single-cycle-arm-microprocessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639705331078 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639705331479 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639705331479 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.sv" "" { Text "C:/Users/ninom/OneDrive/Desktop/CE475/microprocessor/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639705331813 "|top|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1639705331813 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639705331813 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639705331813 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639705331813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639705331845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 17 05:42:11 2021 " "Processing ended: Fri Dec 17 05:42:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639705331845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639705331845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639705331845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639705331845 ""}
