#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f207846690 .scope module, "multi_edge_clk_tb" "multi_edge_clk_tb" 2 1;
 .timescale 0 0;
v000001f207844e70_0 .var "a", 7 0;
v000001f207844f10_0 .var "b", 7 0;
v000001f207836a10_0 .net "c", 7 0, v000001f207846a50_0;  1 drivers
v000001f207836ab0_0 .var "clk", 0 0;
v000001f207836b50_0 .var "d", 7 0;
v000001f207836bf0_0 .net "f", 7 0, v000001f207844dd0_0;  1 drivers
S_000001f207846820 .scope module, "DUT" "multi_edge_clk" 2 6, 3 1 0, S_000001f207846690;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "f";
    .port_info 5 /INPUT 1 "clk";
v000001f2078469b0_0 .net "a", 7 0, v000001f207844e70_0;  1 drivers
v000001f2078130e0_0 .net "b", 7 0, v000001f207844f10_0;  1 drivers
v000001f207846a50_0 .var "c", 7 0;
v000001f207844c90_0 .net "clk", 0 0, v000001f207836ab0_0;  1 drivers
v000001f207844d30_0 .net "d", 7 0, v000001f207836b50_0;  1 drivers
v000001f207844dd0_0 .var "f", 7 0;
E_000001f2077fa450 .event negedge, v000001f207844c90_0;
E_000001f2077faa10 .event posedge, v000001f207844c90_0;
    .scope S_000001f207846820;
T_0 ;
    %wait E_000001f2077faa10;
    %load/vec4 v000001f2078469b0_0;
    %load/vec4 v000001f2078130e0_0;
    %add;
    %assign/vec4 v000001f207846a50_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f207846820;
T_1 ;
    %wait E_000001f2077fa450;
    %load/vec4 v000001f207846a50_0;
    %load/vec4 v000001f207844d30_0;
    %sub;
    %assign/vec4 v000001f207844dd0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f207846690;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f207836ab0_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v000001f207836ab0_0;
    %inv;
    %store/vec4 v000001f207836ab0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001f207846690;
T_3 ;
    %vpi_call 2 16 "$dumpfile", "multi_edge.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f207846690 {0 0 0};
    %vpi_call 2 18 "$monitor", $time, " ", "a = %d, b = %d, c = %d, d = %d, f = %d", v000001f207844e70_0, v000001f207844f10_0, v000001f207836a10_0, v000001f207836b50_0, v000001f207836bf0_0 {0 0 0};
    %pushi/vec4 30, 0, 8;
    %store/vec4 v000001f207844e70_0, 0, 8;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v000001f207844f10_0, 0, 8;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v000001f207836b50_0, 0, 8;
    %delay 10, 0;
    %delay 15, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001f207844e70_0, 0, 8;
    %pushi/vec4 40, 0, 8;
    %store/vec4 v000001f207844f10_0, 0, 8;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v000001f207836b50_0, 0, 8;
    %delay 30, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\multi_edge_tb.v";
    ".\multi_edge.v";
