{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1424804725947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1424804725958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 24 13:05:25 2015 " "Processing started: Tue Feb 24 13:05:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1424804725958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1424804725958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab06step1 -c lab06step1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab06step1 -c lab06step1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1424804725959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1424804726723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab06step1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab06step1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab06step1 " "Found entity 1: lab06step1" {  } { { "lab06step1.bdf" "" { Schematic "/home/jbpatel/Spring 2015 CPRE/Lab06/Lab06step1/lab06step1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1424804726836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1424804726836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_conv " "Found entity 1: bcd_conv" {  } { { "bcd_conv.v" "" { Text "/home/jbpatel/Spring 2015 CPRE/Lab06/Lab06step1/bcd_conv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1424804726885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1424804726885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab06step1 " "Elaborating entity \"lab06step1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1424804727036 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab5step1.v 1 1 " "Using design file lab5step1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab5step1 " "Found entity 1: lab5step1" {  } { { "lab5step1.v" "" { Text "/home/jbpatel/Spring 2015 CPRE/Lab06/Lab06step1/lab5step1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1424804727212 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1424804727212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5step1 lab5step1:inst2 " "Elaborating entity \"lab5step1\" for hierarchy \"lab5step1:inst2\"" {  } { { "lab06step1.bdf" "inst2" { Schematic "/home/jbpatel/Spring 2015 CPRE/Lab06/Lab06step1/lab06step1.bdf" { { 568 184 280 728 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1424804727242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_conv bcd_conv:inst14 " "Elaborating entity \"bcd_conv\" for hierarchy \"bcd_conv:inst14\"" {  } { { "lab06step1.bdf" "inst14" { Schematic "/home/jbpatel/Spring 2015 CPRE/Lab06/Lab06step1/lab06step1.bdf" { { 288 496 592 480 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1424804727351 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c0 bcd_conv.v(7) " "Verilog HDL Always Construct warning at bcd_conv.v(7): variable \"c0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_conv.v" "" { Text "/home/jbpatel/Spring 2015 CPRE/Lab06/Lab06step1/bcd_conv.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1424804727359 "|lab06step1|bcd_conv:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s3 bcd_conv.v(7) " "Verilog HDL Always Construct warning at bcd_conv.v(7): variable \"s3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_conv.v" "" { Text "/home/jbpatel/Spring 2015 CPRE/Lab06/Lab06step1/bcd_conv.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1424804727360 "|lab06step1|bcd_conv:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s2 bcd_conv.v(7) " "Verilog HDL Always Construct warning at bcd_conv.v(7): variable \"s2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_conv.v" "" { Text "/home/jbpatel/Spring 2015 CPRE/Lab06/Lab06step1/bcd_conv.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1424804727360 "|lab06step1|bcd_conv:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s1 bcd_conv.v(7) " "Verilog HDL Always Construct warning at bcd_conv.v(7): variable \"s1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_conv.v" "" { Text "/home/jbpatel/Spring 2015 CPRE/Lab06/Lab06step1/bcd_conv.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1424804727360 "|lab06step1|bcd_conv:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s0 bcd_conv.v(7) " "Verilog HDL Always Construct warning at bcd_conv.v(7): variable \"s0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd_conv.v" "" { Text "/home/jbpatel/Spring 2015 CPRE/Lab06/Lab06step1/bcd_conv.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1424804727360 "|lab06step1|bcd_conv:inst14"}
{ "Warning" "WSGN_SEARCH_FILE" "adder_4bit.bdf 1 1 " "Using design file adder_4bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "adder_4bit.bdf" "" { Schematic "/home/jbpatel/Spring 2015 CPRE/Lab06/Lab06step1/adder_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1424804727503 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1424804727503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bit adder_4bit:inst5 " "Elaborating entity \"adder_4bit\" for hierarchy \"adder_4bit:inst5\"" {  } { { "lab06step1.bdf" "inst5" { Schematic "/home/jbpatel/Spring 2015 CPRE/Lab06/Lab06step1/lab06step1.bdf" { { 288 288 384 488 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1424804727531 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.bdf 1 1 " "Using design file full_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "/home/jbpatel/Spring 2015 CPRE/Lab06/Lab06step1/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1424804727697 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1424804727697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_4bit:inst5\|full_adder:inst " "Elaborating entity \"full_adder\" for hierarchy \"adder_4bit:inst5\|full_adder:inst\"" {  } { { "adder_4bit.bdf" "inst" { Schematic "/home/jbpatel/Spring 2015 CPRE/Lab06/Lab06step1/adder_4bit.bdf" { { 208 584 680 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1424804727729 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "2b GND " "Pin \"2b\" is stuck at GND" {  } { { "lab06step1.bdf" "" { Schematic "/home/jbpatel/Spring 2015 CPRE/Lab06/Lab06step1/lab06step1.bdf" { { 456 832 1008 472 "2b" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1424804728824 "|lab06step1|2b"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1424804728824 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1424804729623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1424804729623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1424804729864 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1424804729864 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1424804729864 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1424804729864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "627 " "Peak virtual memory: 627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1424804729951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 24 13:05:29 2015 " "Processing ended: Tue Feb 24 13:05:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1424804729951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1424804729951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1424804729951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1424804729951 ""}
