---
// Auto-generated instruction documentation
// Do not edit by hand

[[inst_c_and]]
==== C.AND

*Syntax:* c.and srcL, srcR, ->t

*Description:* Compressed instruction variant (16-bit encoding).

*Encoding:*

image::../generated/encodings/enc_c_and.svg[C.AND encoding,width=800]

*Uop-Class:* ALU

*Compression:* C16 (len=16)

*Uop-Class payload:* `{"source": "group_rule", "uop_kind": "ALU"}`
