<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PPCInstrInfo.h source code [llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::ImmInstrInfo,llvm::LoadImmediateInfo,llvm::PPCII::PPC970_Unit,llvm::PPCInstrInfo,llvm::SpillOpcodeKey "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>PowerPC</a>/<a href='PPCInstrInfo.h.html'>PPCInstrInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- PPCInstrInfo.h - PowerPC Instruction Information --------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the PowerPC implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_POWERPC_PPCINSTRINFO_H">LLVM_LIB_TARGET_POWERPC_PPCINSTRINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_POWERPC_PPCINSTRINFO_H" data-ref="_M/LLVM_LIB_TARGET_POWERPC_PPCINSTRINFO_H">LLVM_LIB_TARGET_POWERPC_PPCINSTRINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="PPCRegisterInfo.h.html">"PPCRegisterInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HEADER" data-ref="_M/GET_INSTRINFO_HEADER">GET_INSTRINFO_HEADER</dfn></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html">"PPCGenInstrInfo.inc"</a></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><i class="doc">/// PPCII - This namespace holds all of the PowerPC target-specific</i></td></tr>
<tr><th id="25">25</th><td><i class="doc">/// per-instruction flags.  These must match the corresponding definitions in</i></td></tr>
<tr><th id="26">26</th><td><i class="doc">/// PPC.td and PPCInstrFormats.td.</i></td></tr>
<tr><th id="27">27</th><td><b>namespace</b> <span class="namespace">PPCII</span> {</td></tr>
<tr><th id="28">28</th><td><b>enum</b> {</td></tr>
<tr><th id="29">29</th><td>  <i>// PPC970 Instruction Flags.  These flags describe the characteristics of the</i></td></tr>
<tr><th id="30">30</th><td><i>  // PowerPC 970 (aka G5) dispatch groups and how they are formed out of</i></td></tr>
<tr><th id="31">31</th><td><i>  // raw machine instructions.</i></td></tr>
<tr><th id="32">32</th><td><i></i></td></tr>
<tr><th id="33">33</th><td><i>  /// PPC970_First - This instruction starts a new dispatch group, so it will</i></td></tr>
<tr><th id="34">34</th><td><i>  /// always be the first one in the group.</i></td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_First" title='llvm::PPCII::PPC970_First' data-ref="llvm::PPCII::PPC970_First" data-ref-filename="llvm..PPCII..PPC970_First">PPC970_First</dfn> = <var>0x1</var>,</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <i class="doc">/// PPC970_Single - This instruction starts a new dispatch group and</i></td></tr>
<tr><th id="38">38</th><td><i class="doc">  /// terminates it, so it will be the sole instruction in the group.</i></td></tr>
<tr><th id="39">39</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_Single" title='llvm::PPCII::PPC970_Single' data-ref="llvm::PPCII::PPC970_Single" data-ref-filename="llvm..PPCII..PPC970_Single">PPC970_Single</dfn> = <var>0x2</var>,</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <i class="doc">/// PPC970_Cracked - This instruction is cracked into two pieces, requiring</i></td></tr>
<tr><th id="42">42</th><td><i class="doc">  /// two dispatch pipes to be available to issue.</i></td></tr>
<tr><th id="43">43</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_Cracked" title='llvm::PPCII::PPC970_Cracked' data-ref="llvm::PPCII::PPC970_Cracked" data-ref-filename="llvm..PPCII..PPC970_Cracked">PPC970_Cracked</dfn> = <var>0x4</var>,</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <i class="doc">/// PPC970_Mask/Shift - This is a bitmask that selects the pipeline type that</i></td></tr>
<tr><th id="46">46</th><td><i class="doc">  /// an instruction is issued to.</i></td></tr>
<tr><th id="47">47</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_Shift" title='llvm::PPCII::PPC970_Shift' data-ref="llvm::PPCII::PPC970_Shift" data-ref-filename="llvm..PPCII..PPC970_Shift">PPC970_Shift</dfn> = <var>3</var>,</td></tr>
<tr><th id="48">48</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_Mask" title='llvm::PPCII::PPC970_Mask' data-ref="llvm::PPCII::PPC970_Mask" data-ref-filename="llvm..PPCII..PPC970_Mask">PPC970_Mask</dfn> = <var>0x07</var> &lt;&lt; <a class="enum" href="#llvm::PPCII::PPC970_Shift" title='llvm::PPCII::PPC970_Shift' data-ref="llvm::PPCII::PPC970_Shift" data-ref-filename="llvm..PPCII..PPC970_Shift">PPC970_Shift</a></td></tr>
<tr><th id="49">49</th><td>};</td></tr>
<tr><th id="50">50</th><td><b>enum</b> <dfn class="type def" id="llvm::PPCII::PPC970_Unit" title='llvm::PPCII::PPC970_Unit' data-ref="llvm::PPCII::PPC970_Unit" data-ref-filename="llvm..PPCII..PPC970_Unit">PPC970_Unit</dfn> {</td></tr>
<tr><th id="51">51</th><td>  <i class="doc">/// These are the various PPC970 execution unit pipelines.  Each instruction</i></td></tr>
<tr><th id="52">52</th><td><i class="doc">  /// is one of these.</i></td></tr>
<tr><th id="53">53</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_Pseudo" title='llvm::PPCII::PPC970_Pseudo' data-ref="llvm::PPCII::PPC970_Pseudo" data-ref-filename="llvm..PPCII..PPC970_Pseudo">PPC970_Pseudo</dfn> = <var>0</var> &lt;&lt; <a class="enum" href="#llvm::PPCII::PPC970_Shift" title='llvm::PPCII::PPC970_Shift' data-ref="llvm::PPCII::PPC970_Shift" data-ref-filename="llvm..PPCII..PPC970_Shift">PPC970_Shift</a>,   <i>// Pseudo instruction</i></td></tr>
<tr><th id="54">54</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_FXU" title='llvm::PPCII::PPC970_FXU' data-ref="llvm::PPCII::PPC970_FXU" data-ref-filename="llvm..PPCII..PPC970_FXU">PPC970_FXU</dfn>    = <var>1</var> &lt;&lt; <a class="enum" href="#llvm::PPCII::PPC970_Shift" title='llvm::PPCII::PPC970_Shift' data-ref="llvm::PPCII::PPC970_Shift" data-ref-filename="llvm..PPCII..PPC970_Shift">PPC970_Shift</a>,   <i>// Fixed Point (aka Integer/ALU) Unit</i></td></tr>
<tr><th id="55">55</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_LSU" title='llvm::PPCII::PPC970_LSU' data-ref="llvm::PPCII::PPC970_LSU" data-ref-filename="llvm..PPCII..PPC970_LSU">PPC970_LSU</dfn>    = <var>2</var> &lt;&lt; <a class="enum" href="#llvm::PPCII::PPC970_Shift" title='llvm::PPCII::PPC970_Shift' data-ref="llvm::PPCII::PPC970_Shift" data-ref-filename="llvm..PPCII..PPC970_Shift">PPC970_Shift</a>,   <i>// Load Store Unit</i></td></tr>
<tr><th id="56">56</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_FPU" title='llvm::PPCII::PPC970_FPU' data-ref="llvm::PPCII::PPC970_FPU" data-ref-filename="llvm..PPCII..PPC970_FPU">PPC970_FPU</dfn>    = <var>3</var> &lt;&lt; <a class="enum" href="#llvm::PPCII::PPC970_Shift" title='llvm::PPCII::PPC970_Shift' data-ref="llvm::PPCII::PPC970_Shift" data-ref-filename="llvm..PPCII..PPC970_Shift">PPC970_Shift</a>,   <i>// Floating Point Unit</i></td></tr>
<tr><th id="57">57</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_CRU" title='llvm::PPCII::PPC970_CRU' data-ref="llvm::PPCII::PPC970_CRU" data-ref-filename="llvm..PPCII..PPC970_CRU">PPC970_CRU</dfn>    = <var>4</var> &lt;&lt; <a class="enum" href="#llvm::PPCII::PPC970_Shift" title='llvm::PPCII::PPC970_Shift' data-ref="llvm::PPCII::PPC970_Shift" data-ref-filename="llvm..PPCII..PPC970_Shift">PPC970_Shift</a>,   <i>// Control Register Unit</i></td></tr>
<tr><th id="58">58</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_VALU" title='llvm::PPCII::PPC970_VALU' data-ref="llvm::PPCII::PPC970_VALU" data-ref-filename="llvm..PPCII..PPC970_VALU">PPC970_VALU</dfn>   = <var>5</var> &lt;&lt; <a class="enum" href="#llvm::PPCII::PPC970_Shift" title='llvm::PPCII::PPC970_Shift' data-ref="llvm::PPCII::PPC970_Shift" data-ref-filename="llvm..PPCII..PPC970_Shift">PPC970_Shift</a>,   <i>// Vector ALU</i></td></tr>
<tr><th id="59">59</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_VPERM" title='llvm::PPCII::PPC970_VPERM' data-ref="llvm::PPCII::PPC970_VPERM" data-ref-filename="llvm..PPCII..PPC970_VPERM">PPC970_VPERM</dfn>  = <var>6</var> &lt;&lt; <a class="enum" href="#llvm::PPCII::PPC970_Shift" title='llvm::PPCII::PPC970_Shift' data-ref="llvm::PPCII::PPC970_Shift" data-ref-filename="llvm..PPCII..PPC970_Shift">PPC970_Shift</a>,   <i>// Vector Permute Unit</i></td></tr>
<tr><th id="60">60</th><td>  <dfn class="enum" id="llvm::PPCII::PPC970_BRU" title='llvm::PPCII::PPC970_BRU' data-ref="llvm::PPCII::PPC970_BRU" data-ref-filename="llvm..PPCII..PPC970_BRU">PPC970_BRU</dfn>    = <var>7</var> &lt;&lt; <a class="enum" href="#llvm::PPCII::PPC970_Shift" title='llvm::PPCII::PPC970_Shift' data-ref="llvm::PPCII::PPC970_Shift" data-ref-filename="llvm..PPCII..PPC970_Shift">PPC970_Shift</a>    <i>// Branch Unit</i></td></tr>
<tr><th id="61">61</th><td>};</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><b>enum</b> {</td></tr>
<tr><th id="64">64</th><td>  <i class="doc">/// Shift count to bypass PPC970 flags</i></td></tr>
<tr><th id="65">65</th><td>  <dfn class="enum" id="llvm::PPCII::NewDef_Shift" title='llvm::PPCII::NewDef_Shift' data-ref="llvm::PPCII::NewDef_Shift" data-ref-filename="llvm..PPCII..NewDef_Shift">NewDef_Shift</dfn> = <var>6</var>,</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <i class="doc">/// This instruction is an X-Form memory operation.</i></td></tr>
<tr><th id="68">68</th><td>  <dfn class="enum" id="llvm::PPCII::XFormMemOp" title='llvm::PPCII::XFormMemOp' data-ref="llvm::PPCII::XFormMemOp" data-ref-filename="llvm..PPCII..XFormMemOp">XFormMemOp</dfn> = <var>0x1</var> &lt;&lt; <a class="enum" href="#llvm::PPCII::NewDef_Shift" title='llvm::PPCII::NewDef_Shift' data-ref="llvm::PPCII::NewDef_Shift" data-ref-filename="llvm..PPCII..NewDef_Shift">NewDef_Shift</a>,</td></tr>
<tr><th id="69">69</th><td>  <i class="doc">/// This instruction is prefixed.</i></td></tr>
<tr><th id="70">70</th><td>  <dfn class="enum" id="llvm::PPCII::Prefixed" title='llvm::PPCII::Prefixed' data-ref="llvm::PPCII::Prefixed" data-ref-filename="llvm..PPCII..Prefixed">Prefixed</dfn> = <var>0x1</var> &lt;&lt; (<a class="enum" href="#llvm::PPCII::NewDef_Shift" title='llvm::PPCII::NewDef_Shift' data-ref="llvm::PPCII::NewDef_Shift" data-ref-filename="llvm..PPCII..NewDef_Shift">NewDef_Shift</a>+<var>1</var>)</td></tr>
<tr><th id="71">71</th><td>};</td></tr>
<tr><th id="72">72</th><td>} <i>// end namespace PPCII</i></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><i>// Instructions that have an immediate form might be convertible to that</i></td></tr>
<tr><th id="75">75</th><td><i>// form if the correct input is a result of a load immediate. In order to</i></td></tr>
<tr><th id="76">76</th><td><i>// know whether the transformation is special, we might need to know some</i></td></tr>
<tr><th id="77">77</th><td><i>// of the details of the two forms.</i></td></tr>
<tr><th id="78">78</th><td><b>struct</b> <dfn class="type def" id="llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo" data-ref-filename="llvm..ImmInstrInfo">ImmInstrInfo</dfn> {</td></tr>
<tr><th id="79">79</th><td>  <i>// Is the immediate field in the immediate form signed or unsigned?</i></td></tr>
<tr><th id="80">80</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="llvm::ImmInstrInfo::SignedImm" title='llvm::ImmInstrInfo::SignedImm' data-ref="llvm::ImmInstrInfo::SignedImm" data-ref-filename="llvm..ImmInstrInfo..SignedImm">SignedImm</dfn> : <var>1</var>;</td></tr>
<tr><th id="81">81</th><td>  <i>// Does the immediate need to be a multiple of some value?</i></td></tr>
<tr><th id="82">82</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf" data-ref-filename="llvm..ImmInstrInfo..ImmMustBeMultipleOf">ImmMustBeMultipleOf</dfn> : <var>5</var>;</td></tr>
<tr><th id="83">83</th><td>  <i>// Is R0/X0 treated specially by the original r+r instruction?</i></td></tr>
<tr><th id="84">84</th><td><i>  // If so, in which operand?</i></td></tr>
<tr><th id="85">85</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialOrig">ZeroIsSpecialOrig</dfn> : <var>3</var>;</td></tr>
<tr><th id="86">86</th><td>  <i>// Is R0/X0 treated specially by the new r+i instruction?</i></td></tr>
<tr><th id="87">87</th><td><i>  // If so, in which operand?</i></td></tr>
<tr><th id="88">88</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialNew">ZeroIsSpecialNew</dfn> : <var>3</var>;</td></tr>
<tr><th id="89">89</th><td>  <i>// Is the operation commutative?</i></td></tr>
<tr><th id="90">90</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative" data-ref-filename="llvm..ImmInstrInfo..IsCommutative">IsCommutative</dfn> : <var>1</var>;</td></tr>
<tr><th id="91">91</th><td>  <i>// The operand number to check for add-immediate def.</i></td></tr>
<tr><th id="92">92</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding" data-ref-filename="llvm..ImmInstrInfo..OpNoForForwarding">OpNoForForwarding</dfn> : <var>3</var>;</td></tr>
<tr><th id="93">93</th><td>  <i>// The operand number for the immediate.</i></td></tr>
<tr><th id="94">94</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="llvm::ImmInstrInfo::ImmOpNo" title='llvm::ImmInstrInfo::ImmOpNo' data-ref="llvm::ImmInstrInfo::ImmOpNo" data-ref-filename="llvm..ImmInstrInfo..ImmOpNo">ImmOpNo</dfn> : <var>3</var>;</td></tr>
<tr><th id="95">95</th><td>  <i>// The opcode of the new instruction.</i></td></tr>
<tr><th id="96">96</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</dfn> : <var>16</var>;</td></tr>
<tr><th id="97">97</th><td>  <i>// The size of the immediate.</i></td></tr>
<tr><th id="98">98</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="llvm::ImmInstrInfo::ImmWidth" title='llvm::ImmInstrInfo::ImmWidth' data-ref="llvm::ImmInstrInfo::ImmWidth" data-ref-filename="llvm..ImmInstrInfo..ImmWidth">ImmWidth</dfn> : <var>5</var>;</td></tr>
<tr><th id="99">99</th><td>  <i>// The immediate should be truncated to N bits.</i></td></tr>
<tr><th id="100">100</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo" data-ref-filename="llvm..ImmInstrInfo..TruncateImmTo">TruncateImmTo</dfn> : <var>5</var>;</td></tr>
<tr><th id="101">101</th><td>  <i>// Is the instruction summing the operand</i></td></tr>
<tr><th id="102">102</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="llvm::ImmInstrInfo::IsSummingOperands" title='llvm::ImmInstrInfo::IsSummingOperands' data-ref="llvm::ImmInstrInfo::IsSummingOperands" data-ref-filename="llvm..ImmInstrInfo..IsSummingOperands">IsSummingOperands</dfn> : <var>1</var>;</td></tr>
<tr><th id="103">103</th><td>};</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><i>// Information required to convert an instruction to just a materialized</i></td></tr>
<tr><th id="106">106</th><td><i>// immediate.</i></td></tr>
<tr><th id="107">107</th><td><b>struct</b> <dfn class="type def" id="llvm::LoadImmediateInfo" title='llvm::LoadImmediateInfo' data-ref="llvm::LoadImmediateInfo" data-ref-filename="llvm..LoadImmediateInfo">LoadImmediateInfo</dfn> {</td></tr>
<tr><th id="108">108</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::LoadImmediateInfo::Imm" title='llvm::LoadImmediateInfo::Imm' data-ref="llvm::LoadImmediateInfo::Imm" data-ref-filename="llvm..LoadImmediateInfo..Imm">Imm</dfn> : <var>16</var>;</td></tr>
<tr><th id="109">109</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::LoadImmediateInfo::Is64Bit" title='llvm::LoadImmediateInfo::Is64Bit' data-ref="llvm::LoadImmediateInfo::Is64Bit" data-ref-filename="llvm..LoadImmediateInfo..Is64Bit">Is64Bit</dfn> : <var>1</var>;</td></tr>
<tr><th id="110">110</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::LoadImmediateInfo::SetCR" title='llvm::LoadImmediateInfo::SetCR' data-ref="llvm::LoadImmediateInfo::SetCR" data-ref-filename="llvm..LoadImmediateInfo..SetCR">SetCR</dfn> : <var>1</var>;</td></tr>
<tr><th id="111">111</th><td>};</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><i>// Index into the OpcodesForSpill array.</i></td></tr>
<tr><th id="114">114</th><td><b>enum</b> <dfn class="type def" id="llvm::SpillOpcodeKey" title='llvm::SpillOpcodeKey' data-ref="llvm::SpillOpcodeKey" data-ref-filename="llvm..SpillOpcodeKey">SpillOpcodeKey</dfn> {</td></tr>
<tr><th id="115">115</th><td>  <dfn class="enum" id="llvm::SOK_Int4Spill" title='llvm::SOK_Int4Spill' data-ref="llvm::SOK_Int4Spill" data-ref-filename="llvm..SOK_Int4Spill">SOK_Int4Spill</dfn>,</td></tr>
<tr><th id="116">116</th><td>  <dfn class="enum" id="llvm::SOK_Int8Spill" title='llvm::SOK_Int8Spill' data-ref="llvm::SOK_Int8Spill" data-ref-filename="llvm..SOK_Int8Spill">SOK_Int8Spill</dfn>,</td></tr>
<tr><th id="117">117</th><td>  <dfn class="enum" id="llvm::SOK_Float8Spill" title='llvm::SOK_Float8Spill' data-ref="llvm::SOK_Float8Spill" data-ref-filename="llvm..SOK_Float8Spill">SOK_Float8Spill</dfn>,</td></tr>
<tr><th id="118">118</th><td>  <dfn class="enum" id="llvm::SOK_Float4Spill" title='llvm::SOK_Float4Spill' data-ref="llvm::SOK_Float4Spill" data-ref-filename="llvm..SOK_Float4Spill">SOK_Float4Spill</dfn>,</td></tr>
<tr><th id="119">119</th><td>  <dfn class="enum" id="llvm::SOK_CRSpill" title='llvm::SOK_CRSpill' data-ref="llvm::SOK_CRSpill" data-ref-filename="llvm..SOK_CRSpill">SOK_CRSpill</dfn>,</td></tr>
<tr><th id="120">120</th><td>  <dfn class="enum" id="llvm::SOK_CRBitSpill" title='llvm::SOK_CRBitSpill' data-ref="llvm::SOK_CRBitSpill" data-ref-filename="llvm..SOK_CRBitSpill">SOK_CRBitSpill</dfn>,</td></tr>
<tr><th id="121">121</th><td>  <dfn class="enum" id="llvm::SOK_VRVectorSpill" title='llvm::SOK_VRVectorSpill' data-ref="llvm::SOK_VRVectorSpill" data-ref-filename="llvm..SOK_VRVectorSpill">SOK_VRVectorSpill</dfn>,</td></tr>
<tr><th id="122">122</th><td>  <dfn class="enum" id="llvm::SOK_VSXVectorSpill" title='llvm::SOK_VSXVectorSpill' data-ref="llvm::SOK_VSXVectorSpill" data-ref-filename="llvm..SOK_VSXVectorSpill">SOK_VSXVectorSpill</dfn>,</td></tr>
<tr><th id="123">123</th><td>  <dfn class="enum" id="llvm::SOK_VectorFloat8Spill" title='llvm::SOK_VectorFloat8Spill' data-ref="llvm::SOK_VectorFloat8Spill" data-ref-filename="llvm..SOK_VectorFloat8Spill">SOK_VectorFloat8Spill</dfn>,</td></tr>
<tr><th id="124">124</th><td>  <dfn class="enum" id="llvm::SOK_VectorFloat4Spill" title='llvm::SOK_VectorFloat4Spill' data-ref="llvm::SOK_VectorFloat4Spill" data-ref-filename="llvm..SOK_VectorFloat4Spill">SOK_VectorFloat4Spill</dfn>,</td></tr>
<tr><th id="125">125</th><td>  <dfn class="enum" id="llvm::SOK_SpillToVSR" title='llvm::SOK_SpillToVSR' data-ref="llvm::SOK_SpillToVSR" data-ref-filename="llvm..SOK_SpillToVSR">SOK_SpillToVSR</dfn>,</td></tr>
<tr><th id="126">126</th><td>  <dfn class="enum" id="llvm::SOK_PairedVecSpill" title='llvm::SOK_PairedVecSpill' data-ref="llvm::SOK_PairedVecSpill" data-ref-filename="llvm..SOK_PairedVecSpill">SOK_PairedVecSpill</dfn>,</td></tr>
<tr><th id="127">127</th><td>  <dfn class="enum" id="llvm::SOK_AccumulatorSpill" title='llvm::SOK_AccumulatorSpill' data-ref="llvm::SOK_AccumulatorSpill" data-ref-filename="llvm..SOK_AccumulatorSpill">SOK_AccumulatorSpill</dfn>,</td></tr>
<tr><th id="128">128</th><td>  <dfn class="enum" id="llvm::SOK_UAccumulatorSpill" title='llvm::SOK_UAccumulatorSpill' data-ref="llvm::SOK_UAccumulatorSpill" data-ref-filename="llvm..SOK_UAccumulatorSpill">SOK_UAccumulatorSpill</dfn>,</td></tr>
<tr><th id="129">129</th><td>  <dfn class="enum" id="llvm::SOK_SPESpill" title='llvm::SOK_SPESpill' data-ref="llvm::SOK_SPESpill" data-ref-filename="llvm..SOK_SPESpill">SOK_SPESpill</dfn>,</td></tr>
<tr><th id="130">130</th><td>  <dfn class="enum" id="llvm::SOK_LastOpcodeSpill" title='llvm::SOK_LastOpcodeSpill' data-ref="llvm::SOK_LastOpcodeSpill" data-ref-filename="llvm..SOK_LastOpcodeSpill">SOK_LastOpcodeSpill</dfn> <i>// This must be last on the enum.</i></td></tr>
<tr><th id="131">131</th><td>};</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><i>// Define list of load and store spill opcodes.</i></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/NoInstr" data-ref="_M/NoInstr">NoInstr</dfn> PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::INSTRUCTION_LIST_END" title='llvm::PPC::INSTRUCTION_LIST_END' data-ref="llvm::PPC::INSTRUCTION_LIST_END" data-ref-filename="llvm..PPC..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</a></u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/Pwr8LoadOpcodes" data-ref="_M/Pwr8LoadOpcodes">Pwr8LoadOpcodes</dfn>                                                        \</u></td></tr>
<tr><th id="136">136</th><td><u>  {                                                                            \</u></td></tr>
<tr><th id="137">137</th><td><u>    PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZ" title='llvm::PPC::LWZ' data-ref="llvm::PPC::LWZ" data-ref-filename="llvm..PPC..LWZ">LWZ</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LD" title='llvm::PPC::LD' data-ref="llvm::PPC::LD" data-ref-filename="llvm..PPC..LD">LD</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFD" title='llvm::PPC::LFD' data-ref="llvm::PPC::LFD" data-ref-filename="llvm..PPC..LFD">LFD</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFS" title='llvm::PPC::LFS' data-ref="llvm::PPC::LFS" data-ref-filename="llvm..PPC..LFS">LFS</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RESTORE_CR" title='llvm::PPC::RESTORE_CR' data-ref="llvm::PPC::RESTORE_CR" data-ref-filename="llvm..PPC..RESTORE_CR">RESTORE_CR</a>,                    \</u></td></tr>
<tr><th id="138">138</th><td><u>        PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RESTORE_CRBIT" title='llvm::PPC::RESTORE_CRBIT' data-ref="llvm::PPC::RESTORE_CRBIT" data-ref-filename="llvm..PPC..RESTORE_CRBIT">RESTORE_CRBIT</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LVX" title='llvm::PPC::LVX' data-ref="llvm::PPC::LVX" data-ref-filename="llvm..PPC..LVX">LVX</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXVD2X" title='llvm::PPC::LXVD2X' data-ref="llvm::PPC::LXVD2X" data-ref-filename="llvm..PPC..LXVD2X">LXVD2X</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSDX" title='llvm::PPC::LXSDX' data-ref="llvm::PPC::LXSDX" data-ref-filename="llvm..PPC..LXSDX">LXSDX</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSSPX" title='llvm::PPC::LXSSPX' data-ref="llvm::PPC::LXSSPX" data-ref-filename="llvm..PPC..LXSSPX">LXSSPX</a>,    \</u></td></tr>
<tr><th id="139">139</th><td><u>        PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILLTOVSR_LD" title='llvm::PPC::SPILLTOVSR_LD' data-ref="llvm::PPC::SPILLTOVSR_LD" data-ref-filename="llvm..PPC..SPILLTOVSR_LD">SPILLTOVSR_LD</a>, NoInstr, NoInstr, NoInstr, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EVLDD" title='llvm::PPC::EVLDD' data-ref="llvm::PPC::EVLDD" data-ref-filename="llvm..PPC..EVLDD">EVLDD</a>              \</u></td></tr>
<tr><th id="140">140</th><td><u>  }</u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/Pwr9LoadOpcodes" data-ref="_M/Pwr9LoadOpcodes">Pwr9LoadOpcodes</dfn>                                                        \</u></td></tr>
<tr><th id="143">143</th><td><u>  {                                                                            \</u></td></tr>
<tr><th id="144">144</th><td><u>    PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZ" title='llvm::PPC::LWZ' data-ref="llvm::PPC::LWZ" data-ref-filename="llvm..PPC..LWZ">LWZ</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LD" title='llvm::PPC::LD' data-ref="llvm::PPC::LD" data-ref-filename="llvm..PPC..LD">LD</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFD" title='llvm::PPC::LFD' data-ref="llvm::PPC::LFD" data-ref-filename="llvm..PPC..LFD">LFD</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFS" title='llvm::PPC::LFS' data-ref="llvm::PPC::LFS" data-ref-filename="llvm..PPC..LFS">LFS</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RESTORE_CR" title='llvm::PPC::RESTORE_CR' data-ref="llvm::PPC::RESTORE_CR" data-ref-filename="llvm..PPC..RESTORE_CR">RESTORE_CR</a>,                    \</u></td></tr>
<tr><th id="145">145</th><td><u>        PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RESTORE_CRBIT" title='llvm::PPC::RESTORE_CRBIT' data-ref="llvm::PPC::RESTORE_CRBIT" data-ref-filename="llvm..PPC..RESTORE_CRBIT">RESTORE_CRBIT</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LVX" title='llvm::PPC::LVX' data-ref="llvm::PPC::LVX" data-ref-filename="llvm..PPC..LVX">LVX</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXV" title='llvm::PPC::LXV' data-ref="llvm::PPC::LXV" data-ref-filename="llvm..PPC..LXV">LXV</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFLOADf64" title='llvm::PPC::DFLOADf64' data-ref="llvm::PPC::DFLOADf64" data-ref-filename="llvm..PPC..DFLOADf64">DFLOADf64</a>,                \</u></td></tr>
<tr><th id="146">146</th><td><u>        PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFLOADf32" title='llvm::PPC::DFLOADf32' data-ref="llvm::PPC::DFLOADf32" data-ref-filename="llvm..PPC..DFLOADf32">DFLOADf32</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILLTOVSR_LD" title='llvm::PPC::SPILLTOVSR_LD' data-ref="llvm::PPC::SPILLTOVSR_LD" data-ref-filename="llvm..PPC..SPILLTOVSR_LD">SPILLTOVSR_LD</a>, NoInstr, NoInstr, NoInstr, NoInstr \</u></td></tr>
<tr><th id="147">147</th><td><u>  }</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/Pwr10LoadOpcodes" data-ref="_M/Pwr10LoadOpcodes">Pwr10LoadOpcodes</dfn>                                                       \</u></td></tr>
<tr><th id="150">150</th><td><u>  {                                                                            \</u></td></tr>
<tr><th id="151">151</th><td><u>    PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZ" title='llvm::PPC::LWZ' data-ref="llvm::PPC::LWZ" data-ref-filename="llvm..PPC..LWZ">LWZ</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LD" title='llvm::PPC::LD' data-ref="llvm::PPC::LD" data-ref-filename="llvm..PPC..LD">LD</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFD" title='llvm::PPC::LFD' data-ref="llvm::PPC::LFD" data-ref-filename="llvm..PPC..LFD">LFD</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFS" title='llvm::PPC::LFS' data-ref="llvm::PPC::LFS" data-ref-filename="llvm..PPC..LFS">LFS</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RESTORE_CR" title='llvm::PPC::RESTORE_CR' data-ref="llvm::PPC::RESTORE_CR" data-ref-filename="llvm..PPC..RESTORE_CR">RESTORE_CR</a>,                    \</u></td></tr>
<tr><th id="152">152</th><td><u>        PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RESTORE_CRBIT" title='llvm::PPC::RESTORE_CRBIT' data-ref="llvm::PPC::RESTORE_CRBIT" data-ref-filename="llvm..PPC..RESTORE_CRBIT">RESTORE_CRBIT</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LVX" title='llvm::PPC::LVX' data-ref="llvm::PPC::LVX" data-ref-filename="llvm..PPC..LVX">LVX</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXV" title='llvm::PPC::LXV' data-ref="llvm::PPC::LXV" data-ref-filename="llvm..PPC..LXV">LXV</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFLOADf64" title='llvm::PPC::DFLOADf64' data-ref="llvm::PPC::DFLOADf64" data-ref-filename="llvm..PPC..DFLOADf64">DFLOADf64</a>,                \</u></td></tr>
<tr><th id="153">153</th><td><u>        PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFLOADf32" title='llvm::PPC::DFLOADf32' data-ref="llvm::PPC::DFLOADf32" data-ref-filename="llvm..PPC..DFLOADf32">DFLOADf32</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILLTOVSR_LD" title='llvm::PPC::SPILLTOVSR_LD' data-ref="llvm::PPC::SPILLTOVSR_LD" data-ref-filename="llvm..PPC..SPILLTOVSR_LD">SPILLTOVSR_LD</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXVP" title='llvm::PPC::LXVP' data-ref="llvm::PPC::LXVP" data-ref-filename="llvm..PPC..LXVP">LXVP</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RESTORE_ACC" title='llvm::PPC::RESTORE_ACC' data-ref="llvm::PPC::RESTORE_ACC" data-ref-filename="llvm..PPC..RESTORE_ACC">RESTORE_ACC</a>,       \</u></td></tr>
<tr><th id="154">154</th><td><u>        PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RESTORE_UACC" title='llvm::PPC::RESTORE_UACC' data-ref="llvm::PPC::RESTORE_UACC" data-ref-filename="llvm..PPC..RESTORE_UACC">RESTORE_UACC</a>, NoInstr                                             \</u></td></tr>
<tr><th id="155">155</th><td><u>  }</u></td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/Pwr8StoreOpcodes" data-ref="_M/Pwr8StoreOpcodes">Pwr8StoreOpcodes</dfn>                                                       \</u></td></tr>
<tr><th id="158">158</th><td><u>  {                                                                            \</u></td></tr>
<tr><th id="159">159</th><td><u>    PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STW" title='llvm::PPC::STW' data-ref="llvm::PPC::STW" data-ref-filename="llvm..PPC..STW">STW</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STD" title='llvm::PPC::STD' data-ref="llvm::PPC::STD" data-ref-filename="llvm..PPC..STD">STD</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFD" title='llvm::PPC::STFD' data-ref="llvm::PPC::STFD" data-ref-filename="llvm..PPC..STFD">STFD</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFS" title='llvm::PPC::STFS' data-ref="llvm::PPC::STFS" data-ref-filename="llvm..PPC..STFS">STFS</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILL_CR" title='llvm::PPC::SPILL_CR' data-ref="llvm::PPC::SPILL_CR" data-ref-filename="llvm..PPC..SPILL_CR">SPILL_CR</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILL_CRBIT" title='llvm::PPC::SPILL_CRBIT' data-ref="llvm::PPC::SPILL_CRBIT" data-ref-filename="llvm..PPC..SPILL_CRBIT">SPILL_CRBIT</a>, \</u></td></tr>
<tr><th id="160">160</th><td><u>        PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STVX" title='llvm::PPC::STVX' data-ref="llvm::PPC::STVX" data-ref-filename="llvm..PPC..STVX">STVX</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXVD2X" title='llvm::PPC::STXVD2X' data-ref="llvm::PPC::STXVD2X" data-ref-filename="llvm..PPC..STXVD2X">STXVD2X</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSDX" title='llvm::PPC::STXSDX' data-ref="llvm::PPC::STXSDX" data-ref-filename="llvm..PPC..STXSDX">STXSDX</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSSPX" title='llvm::PPC::STXSSPX' data-ref="llvm::PPC::STXSSPX" data-ref-filename="llvm..PPC..STXSSPX">STXSSPX</a>,                    \</u></td></tr>
<tr><th id="161">161</th><td><u>        PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILLTOVSR_ST" title='llvm::PPC::SPILLTOVSR_ST' data-ref="llvm::PPC::SPILLTOVSR_ST" data-ref-filename="llvm..PPC..SPILLTOVSR_ST">SPILLTOVSR_ST</a>, NoInstr, NoInstr, NoInstr, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EVSTDD" title='llvm::PPC::EVSTDD' data-ref="llvm::PPC::EVSTDD" data-ref-filename="llvm..PPC..EVSTDD">EVSTDD</a>             \</u></td></tr>
<tr><th id="162">162</th><td><u>  }</u></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/Pwr9StoreOpcodes" data-ref="_M/Pwr9StoreOpcodes">Pwr9StoreOpcodes</dfn>                                                       \</u></td></tr>
<tr><th id="165">165</th><td><u>  {                                                                            \</u></td></tr>
<tr><th id="166">166</th><td><u>    PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STW" title='llvm::PPC::STW' data-ref="llvm::PPC::STW" data-ref-filename="llvm..PPC..STW">STW</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STD" title='llvm::PPC::STD' data-ref="llvm::PPC::STD" data-ref-filename="llvm..PPC..STD">STD</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFD" title='llvm::PPC::STFD' data-ref="llvm::PPC::STFD" data-ref-filename="llvm..PPC..STFD">STFD</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFS" title='llvm::PPC::STFS' data-ref="llvm::PPC::STFS" data-ref-filename="llvm..PPC..STFS">STFS</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILL_CR" title='llvm::PPC::SPILL_CR' data-ref="llvm::PPC::SPILL_CR" data-ref-filename="llvm..PPC..SPILL_CR">SPILL_CR</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILL_CRBIT" title='llvm::PPC::SPILL_CRBIT' data-ref="llvm::PPC::SPILL_CRBIT" data-ref-filename="llvm..PPC..SPILL_CRBIT">SPILL_CRBIT</a>, \</u></td></tr>
<tr><th id="167">167</th><td><u>        PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STVX" title='llvm::PPC::STVX' data-ref="llvm::PPC::STVX" data-ref-filename="llvm..PPC..STVX">STVX</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXV" title='llvm::PPC::STXV' data-ref="llvm::PPC::STXV" data-ref-filename="llvm..PPC..STXV">STXV</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFSTOREf64" title='llvm::PPC::DFSTOREf64' data-ref="llvm::PPC::DFSTOREf64" data-ref-filename="llvm..PPC..DFSTOREf64">DFSTOREf64</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFSTOREf32" title='llvm::PPC::DFSTOREf32' data-ref="llvm::PPC::DFSTOREf32" data-ref-filename="llvm..PPC..DFSTOREf32">DFSTOREf32</a>,                \</u></td></tr>
<tr><th id="168">168</th><td><u>        PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILLTOVSR_ST" title='llvm::PPC::SPILLTOVSR_ST' data-ref="llvm::PPC::SPILLTOVSR_ST" data-ref-filename="llvm..PPC..SPILLTOVSR_ST">SPILLTOVSR_ST</a>, NoInstr, NoInstr, NoInstr, NoInstr                 \</u></td></tr>
<tr><th id="169">169</th><td><u>  }</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/Pwr10StoreOpcodes" data-ref="_M/Pwr10StoreOpcodes">Pwr10StoreOpcodes</dfn>                                                      \</u></td></tr>
<tr><th id="172">172</th><td><u>  {                                                                            \</u></td></tr>
<tr><th id="173">173</th><td><u>    PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STW" title='llvm::PPC::STW' data-ref="llvm::PPC::STW" data-ref-filename="llvm..PPC..STW">STW</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STD" title='llvm::PPC::STD' data-ref="llvm::PPC::STD" data-ref-filename="llvm..PPC..STD">STD</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFD" title='llvm::PPC::STFD' data-ref="llvm::PPC::STFD" data-ref-filename="llvm..PPC..STFD">STFD</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFS" title='llvm::PPC::STFS' data-ref="llvm::PPC::STFS" data-ref-filename="llvm..PPC..STFS">STFS</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILL_CR" title='llvm::PPC::SPILL_CR' data-ref="llvm::PPC::SPILL_CR" data-ref-filename="llvm..PPC..SPILL_CR">SPILL_CR</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILL_CRBIT" title='llvm::PPC::SPILL_CRBIT' data-ref="llvm::PPC::SPILL_CRBIT" data-ref-filename="llvm..PPC..SPILL_CRBIT">SPILL_CRBIT</a>, \</u></td></tr>
<tr><th id="174">174</th><td><u>        PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STVX" title='llvm::PPC::STVX' data-ref="llvm::PPC::STVX" data-ref-filename="llvm..PPC..STVX">STVX</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXV" title='llvm::PPC::STXV' data-ref="llvm::PPC::STXV" data-ref-filename="llvm..PPC..STXV">STXV</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFSTOREf64" title='llvm::PPC::DFSTOREf64' data-ref="llvm::PPC::DFSTOREf64" data-ref-filename="llvm..PPC..DFSTOREf64">DFSTOREf64</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFSTOREf32" title='llvm::PPC::DFSTOREf32' data-ref="llvm::PPC::DFSTOREf32" data-ref-filename="llvm..PPC..DFSTOREf32">DFSTOREf32</a>,                \</u></td></tr>
<tr><th id="175">175</th><td><u>        PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILLTOVSR_ST" title='llvm::PPC::SPILLTOVSR_ST' data-ref="llvm::PPC::SPILLTOVSR_ST" data-ref-filename="llvm..PPC..SPILLTOVSR_ST">SPILLTOVSR_ST</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXVP" title='llvm::PPC::STXVP' data-ref="llvm::PPC::STXVP" data-ref-filename="llvm..PPC..STXVP">STXVP</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILL_ACC" title='llvm::PPC::SPILL_ACC' data-ref="llvm::PPC::SPILL_ACC" data-ref-filename="llvm..PPC..SPILL_ACC">SPILL_ACC</a>, PPC::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILL_UACC" title='llvm::PPC::SPILL_UACC' data-ref="llvm::PPC::SPILL_UACC" data-ref-filename="llvm..PPC..SPILL_UACC">SPILL_UACC</a>,       \</u></td></tr>
<tr><th id="176">176</th><td><u>        NoInstr                                                                \</u></td></tr>
<tr><th id="177">177</th><td><u>  }</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><i>// Initialize arrays for load and store spill opcodes on supported subtargets.</i></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/StoreOpcodesForSpill" data-ref="_M/StoreOpcodesForSpill">StoreOpcodesForSpill</dfn>                                                   \</u></td></tr>
<tr><th id="181">181</th><td><u>  { Pwr8StoreOpcodes, Pwr9StoreOpcodes, Pwr10StoreOpcodes }</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/LoadOpcodesForSpill" data-ref="_M/LoadOpcodesForSpill">LoadOpcodesForSpill</dfn>                                                    \</u></td></tr>
<tr><th id="183">183</th><td><u>  { Pwr8LoadOpcodes, Pwr9LoadOpcodes, Pwr10LoadOpcodes }</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><b>class</b> <dfn class="type" id="llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</dfn>;</td></tr>
<tr><th id="186">186</th><td><b>class</b> <dfn class="type def" id="llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</dfn> : <b>public</b> <a class="type" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPCGenInstrInfo" title='llvm::PPCGenInstrInfo' data-ref="llvm::PPCGenInstrInfo" data-ref-filename="llvm..PPCGenInstrInfo">PPCGenInstrInfo</a> {</td></tr>
<tr><th id="187">187</th><td>  <a class="type" href="#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="decl field" id="llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="188">188</th><td>  <em>const</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a> <dfn class="decl field" id="llvm::PPCInstrInfo::RI" title='llvm::PPCInstrInfo::RI' data-ref="llvm::PPCInstrInfo::RI" data-ref-filename="llvm..PPCInstrInfo..RI">RI</dfn>;</td></tr>
<tr><th id="189">189</th><td>  <em>const</em> <em>unsigned</em> <dfn class="decl field" id="llvm::PPCInstrInfo::StoreSpillOpcodesArray" title='llvm::PPCInstrInfo::StoreSpillOpcodesArray' data-ref="llvm::PPCInstrInfo::StoreSpillOpcodesArray" data-ref-filename="llvm..PPCInstrInfo..StoreSpillOpcodesArray">StoreSpillOpcodesArray</dfn>[<var>3</var>][<a class="enum" href="#llvm::SOK_LastOpcodeSpill" title='llvm::SOK_LastOpcodeSpill' data-ref="llvm::SOK_LastOpcodeSpill" data-ref-filename="llvm..SOK_LastOpcodeSpill">SOK_LastOpcodeSpill</a>] =</td></tr>
<tr><th id="190">190</th><td>      <a class="macro" href="#180" title="{ { PPC::STW, PPC::STD, PPC::STFD, PPC::STFS, PPC::SPILL_CR, PPC::SPILL_CRBIT, PPC::STVX, PPC::STXVD2X, PPC::STXSDX, PPC::STXSSPX, PPC::SPILLTOVSR_ST, PPC::INSTRUCTION_LIST_END, PPC::INSTRUCTION_LIST_END, PPC::INSTRUCTION_LIST_END, PPC::EVSTDD }, { PPC::STW, PPC::STD, PPC::STFD, PPC::STFS, PPC::SPILL_CR, PPC::SPILL_CRBIT, PPC::STVX, PPC::STXV, PPC::DFSTOREf64, PPC::DFSTOREf32, PPC::SPILLTOVSR_ST, PPC::INSTRUCTION_LIST_END, PPC::INSTRUCTION_LIST_END, PPC::INSTRUCTION_LIST_END, PPC::INSTRUCTION_LIST_END }, { PPC::STW, PPC::STD, PPC::STFD, PPC::STFS, PPC::SPILL_CR, PPC::SPILL_CRBIT, PPC::STVX, PPC::STXV, PPC::DFSTOREf64, PPC::DFSTOREf32, PPC::SPILLTOVSR_ST, PPC::STXVP, PPC::SPILL_ACC, PPC::SPILL_UACC, PPC::INSTRUCTION_LIST_END } }" data-ref="_M/StoreOpcodesForSpill">StoreOpcodesForSpill</a>;</td></tr>
<tr><th id="191">191</th><td>  <em>const</em> <em>unsigned</em> <dfn class="decl field" id="llvm::PPCInstrInfo::LoadSpillOpcodesArray" title='llvm::PPCInstrInfo::LoadSpillOpcodesArray' data-ref="llvm::PPCInstrInfo::LoadSpillOpcodesArray" data-ref-filename="llvm..PPCInstrInfo..LoadSpillOpcodesArray">LoadSpillOpcodesArray</dfn>[<var>3</var>][<a class="enum" href="#llvm::SOK_LastOpcodeSpill" title='llvm::SOK_LastOpcodeSpill' data-ref="llvm::SOK_LastOpcodeSpill" data-ref-filename="llvm..SOK_LastOpcodeSpill">SOK_LastOpcodeSpill</a>] =</td></tr>
<tr><th id="192">192</th><td>      <a class="macro" href="#182" title="{ { PPC::LWZ, PPC::LD, PPC::LFD, PPC::LFS, PPC::RESTORE_CR, PPC::RESTORE_CRBIT, PPC::LVX, PPC::LXVD2X, PPC::LXSDX, PPC::LXSSPX, PPC::SPILLTOVSR_LD, PPC::INSTRUCTION_LIST_END, PPC::INSTRUCTION_LIST_END, PPC::INSTRUCTION_LIST_END, PPC::EVLDD }, { PPC::LWZ, PPC::LD, PPC::LFD, PPC::LFS, PPC::RESTORE_CR, PPC::RESTORE_CRBIT, PPC::LVX, PPC::LXV, PPC::DFLOADf64, PPC::DFLOADf32, PPC::SPILLTOVSR_LD, PPC::INSTRUCTION_LIST_END, PPC::INSTRUCTION_LIST_END, PPC::INSTRUCTION_LIST_END, PPC::INSTRUCTION_LIST_END }, { PPC::LWZ, PPC::LD, PPC::LFD, PPC::LFS, PPC::RESTORE_CR, PPC::RESTORE_CRBIT, PPC::LVX, PPC::LXV, PPC::DFLOADf64, PPC::DFLOADf32, PPC::SPILLTOVSR_LD, PPC::LXVP, PPC::RESTORE_ACC, PPC::RESTORE_UACC, PPC::INSTRUCTION_LIST_END } }" data-ref="_M/LoadOpcodesForSpill">LoadOpcodesForSpill</a>;</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo19StoreRegToStackSlotERNS_15MachineFunctionEjbiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE" title='llvm::PPCInstrInfo::StoreRegToStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo19StoreRegToStackSlotERNS_15MachineFunctionEjbiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE" data-ref-filename="_ZNK4llvm12PPCInstrInfo19StoreRegToStackSlotERNS_15MachineFunctionEjbiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE">StoreRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="65MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="65MF" data-ref-filename="65MF">MF</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="66SrcReg" title='SrcReg' data-type='unsigned int' data-ref="66SrcReg" data-ref-filename="66SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col7 decl" id="67isKill" title='isKill' data-type='bool' data-ref="67isKill" data-ref-filename="67isKill">isKill</dfn>,</td></tr>
<tr><th id="195">195</th><td>                           <em>int</em> <dfn class="local col8 decl" id="68FrameIdx" title='FrameIdx' data-type='int' data-ref="68FrameIdx" data-ref-filename="68FrameIdx">FrameIdx</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="69RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="69RC" data-ref-filename="69RC">RC</dfn>,</td></tr>
<tr><th id="196">196</th><td>                           <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col0 decl" id="70NewMIs" title='NewMIs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="70NewMIs" data-ref-filename="70NewMIs">NewMIs</dfn>) <em>const</em>;</td></tr>
<tr><th id="197">197</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo20LoadRegFromStackSlotERNS_15MachineFunctionERKNS_8DebugLocEjiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE" title='llvm::PPCInstrInfo::LoadRegFromStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo20LoadRegFromStackSlotERNS_15MachineFunctionERKNS_8DebugLocEjiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE" data-ref-filename="_ZNK4llvm12PPCInstrInfo20LoadRegFromStackSlotERNS_15MachineFunctionERKNS_8DebugLocEjiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE">LoadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="71MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="71MF" data-ref-filename="71MF">MF</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="72DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="72DL" data-ref-filename="72DL">DL</dfn>,</td></tr>
<tr><th id="198">198</th><td>                            <em>unsigned</em> <dfn class="local col3 decl" id="73DestReg" title='DestReg' data-type='unsigned int' data-ref="73DestReg" data-ref-filename="73DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col4 decl" id="74FrameIdx" title='FrameIdx' data-type='int' data-ref="74FrameIdx" data-ref-filename="74FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="199">199</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="75RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="75RC" data-ref-filename="75RC">RC</dfn>,</td></tr>
<tr><th id="200">200</th><td>                            <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col6 decl" id="76NewMIs" title='NewMIs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="76NewMIs" data-ref-filename="76NewMIs">NewMIs</dfn>) <em>const</em>;</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <i>// Replace the instruction with single LI if possible. \p DefMI must be LI or</i></td></tr>
<tr><th id="203">203</th><td><i>  // LI8.</i></td></tr>
<tr><th id="204">204</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo12simplifyToLIERNS_12MachineInstrES2_jPPS1_" title='llvm::PPCInstrInfo::simplifyToLI' data-ref="_ZNK4llvm12PPCInstrInfo12simplifyToLIERNS_12MachineInstrES2_jPPS1_" data-ref-filename="_ZNK4llvm12PPCInstrInfo12simplifyToLIERNS_12MachineInstrES2_jPPS1_">simplifyToLI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="77MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="77MI" data-ref-filename="77MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="78DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="78DefMI" data-ref-filename="78DefMI">DefMI</dfn>,</td></tr>
<tr><th id="205">205</th><td>                    <em>unsigned</em> <dfn class="local col9 decl" id="79OpNoForForwarding" title='OpNoForForwarding' data-type='unsigned int' data-ref="79OpNoForForwarding" data-ref-filename="79OpNoForForwarding">OpNoForForwarding</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> **<dfn class="local col0 decl" id="80KilledDef" title='KilledDef' data-type='llvm::MachineInstr **' data-ref="80KilledDef" data-ref-filename="80KilledDef">KilledDef</dfn>) <em>const</em>;</td></tr>
<tr><th id="206">206</th><td>  <i>// If the inst is imm-form and its register operand is produced by a ADDI, put</i></td></tr>
<tr><th id="207">207</th><td><i>  // the imm into the inst directly and remove the ADDI if possible.</i></td></tr>
<tr><th id="208">208</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo29transformToNewImmFormFedByAddERNS_12MachineInstrES2_j" title='llvm::PPCInstrInfo::transformToNewImmFormFedByAdd' data-ref="_ZNK4llvm12PPCInstrInfo29transformToNewImmFormFedByAddERNS_12MachineInstrES2_j" data-ref-filename="_ZNK4llvm12PPCInstrInfo29transformToNewImmFormFedByAddERNS_12MachineInstrES2_j">transformToNewImmFormFedByAdd</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="81MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="81MI" data-ref-filename="81MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="82DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="82DefMI" data-ref-filename="82DefMI">DefMI</dfn>,</td></tr>
<tr><th id="209">209</th><td>                                     <em>unsigned</em> <dfn class="local col3 decl" id="83OpNoForForwarding" title='OpNoForForwarding' data-type='unsigned int' data-ref="83OpNoForForwarding" data-ref-filename="83OpNoForForwarding">OpNoForForwarding</dfn>) <em>const</em>;</td></tr>
<tr><th id="210">210</th><td>  <i>// If the inst is x-form and has imm-form and one of its operand is produced</i></td></tr>
<tr><th id="211">211</th><td><i>  // by a LI, put the imm into the inst directly and remove the LI if possible.</i></td></tr>
<tr><th id="212">212</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo25transformToImmFormFedByLIERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_" title='llvm::PPCInstrInfo::transformToImmFormFedByLI' data-ref="_ZNK4llvm12PPCInstrInfo25transformToImmFormFedByLIERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_" data-ref-filename="_ZNK4llvm12PPCInstrInfo25transformToImmFormFedByLIERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_">transformToImmFormFedByLI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="84MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="84MI" data-ref-filename="84MI">MI</dfn>, <em>const</em> <a class="type" href="#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo" data-ref-filename="llvm..ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col5 decl" id="85III" title='III' data-type='const llvm::ImmInstrInfo &amp;' data-ref="85III" data-ref-filename="85III">III</dfn>,</td></tr>
<tr><th id="213">213</th><td>                                 <em>unsigned</em> <dfn class="local col6 decl" id="86ConstantOpNo" title='ConstantOpNo' data-type='unsigned int' data-ref="86ConstantOpNo" data-ref-filename="86ConstantOpNo">ConstantOpNo</dfn>,</td></tr>
<tr><th id="214">214</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="87DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="87DefMI" data-ref-filename="87DefMI">DefMI</dfn>) <em>const</em>;</td></tr>
<tr><th id="215">215</th><td>  <i>// If the inst is x-form and has imm-form and one of its operand is produced</i></td></tr>
<tr><th id="216">216</th><td><i>  // by an add-immediate, try to transform it when possible.</i></td></tr>
<tr><th id="217">217</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo26transformToImmFormFedByAddERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_b" title='llvm::PPCInstrInfo::transformToImmFormFedByAdd' data-ref="_ZNK4llvm12PPCInstrInfo26transformToImmFormFedByAddERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_b" data-ref-filename="_ZNK4llvm12PPCInstrInfo26transformToImmFormFedByAddERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_b">transformToImmFormFedByAdd</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="88MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="88MI" data-ref-filename="88MI">MI</dfn>, <em>const</em> <a class="type" href="#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo" data-ref-filename="llvm..ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col9 decl" id="89III" title='III' data-type='const llvm::ImmInstrInfo &amp;' data-ref="89III" data-ref-filename="89III">III</dfn>,</td></tr>
<tr><th id="218">218</th><td>                                  <em>unsigned</em> <dfn class="local col0 decl" id="90ConstantOpNo" title='ConstantOpNo' data-type='unsigned int' data-ref="90ConstantOpNo" data-ref-filename="90ConstantOpNo">ConstantOpNo</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="91DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="91DefMI" data-ref-filename="91DefMI">DefMI</dfn>,</td></tr>
<tr><th id="219">219</th><td>                                  <em>bool</em> <dfn class="local col2 decl" id="92KillDefMI" title='KillDefMI' data-type='bool' data-ref="92KillDefMI" data-ref-filename="92KillDefMI">KillDefMI</dfn>) <em>const</em>;</td></tr>
<tr><th id="220">220</th><td>  <i>// Try to find that, if the instruction 'MI' contains any operand that</i></td></tr>
<tr><th id="221">221</th><td><i>  // could be forwarded from some inst that feeds it. If yes, return the</i></td></tr>
<tr><th id="222">222</th><td><i>  // Def of that operand. And OpNoForForwarding is the operand index in</i></td></tr>
<tr><th id="223">223</th><td><i>  // the 'MI' for that 'Def'. If we see another use of this Def between</i></td></tr>
<tr><th id="224">224</th><td><i>  // the Def and the MI, SeenIntermediateUse becomes 'true'.</i></td></tr>
<tr><th id="225">225</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo18getForwardingDefMIERNS_12MachineInstrERjRb" title='llvm::PPCInstrInfo::getForwardingDefMI' data-ref="_ZNK4llvm12PPCInstrInfo18getForwardingDefMIERNS_12MachineInstrERjRb" data-ref-filename="_ZNK4llvm12PPCInstrInfo18getForwardingDefMIERNS_12MachineInstrERjRb">getForwardingDefMI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="93MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="93MI" data-ref-filename="93MI">MI</dfn>,</td></tr>
<tr><th id="226">226</th><td>                                   <em>unsigned</em> &amp;<dfn class="local col4 decl" id="94OpNoForForwarding" title='OpNoForForwarding' data-type='unsigned int &amp;' data-ref="94OpNoForForwarding" data-ref-filename="94OpNoForForwarding">OpNoForForwarding</dfn>,</td></tr>
<tr><th id="227">227</th><td>                                   <em>bool</em> &amp;<dfn class="local col5 decl" id="95SeenIntermediateUse" title='SeenIntermediateUse' data-type='bool &amp;' data-ref="95SeenIntermediateUse" data-ref-filename="95SeenIntermediateUse">SeenIntermediateUse</dfn>) <em>const</em>;</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <i>// Can the user MI have it's source at index \p OpNoForForwarding</i></td></tr>
<tr><th id="230">230</th><td><i>  // forwarded from an add-immediate that feeds it?</i></td></tr>
<tr><th id="231">231</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo27isUseMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoEj" title='llvm::PPCInstrInfo::isUseMIElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo27isUseMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo27isUseMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoEj">isUseMIElgibleForForwarding</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="96MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="96MI" data-ref-filename="96MI">MI</dfn>, <em>const</em> <a class="type" href="#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo" data-ref-filename="llvm..ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col7 decl" id="97III" title='III' data-type='const llvm::ImmInstrInfo &amp;' data-ref="97III" data-ref-filename="97III">III</dfn>,</td></tr>
<tr><th id="232">232</th><td>                                   <em>unsigned</em> <dfn class="local col8 decl" id="98OpNoForForwarding" title='OpNoForForwarding' data-type='unsigned int' data-ref="98OpNoForForwarding" data-ref-filename="98OpNoForForwarding">OpNoForForwarding</dfn>) <em>const</em>;</td></tr>
<tr><th id="233">233</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo27isDefMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoERPNS_14MachineOperandES8_" title='llvm::PPCInstrInfo::isDefMIElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo27isDefMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoERPNS_14MachineOperandES8_" data-ref-filename="_ZNK4llvm12PPCInstrInfo27isDefMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoERPNS_14MachineOperandES8_">isDefMIElgibleForForwarding</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="99DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="99DefMI" data-ref-filename="99DefMI">DefMI</dfn>,</td></tr>
<tr><th id="234">234</th><td>                                   <em>const</em> <a class="type" href="#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo" data-ref-filename="llvm..ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col0 decl" id="100III" title='III' data-type='const llvm::ImmInstrInfo &amp;' data-ref="100III" data-ref-filename="100III">III</dfn>,</td></tr>
<tr><th id="235">235</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&amp;<dfn class="local col1 decl" id="101ImmMO" title='ImmMO' data-type='llvm::MachineOperand *&amp;' data-ref="101ImmMO" data-ref-filename="101ImmMO">ImmMO</dfn>,</td></tr>
<tr><th id="236">236</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&amp;<dfn class="local col2 decl" id="102RegMO" title='RegMO' data-type='llvm::MachineOperand *&amp;' data-ref="102RegMO" data-ref-filename="102RegMO">RegMO</dfn>) <em>const</em>;</td></tr>
<tr><th id="237">237</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo25isImmElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrERKNS_12ImmInstrInfoERll" title='llvm::PPCInstrInfo::isImmElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo25isImmElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrERKNS_12ImmInstrInfoERll" data-ref-filename="_ZNK4llvm12PPCInstrInfo25isImmElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrERKNS_12ImmInstrInfoERll">isImmElgibleForForwarding</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="103ImmMO" title='ImmMO' data-type='const llvm::MachineOperand &amp;' data-ref="103ImmMO" data-ref-filename="103ImmMO">ImmMO</dfn>,</td></tr>
<tr><th id="238">238</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="104DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="104DefMI" data-ref-filename="104DefMI">DefMI</dfn>,</td></tr>
<tr><th id="239">239</th><td>                                 <em>const</em> <a class="type" href="#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo" data-ref-filename="llvm..ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col5 decl" id="105III" title='III' data-type='const llvm::ImmInstrInfo &amp;' data-ref="105III" data-ref-filename="105III">III</dfn>,</td></tr>
<tr><th id="240">240</th><td>                                 <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col6 decl" id="106Imm" title='Imm' data-type='int64_t &amp;' data-ref="106Imm" data-ref-filename="106Imm">Imm</dfn>,</td></tr>
<tr><th id="241">241</th><td>                                 <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="107BaseImm" title='BaseImm' data-type='int64_t' data-ref="107BaseImm" data-ref-filename="107BaseImm">BaseImm</dfn> = <var>0</var>) <em>const</em>;</td></tr>
<tr><th id="242">242</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo25isRegElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrES6_bRb" title='llvm::PPCInstrInfo::isRegElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo25isRegElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrES6_bRb" data-ref-filename="_ZNK4llvm12PPCInstrInfo25isRegElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrES6_bRb">isRegElgibleForForwarding</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="108RegMO" title='RegMO' data-type='const llvm::MachineOperand &amp;' data-ref="108RegMO" data-ref-filename="108RegMO">RegMO</dfn>,</td></tr>
<tr><th id="243">243</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="109DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="109DefMI" data-ref-filename="109DefMI">DefMI</dfn>,</td></tr>
<tr><th id="244">244</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="110MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="110MI" data-ref-filename="110MI">MI</dfn>, <em>bool</em> <dfn class="local col1 decl" id="111KillDefMI" title='KillDefMI' data-type='bool' data-ref="111KillDefMI" data-ref-filename="111KillDefMI">KillDefMI</dfn>,</td></tr>
<tr><th id="245">245</th><td>                                 <em>bool</em> &amp;<dfn class="local col2 decl" id="112IsFwdFeederRegKilled" title='IsFwdFeederRegKilled' data-type='bool &amp;' data-ref="112IsFwdFeederRegKilled" data-ref-filename="112IsFwdFeederRegKilled">IsFwdFeederRegKilled</dfn>) <em>const</em>;</td></tr>
<tr><th id="246">246</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo14getSpillTargetEv" title='llvm::PPCInstrInfo::getSpillTarget' data-ref="_ZNK4llvm12PPCInstrInfo14getSpillTargetEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo14getSpillTargetEv">getSpillTarget</dfn>() <em>const</em>;</td></tr>
<tr><th id="247">247</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo28getStoreOpcodesForSpillArrayEv" title='llvm::PPCInstrInfo::getStoreOpcodesForSpillArray' data-ref="_ZNK4llvm12PPCInstrInfo28getStoreOpcodesForSpillArrayEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo28getStoreOpcodesForSpillArrayEv">getStoreOpcodesForSpillArray</dfn>() <em>const</em>;</td></tr>
<tr><th id="248">248</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo27getLoadOpcodesForSpillArrayEv" title='llvm::PPCInstrInfo::getLoadOpcodesForSpillArray' data-ref="_ZNK4llvm12PPCInstrInfo27getLoadOpcodesForSpillArrayEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo27getLoadOpcodesForSpillArrayEv">getLoadOpcodesForSpillArray</dfn>() <em>const</em>;</td></tr>
<tr><th id="249">249</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo13getSpillIndexEPKNS_19TargetRegisterClassE" title='llvm::PPCInstrInfo::getSpillIndex' data-ref="_ZNK4llvm12PPCInstrInfo13getSpillIndexEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm12PPCInstrInfo13getSpillIndexEPKNS_19TargetRegisterClassE">getSpillIndex</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="113RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="113RC" data-ref-filename="113RC">RC</dfn>) <em>const</em>;</td></tr>
<tr><th id="250">250</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo15getFMAOpIdxInfoEj" title='llvm::PPCInstrInfo::getFMAOpIdxInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getFMAOpIdxInfoEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getFMAOpIdxInfoEj">getFMAOpIdxInfo</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="114Opcode" title='Opcode' data-type='unsigned int' data-ref="114Opcode" data-ref-filename="114Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="251">251</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapInf9768189" title='llvm::PPCInstrInfo::reassociateFMA' data-ref="_ZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapInf9768189" data-ref-filename="_ZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapInf9768189">reassociateFMA</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="115Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="115Root" data-ref-filename="115Root">Root</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a> <dfn class="local col6 decl" id="116Pattern" title='Pattern' data-type='llvm::MachineCombinerPattern' data-ref="116Pattern" data-ref-filename="116Pattern">Pattern</dfn>,</td></tr>
<tr><th id="252">252</th><td>                      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col7 decl" id="117InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="117InsInstrs" data-ref-filename="117InsInstrs">InsInstrs</dfn>,</td></tr>
<tr><th id="253">253</th><td>                      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col8 decl" id="118DelInstrs" title='DelInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="118DelInstrs" data-ref-filename="118DelInstrs">DelInstrs</dfn>,</td></tr>
<tr><th id="254">254</th><td>                      <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="119InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-type='DenseMap&lt;unsigned int, unsigned int&gt; &amp;' data-ref="119InstrIdxForVirtReg" data-ref-filename="119InstrIdxForVirtReg">InstrIdxForVirtReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="255">255</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo22isLoadFromConstantPoolEPNS_12MachineInstrE" title='llvm::PPCInstrInfo::isLoadFromConstantPool' data-ref="_ZNK4llvm12PPCInstrInfo22isLoadFromConstantPoolEPNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo22isLoadFromConstantPoolEPNS_12MachineInstrE">isLoadFromConstantPool</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="120I" title='I' data-type='llvm::MachineInstr *' data-ref="120I" data-ref-filename="120I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="256">256</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a></td></tr>
<tr><th id="257">257</th><td>  <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo23generateLoadForNewConstEjPNS_12MachineInstrEPNS_4TypeERNS_15SmallVectorImplIS2_EE" title='llvm::PPCInstrInfo::generateLoadForNewConst' data-ref="_ZNK4llvm12PPCInstrInfo23generateLoadForNewConstEjPNS_12MachineInstrEPNS_4TypeERNS_15SmallVectorImplIS2_EE" data-ref-filename="_ZNK4llvm12PPCInstrInfo23generateLoadForNewConstEjPNS_12MachineInstrEPNS_4TypeERNS_15SmallVectorImplIS2_EE">generateLoadForNewConst</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="121Idx" title='Idx' data-type='unsigned int' data-ref="121Idx" data-ref-filename="121Idx">Idx</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="122MI" title='MI' data-type='llvm::MachineInstr *' data-ref="122MI" data-ref-filename="122MI">MI</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col3 decl" id="123Ty" title='Ty' data-type='llvm::Type *' data-ref="123Ty" data-ref-filename="123Ty">Ty</dfn>,</td></tr>
<tr><th id="258">258</th><td>                          <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col4 decl" id="124InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="124InsInstrs" data-ref-filename="124InsInstrs">InsInstrs</dfn>) <em>const</em>;</td></tr>
<tr><th id="259">259</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a> *<dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo27getConstantFromConstantPoolEPNS_12MachineInstrE" title='llvm::PPCInstrInfo::getConstantFromConstantPool' data-ref="_ZNK4llvm12PPCInstrInfo27getConstantFromConstantPoolEPNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo27getConstantFromConstantPoolEPNS_12MachineInstrE">getConstantFromConstantPool</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="125I" title='I' data-type='llvm::MachineInstr *' data-ref="125I" data-ref-filename="125I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="260">260</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl fn" id="_ZN4llvm12PPCInstrInfo6anchorEv" title='llvm::PPCInstrInfo::anchor' data-ref="_ZN4llvm12PPCInstrInfo6anchorEv" data-ref-filename="_ZN4llvm12PPCInstrInfo6anchorEv">anchor</dfn>();</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><b>protected</b>:</td></tr>
<tr><th id="263">263</th><td>  <i class="doc">/// Commutes the operands in the given instruction.</i></td></tr>
<tr><th id="264">264</th><td><i class="doc">  /// The commutable operands are specified by their indices OpIdx1 and OpIdx2.</i></td></tr>
<tr><th id="265">265</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="266">266</th><td><i class="doc">  /// Do not call this method for a non-commutable instruction or for</i></td></tr>
<tr><th id="267">267</th><td><i class="doc">  /// non-commutable pair of operand indices OpIdx1 and OpIdx2.</i></td></tr>
<tr><th id="268">268</th><td><i class="doc">  /// Even though the instruction is commutable, the method may still</i></td></tr>
<tr><th id="269">269</th><td><i class="doc">  /// fail to commute the operands, null pointer is returned in such cases.</i></td></tr>
<tr><th id="270">270</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="271">271</th><td><i class="doc">  /// For example, we can commute rlwimi instructions, but only if the</i></td></tr>
<tr><th id="272">272</th><td><i class="doc">  /// rotate amt is zero.  We also have to munge the immediates a bit.</i></td></tr>
<tr><th id="273">273</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::PPCInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm12PPCInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm12PPCInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="126MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="126MI" data-ref-filename="126MI">MI</dfn>, <em>bool</em> <dfn class="local col7 decl" id="127NewMI" title='NewMI' data-type='bool' data-ref="127NewMI" data-ref-filename="127NewMI">NewMI</dfn>,</td></tr>
<tr><th id="274">274</th><td>                                       <em>unsigned</em> <dfn class="local col8 decl" id="128OpIdx1" title='OpIdx1' data-type='unsigned int' data-ref="128OpIdx1" data-ref-filename="128OpIdx1">OpIdx1</dfn>,</td></tr>
<tr><th id="275">275</th><td>                                       <em>unsigned</em> <dfn class="local col9 decl" id="129OpIdx2" title='OpIdx2' data-type='unsigned int' data-ref="129OpIdx2" data-ref-filename="129OpIdx2">OpIdx2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td><b>public</b>:</td></tr>
<tr><th id="278">278</th><td>  <b>explicit</b> <dfn class="decl fn" id="_ZN4llvm12PPCInstrInfoC1ERNS_12PPCSubtargetE" title='llvm::PPCInstrInfo::PPCInstrInfo' data-ref="_ZN4llvm12PPCInstrInfoC1ERNS_12PPCSubtargetE" data-ref-filename="_ZN4llvm12PPCInstrInfoC1ERNS_12PPCSubtargetE">PPCInstrInfo</dfn>(<a class="type" href="#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col0 decl" id="130STI" title='STI' data-type='llvm::PPCSubtarget &amp;' data-ref="130STI" data-ref-filename="130STI">STI</dfn>);</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <i class="doc">/// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</i></td></tr>
<tr><th id="281">281</th><td><i class="doc">  /// such, whenever a client has an instance of instruction info, it should</i></td></tr>
<tr><th id="282">282</th><td><i class="doc">  /// always be able to get register info as well (through this method).</i></td></tr>
<tr><th id="283">283</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="284">284</th><td>  <em>const</em> <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a> &amp;<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" title='llvm::PPCInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> { <b>return</b> <a class="member field" href="#llvm::PPCInstrInfo::RI" title='llvm::PPCInstrInfo::RI' data-ref="llvm::PPCInstrInfo::RI" data-ref-filename="llvm..PPCInstrInfo..RI">RI</a>; }</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo12isXFormMemOpEj" title='llvm::PPCInstrInfo::isXFormMemOp' data-ref="_ZNK4llvm12PPCInstrInfo12isXFormMemOpEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo12isXFormMemOpEj">isXFormMemOp</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="131Opcode" title='Opcode' data-type='unsigned int' data-ref="131Opcode" data-ref-filename="131Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="287">287</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#131Opcode" title='Opcode' data-ref="131Opcode" data-ref-filename="131Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">PPCII::</span><a class="enum" href="#llvm::PPCII::XFormMemOp" title='llvm::PPCII::XFormMemOp' data-ref="llvm::PPCII::XFormMemOp" data-ref-filename="llvm..PPCII..XFormMemOp">XFormMemOp</a>;</td></tr>
<tr><th id="288">288</th><td>  }</td></tr>
<tr><th id="289">289</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo10isPrefixedEj" title='llvm::PPCInstrInfo::isPrefixed' data-ref="_ZNK4llvm12PPCInstrInfo10isPrefixedEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo10isPrefixedEj">isPrefixed</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="132Opcode" title='Opcode' data-type='unsigned int' data-ref="132Opcode" data-ref-filename="132Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="290">290</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#132Opcode" title='Opcode' data-ref="132Opcode" data-ref-filename="132Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">PPCII::</span><a class="enum" href="#llvm::PPCII::Prefixed" title='llvm::PPCII::Prefixed' data-ref="llvm::PPCII::Prefixed" data-ref-filename="llvm..PPCII..Prefixed">Prefixed</a>;</td></tr>
<tr><th id="291">291</th><td>  }</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm12PPCInstrInfo22isSameClassPhysRegCopyEj" title='llvm::PPCInstrInfo::isSameClassPhysRegCopy' data-ref="_ZN4llvm12PPCInstrInfo22isSameClassPhysRegCopyEj" data-ref-filename="_ZN4llvm12PPCInstrInfo22isSameClassPhysRegCopyEj">isSameClassPhysRegCopy</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="133Opcode" title='Opcode' data-type='unsigned int' data-ref="133Opcode" data-ref-filename="133Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="294">294</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="134CopyOpcodes" title='CopyOpcodes' data-type='unsigned int [11]' data-ref="134CopyOpcodes" data-ref-filename="134CopyOpcodes">CopyOpcodes</dfn>[] = {<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::OR" title='llvm::PPC::OR' data-ref="llvm::PPC::OR" data-ref-filename="llvm..PPC..OR">OR</a>,        <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::OR8" title='llvm::PPC::OR8' data-ref="llvm::PPC::OR8" data-ref-filename="llvm..PPC..OR8">OR8</a>,   <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::FMR" title='llvm::PPC::FMR' data-ref="llvm::PPC::FMR" data-ref-filename="llvm..PPC..FMR">FMR</a>,</td></tr>
<tr><th id="295">295</th><td>                              <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::VOR" title='llvm::PPC::VOR' data-ref="llvm::PPC::VOR" data-ref-filename="llvm..PPC..VOR">VOR</a>,       <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXLOR" title='llvm::PPC::XXLOR' data-ref="llvm::PPC::XXLOR" data-ref-filename="llvm..PPC..XXLOR">XXLOR</a>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXLORf" title='llvm::PPC::XXLORf' data-ref="llvm::PPC::XXLORf" data-ref-filename="llvm..PPC..XXLORf">XXLORf</a>,</td></tr>
<tr><th id="296">296</th><td>                              <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XSCPSGNDP" title='llvm::PPC::XSCPSGNDP' data-ref="llvm::PPC::XSCPSGNDP" data-ref-filename="llvm..PPC..XSCPSGNDP">XSCPSGNDP</a>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MCRF" title='llvm::PPC::MCRF' data-ref="llvm::PPC::MCRF" data-ref-filename="llvm..PPC..MCRF">MCRF</a>,  <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CROR" title='llvm::PPC::CROR' data-ref="llvm::PPC::CROR" data-ref-filename="llvm..PPC..CROR">CROR</a>,</td></tr>
<tr><th id="297">297</th><td>                              <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EVOR" title='llvm::PPC::EVOR' data-ref="llvm::PPC::EVOR" data-ref-filename="llvm..PPC..EVOR">EVOR</a>,      -<var>1U</var>};</td></tr>
<tr><th id="298">298</th><td>    <b>for</b> (<em>int</em> <dfn class="local col5 decl" id="135i" title='i' data-type='int' data-ref="135i" data-ref-filename="135i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#134CopyOpcodes" title='CopyOpcodes' data-ref="134CopyOpcodes" data-ref-filename="134CopyOpcodes">CopyOpcodes</a>[<a class="local col5 ref" href="#135i" title='i' data-ref="135i" data-ref-filename="135i">i</a>] != -<var>1U</var>; <a class="local col5 ref" href="#135i" title='i' data-ref="135i" data-ref-filename="135i">i</a>++)</td></tr>
<tr><th id="299">299</th><td>      <b>if</b> (<a class="local col3 ref" href="#133Opcode" title='Opcode' data-ref="133Opcode" data-ref-filename="133Opcode">Opcode</a> == <a class="local col4 ref" href="#134CopyOpcodes" title='CopyOpcodes' data-ref="134CopyOpcodes" data-ref-filename="134CopyOpcodes">CopyOpcodes</a>[<a class="local col5 ref" href="#135i" title='i' data-ref="135i" data-ref-filename="135i">i</a>])</td></tr>
<tr><th id="300">300</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="301">301</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="302">302</th><td>  }</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer" data-ref-filename="llvm..ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="305">305</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE" title='llvm::PPCInstrInfo::CreateTargetHazardRecognizer' data-ref="_ZNK4llvm12PPCInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE" data-ref-filename="_ZNK4llvm12PPCInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE">CreateTargetHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo" data-ref-filename="llvm..TargetSubtargetInfo">TargetSubtargetInfo</a> *<dfn class="local col6 decl" id="136STI" title='STI' data-type='const llvm::TargetSubtargetInfo *' data-ref="136STI" data-ref-filename="136STI">STI</dfn>,</td></tr>
<tr><th id="306">306</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG" data-ref-filename="llvm..ScheduleDAG">ScheduleDAG</a> *<dfn class="local col7 decl" id="137DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="137DAG" data-ref-filename="137DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="307">307</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer" data-ref-filename="llvm..ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="308">308</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::PPCInstrInfo::CreateTargetPostRAHazardRecognizer' data-ref="_ZNK4llvm12PPCInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" data-ref-filename="_ZNK4llvm12PPCInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetPostRAHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col8 decl" id="138II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="138II" data-ref-filename="138II">II</dfn>,</td></tr>
<tr><th id="309">309</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG" data-ref-filename="llvm..ScheduleDAG">ScheduleDAG</a> *<dfn class="local col9 decl" id="139DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="139DAG" data-ref-filename="139DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::PPCInstrInfo::getInstrLatency' data-ref="_ZNK4llvm12PPCInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col0 decl" id="140ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="140ItinData" data-ref-filename="140ItinData">ItinData</dfn>,</td></tr>
<tr><th id="312">312</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="141MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="141MI" data-ref-filename="141MI">MI</dfn>,</td></tr>
<tr><th id="313">313</th><td>                           <em>unsigned</em> *<dfn class="local col2 decl" id="142PredCost" title='PredCost' data-type='unsigned int *' data-ref="142PredCost" data-ref-filename="142PredCost">PredCost</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>  <em>int</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j" title='llvm::PPCInstrInfo::getOperandLatency' data-ref="_ZNK4llvm12PPCInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j" data-ref-filename="_ZNK4llvm12PPCInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col3 decl" id="143ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="143ItinData" data-ref-filename="143ItinData">ItinData</dfn>,</td></tr>
<tr><th id="316">316</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="144DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="144DefMI" data-ref-filename="144DefMI">DefMI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="145DefIdx" title='DefIdx' data-type='unsigned int' data-ref="145DefIdx" data-ref-filename="145DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="317">317</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="146UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="146UseMI" data-ref-filename="146UseMI">UseMI</dfn>,</td></tr>
<tr><th id="318">318</th><td>                        <em>unsigned</em> <dfn class="local col7 decl" id="147UseIdx" title='UseIdx' data-type='unsigned int' data-ref="147UseIdx" data-ref-filename="147UseIdx">UseIdx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="319">319</th><td>  <em>int</em> <dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j" title='llvm::PPCInstrInfo::getOperandLatency' data-ref="_ZNK4llvm12PPCInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j" data-ref-filename="_ZNK4llvm12PPCInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col8 decl" id="148ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="148ItinData" data-ref-filename="148ItinData">ItinData</dfn>,</td></tr>
<tr><th id="320">320</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col9 decl" id="149DefNode" title='DefNode' data-type='llvm::SDNode *' data-ref="149DefNode" data-ref-filename="149DefNode">DefNode</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="150DefIdx" title='DefIdx' data-type='unsigned int' data-ref="150DefIdx" data-ref-filename="150DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="321">321</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col1 decl" id="151UseNode" title='UseNode' data-type='llvm::SDNode *' data-ref="151UseNode" data-ref-filename="151UseNode">UseNode</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="152UseIdx" title='UseIdx' data-type='unsigned int' data-ref="152UseIdx" data-ref-filename="152UseIdx">UseIdx</dfn>) <em>const</em> override {</td></tr>
<tr><th id="322">322</th><td>    <b>return</b> <a class="type" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPCGenInstrInfo" title='llvm::PPCGenInstrInfo' data-ref="llvm::PPCGenInstrInfo" data-ref-filename="llvm..PPCGenInstrInfo">PPCGenInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j" title='llvm::TargetInstrInfo::getOperandLatency' data-ref="_ZNK4llvm15TargetInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j" data-ref-filename="_ZNK4llvm15TargetInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j">getOperandLatency</a>(<a class="local col8 ref" href="#148ItinData" title='ItinData' data-ref="148ItinData" data-ref-filename="148ItinData">ItinData</a>, <a class="local col9 ref" href="#149DefNode" title='DefNode' data-ref="149DefNode" data-ref-filename="149DefNode">DefNode</a>, <a class="local col0 ref" href="#150DefIdx" title='DefIdx' data-ref="150DefIdx" data-ref-filename="150DefIdx">DefIdx</a>,</td></tr>
<tr><th id="323">323</th><td>                                              <a class="local col1 ref" href="#151UseNode" title='UseNode' data-ref="151UseNode" data-ref-filename="151UseNode">UseNode</a>, <a class="local col2 ref" href="#152UseIdx" title='UseIdx' data-ref="152UseIdx" data-ref-filename="152UseIdx">UseIdx</a>);</td></tr>
<tr><th id="324">324</th><td>  }</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj" title='llvm::PPCInstrInfo::hasLowDefLatency' data-ref="_ZNK4llvm12PPCInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo16hasLowDefLatencyERKNS_16TargetSchedModelERKNS_12MachineInstrEj">hasLowDefLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel" data-ref-filename="llvm..TargetSchedModel">TargetSchedModel</a> &amp;<dfn class="local col3 decl" id="153SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel &amp;' data-ref="153SchedModel" data-ref-filename="153SchedModel">SchedModel</dfn>,</td></tr>
<tr><th id="327">327</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="154DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="154DefMI" data-ref-filename="154DefMI">DefMI</dfn>,</td></tr>
<tr><th id="328">328</th><td>                        <em>unsigned</em> <dfn class="local col5 decl" id="155DefIdx" title='DefIdx' data-type='unsigned int' data-ref="155DefIdx" data-ref-filename="155DefIdx">DefIdx</dfn>) <em>const</em> override {</td></tr>
<tr><th id="329">329</th><td>    <i>// Machine LICM should hoist all instructions in low-register-pressure</i></td></tr>
<tr><th id="330">330</th><td><i>    // situations; none are sufficiently free to justify leaving in a loop</i></td></tr>
<tr><th id="331">331</th><td><i>    // body.</i></td></tr>
<tr><th id="332">332</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="333">333</th><td>  }</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo18useMachineCombinerEv" title='llvm::PPCInstrInfo::useMachineCombiner' data-ref="_ZNK4llvm12PPCInstrInfo18useMachineCombinerEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo18useMachineCombinerEv">useMachineCombiner</dfn>() <em>const</em> override {</td></tr>
<tr><th id="336">336</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="337">337</th><td>  }</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>  <i class="doc">/// When getMachineCombinerPatterns() finds patterns, this function generates</i></td></tr>
<tr><th id="340">340</th><td><i class="doc">  /// the instructions that could replace the original code sequence</i></td></tr>
<tr><th id="341">341</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_15227899" title='llvm::PPCInstrInfo::genAlternativeCodeSequence' data-ref="_ZNK4llvm12PPCInstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_15227899" data-ref-filename="_ZNK4llvm12PPCInstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_15227899">genAlternativeCodeSequence</dfn>(</td></tr>
<tr><th id="342">342</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="156Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="156Root" data-ref-filename="156Root">Root</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a> <dfn class="local col7 decl" id="157Pattern" title='Pattern' data-type='llvm::MachineCombinerPattern' data-ref="157Pattern" data-ref-filename="157Pattern">Pattern</dfn>,</td></tr>
<tr><th id="343">343</th><td>      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col8 decl" id="158InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="158InsInstrs" data-ref-filename="158InsInstrs">InsInstrs</dfn>,</td></tr>
<tr><th id="344">344</th><td>      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col9 decl" id="159DelInstrs" title='DelInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="159DelInstrs" data-ref-filename="159DelInstrs">DelInstrs</dfn>,</td></tr>
<tr><th id="345">345</th><td>      <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col0 decl" id="160InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-type='DenseMap&lt;unsigned int, unsigned int&gt; &amp;' data-ref="160InstrIdxForVirtReg" data-ref-filename="160InstrIdxForVirtReg">InstrIdxForVirtReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>  <i class="doc">/// Return true when there is potentially a faster code sequence for a fma</i></td></tr>
<tr><th id="348">348</th><td><i class="doc">  /// chain ending in<span class="command"> \p</span> <span class="arg">Root.</span> All potential patterns are output in the<span class="command"> \p</span></i></td></tr>
<tr><th id="349">349</th><td><i class="doc">  /// <span class="arg">P</span> array.</i></td></tr>
<tr><th id="350">350</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb" title='llvm::PPCInstrInfo::getFMAPatterns' data-ref="_ZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb" data-ref-filename="_ZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb">getFMAPatterns</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="161Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="161Root" data-ref-filename="161Root">Root</dfn>,</td></tr>
<tr><th id="351">351</th><td>                      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>&gt; &amp;<dfn class="local col2 decl" id="162P" title='P' data-type='SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;' data-ref="162P" data-ref-filename="162P">P</dfn>,</td></tr>
<tr><th id="352">352</th><td>                      <em>bool</em> <dfn class="local col3 decl" id="163DoRegPressureReduce" title='DoRegPressureReduce' data-type='bool' data-ref="163DoRegPressureReduce" data-ref-filename="163DoRegPressureReduce">DoRegPressureReduce</dfn>) <em>const</em>;</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>  <i class="doc">/// Return true when there is potentially a faster code sequence</i></td></tr>
<tr><th id="355">355</th><td><i class="doc">  /// for an instruction chain ending in &lt;Root&gt;. All potential patterns are</i></td></tr>
<tr><th id="356">356</th><td><i class="doc">  /// output in the &lt;Pattern&gt; array.</i></td></tr>
<tr><th id="357">357</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb" title='llvm::PPCInstrInfo::getMachineCombinerPatterns' data-ref="_ZNK4llvm12PPCInstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb" data-ref-filename="_ZNK4llvm12PPCInstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb">getMachineCombinerPatterns</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="164Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="164Root" data-ref-filename="164Root">Root</dfn>,</td></tr>
<tr><th id="358">358</th><td>                                  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>&gt; &amp;<dfn class="local col5 decl" id="165P" title='P' data-type='SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;' data-ref="165P" data-ref-filename="165P">P</dfn>,</td></tr>
<tr><th id="359">359</th><td>                                  <em>bool</em> <dfn class="local col6 decl" id="166DoRegPressureReduce" title='DoRegPressureReduce' data-type='bool' data-ref="166DoRegPressureReduce" data-ref-filename="166DoRegPressureReduce">DoRegPressureReduce</dfn>) <em>const</em> override;</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <i class="doc">/// On PowerPC, we leverage machine combiner pass to reduce register pressure</i></td></tr>
<tr><th id="362">362</th><td><i class="doc">  /// when the register pressure is high for one BB.</i></td></tr>
<tr><th id="363">363</th><td><i class="doc">  /// Return true if register pressure for<span class="command"> \p</span> <span class="arg">MBB</span> is high and ABI is supported</i></td></tr>
<tr><th id="364">364</th><td><i class="doc">  /// to reduce register pressure. Otherwise return false.</i></td></tr>
<tr><th id="365">365</th><td>  <em>bool</em></td></tr>
<tr><th id="366">366</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo28shouldReduceRegisterPressureEPNS_17MachineBasicBlockEPNS_17RegisterClassInfoE" title='llvm::PPCInstrInfo::shouldReduceRegisterPressure' data-ref="_ZNK4llvm12PPCInstrInfo28shouldReduceRegisterPressureEPNS_17MachineBasicBlockEPNS_17RegisterClassInfoE" data-ref-filename="_ZNK4llvm12PPCInstrInfo28shouldReduceRegisterPressureEPNS_17MachineBasicBlockEPNS_17RegisterClassInfoE">shouldReduceRegisterPressure</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="167MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="167MBB" data-ref-filename="167MBB">MBB</dfn>,</td></tr>
<tr><th id="367">367</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo" data-ref-filename="llvm..RegisterClassInfo">RegisterClassInfo</a> *<dfn class="local col8 decl" id="168RegClassInfo" title='RegClassInfo' data-type='llvm::RegisterClassInfo *' data-ref="168RegClassInfo" data-ref-filename="168RegClassInfo">RegClassInfo</dfn>) <em>const</em> override;</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>  <i class="doc">/// Fixup the placeholders we put in genAlternativeCodeSequence() for</i></td></tr>
<tr><th id="370">370</th><td><i class="doc">  /// MachineCombiner.</i></td></tr>
<tr><th id="371">371</th><td>  <em>void</em></td></tr>
<tr><th id="372">372</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo17finalizeInsInstrsERNS_12MachineInstrERNS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EE" title='llvm::PPCInstrInfo::finalizeInsInstrs' data-ref="_ZNK4llvm12PPCInstrInfo17finalizeInsInstrsERNS_12MachineInstrERNS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EE" data-ref-filename="_ZNK4llvm12PPCInstrInfo17finalizeInsInstrsERNS_12MachineInstrERNS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EE">finalizeInsInstrs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="169Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="169Root" data-ref-filename="169Root">Root</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a> &amp;<dfn class="local col0 decl" id="170P" title='P' data-type='llvm::MachineCombinerPattern &amp;' data-ref="170P" data-ref-filename="170P">P</dfn>,</td></tr>
<tr><th id="373">373</th><td>                    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col1 decl" id="171InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="171InsInstrs" data-ref-filename="171InsInstrs">InsInstrs</dfn>) <em>const</em> override;</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::isAssociativeAndCommutative' data-ref="_ZNK4llvm12PPCInstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE">isAssociativeAndCommutative</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="172Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="172Inst" data-ref-filename="172Inst">Inst</dfn>) <em>const</em> override;</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <i class="doc">/// On PowerPC, we try to reassociate FMA chain which will increase</i></td></tr>
<tr><th id="378">378</th><td><i class="doc">  /// instruction size. Set extension resource length limit to 1 for edge case.</i></td></tr>
<tr><th id="379">379</th><td><i class="doc">  /// Resource Length is calculated by scaled resource usage in getCycles().</i></td></tr>
<tr><th id="380">380</th><td><i class="doc">  /// Because of the division in getCycles(), it returns different cycles due to</i></td></tr>
<tr><th id="381">381</th><td><i class="doc">  /// legacy scaled resource usage. So new resource length may be same with</i></td></tr>
<tr><th id="382">382</th><td><i class="doc">  /// legacy or 1 bigger than legacy.</i></td></tr>
<tr><th id="383">383</th><td><i class="doc">  /// We need to execlude the 1 bigger case even the resource length is not</i></td></tr>
<tr><th id="384">384</th><td><i class="doc">  /// perserved for more FMA chain reassociations on PowerPC.</i></td></tr>
<tr><th id="385">385</th><td>  <em>int</em> <dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo25getExtendResourceLenLimitEv" title='llvm::PPCInstrInfo::getExtendResourceLenLimit' data-ref="_ZNK4llvm12PPCInstrInfo25getExtendResourceLenLimitEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo25getExtendResourceLenLimitEv">getExtendResourceLenLimit</dfn>() <em>const</em> override { <b>return</b> <var>1</var>; }</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrES2_S2_S2_" title='llvm::PPCInstrInfo::setSpecialOperandAttr' data-ref="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrES2_S2_S2_" data-ref-filename="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrES2_S2_S2_">setSpecialOperandAttr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="173OldMI1" title='OldMI1' data-type='llvm::MachineInstr &amp;' data-ref="173OldMI1" data-ref-filename="173OldMI1">OldMI1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="174OldMI2" title='OldMI2' data-type='llvm::MachineInstr &amp;' data-ref="174OldMI2" data-ref-filename="174OldMI2">OldMI2</dfn>,</td></tr>
<tr><th id="388">388</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="175NewMI1" title='NewMI1' data-type='llvm::MachineInstr &amp;' data-ref="175NewMI1" data-ref-filename="175NewMI1">NewMI1</dfn>,</td></tr>
<tr><th id="389">389</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="176NewMI2" title='NewMI2' data-type='llvm::MachineInstr &amp;' data-ref="176NewMI2" data-ref-filename="176NewMI2">NewMI2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt" title='llvm::PPCInstrInfo::setSpecialOperandAttr' data-ref="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt" data-ref-filename="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt">setSpecialOperandAttr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="177MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="177MI" data-ref-filename="177MI">MI</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="178Flags" title='Flags' data-type='uint16_t' data-ref="178Flags" data-ref-filename="178Flags">Flags</dfn>) <em>const</em> override;</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERNS_8RegisterES5_Rj" title='llvm::PPCInstrInfo::isCoalescableExtInstr' data-ref="_ZNK4llvm12PPCInstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERNS_8RegisterES5_Rj" data-ref-filename="_ZNK4llvm12PPCInstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERNS_8RegisterES5_Rj">isCoalescableExtInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="179MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="179MI" data-ref-filename="179MI">MI</dfn>,</td></tr>
<tr><th id="394">394</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col0 decl" id="180SrcReg" title='SrcReg' data-type='llvm::Register &amp;' data-ref="180SrcReg" data-ref-filename="180SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col1 decl" id="181DstReg" title='DstReg' data-type='llvm::Register &amp;' data-ref="181DstReg" data-ref-filename="181DstReg">DstReg</dfn>,</td></tr>
<tr><th id="395">395</th><td>                             <em>unsigned</em> &amp;<dfn class="local col2 decl" id="182SubIdx" title='SubIdx' data-type='unsigned int &amp;' data-ref="182SubIdx" data-ref-filename="182SubIdx">SubIdx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="396">396</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::PPCInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm12PPCInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="183MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="183MI" data-ref-filename="183MI">MI</dfn>,</td></tr>
<tr><th id="397">397</th><td>                               <em>int</em> &amp;<dfn class="local col4 decl" id="184FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="184FrameIndex" data-ref-filename="184FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="398">398</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::PPCInstrInfo::isReallyTriviallyReMaterializable' data-ref="_ZNK4llvm12PPCInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" data-ref-filename="_ZNK4llvm12PPCInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE">isReallyTriviallyReMaterializable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="185MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="185MI" data-ref-filename="185MI">MI</dfn>,</td></tr>
<tr><th id="399">399</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::AAResults" title='llvm::AAResults' data-ref="llvm::AAResults" data-ref-filename="llvm..AAResults">AAResults</a> *<dfn class="local col6 decl" id="186AA" title='AA' data-type='llvm::AAResults *' data-ref="186AA" data-ref-filename="186AA">AA</dfn>) <em>const</em> override;</td></tr>
<tr><th id="400">400</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::PPCInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm12PPCInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="187MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="187MI" data-ref-filename="187MI">MI</dfn>,</td></tr>
<tr><th id="401">401</th><td>                              <em>int</em> &amp;<dfn class="local col8 decl" id="188FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="188FrameIndex" data-ref-filename="188FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" title='llvm::PPCInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm12PPCInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" data-ref-filename="_ZNK4llvm12PPCInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_">findCommutedOpIndices</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="189MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="189MI" data-ref-filename="189MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="190SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="190SrcOpIdx1" data-ref-filename="190SrcOpIdx1">SrcOpIdx1</dfn>,</td></tr>
<tr><th id="404">404</th><td>                             <em>unsigned</em> &amp;<dfn class="local col1 decl" id="191SrcOpIdx2" title='SrcOpIdx2' data-type='unsigned int &amp;' data-ref="191SrcOpIdx2" data-ref-filename="191SrcOpIdx2">SrcOpIdx2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::PPCInstrInfo::insertNoop' data-ref="_ZNK4llvm12PPCInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm12PPCInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">insertNoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="192MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="192MBB" data-ref-filename="192MBB">MBB</dfn>,</td></tr>
<tr><th id="407">407</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="193MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="193MI" data-ref-filename="193MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>  <i>// Branch analysis.</i></td></tr>
<tr><th id="411">411</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::PPCInstrInfo::analyzeBranch' data-ref="_ZNK4llvm12PPCInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" data-ref-filename="_ZNK4llvm12PPCInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="194MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="194MBB" data-ref-filename="194MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col5 decl" id="195TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="195TBB" data-ref-filename="195TBB">TBB</dfn>,</td></tr>
<tr><th id="412">412</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col6 decl" id="196FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="196FBB" data-ref-filename="196FBB">FBB</dfn>,</td></tr>
<tr><th id="413">413</th><td>                     <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col7 decl" id="197Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="197Cond" data-ref-filename="197Cond">Cond</dfn>,</td></tr>
<tr><th id="414">414</th><td>                     <em>bool</em> <dfn class="local col8 decl" id="198AllowModify" title='AllowModify' data-type='bool' data-ref="198AllowModify" data-ref-filename="198AllowModify">AllowModify</dfn>) <em>const</em> override;</td></tr>
<tr><th id="415">415</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::PPCInstrInfo::removeBranch' data-ref="_ZNK4llvm12PPCInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" data-ref-filename="_ZNK4llvm12PPCInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="199MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="199MBB" data-ref-filename="199MBB">MBB</dfn>,</td></tr>
<tr><th id="416">416</th><td>                        <em>int</em> *<dfn class="local col0 decl" id="200BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="200BytesRemoved" data-ref-filename="200BytesRemoved">BytesRemoved</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="417">417</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::PPCInstrInfo::insertBranch' data-ref="_ZNK4llvm12PPCInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" data-ref-filename="_ZNK4llvm12PPCInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="201MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="201MBB" data-ref-filename="201MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="202TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="202TBB" data-ref-filename="202TBB">TBB</dfn>,</td></tr>
<tr><th id="418">418</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="203FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="203FBB" data-ref-filename="203FBB">FBB</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col4 decl" id="204Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="204Cond" data-ref-filename="204Cond">Cond</dfn>,</td></tr>
<tr><th id="419">419</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="205DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="205DL" data-ref-filename="205DL">DL</dfn>,</td></tr>
<tr><th id="420">420</th><td>                        <em>int</em> *<dfn class="local col6 decl" id="206BytesAdded" title='BytesAdded' data-type='int *' data-ref="206BytesAdded" data-ref-filename="206BytesAdded">BytesAdded</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>  <i>// Select analysis.</i></td></tr>
<tr><th id="423">423</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_" title='llvm::PPCInstrInfo::canInsertSelect' data-ref="_ZNK4llvm12PPCInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_" data-ref-filename="_ZNK4llvm12PPCInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_">canInsertSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col7 decl" id="207Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="207Cond" data-ref-filename="207Cond">Cond</dfn>,</td></tr>
<tr><th id="424">424</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <em>int</em> &amp;, <em>int</em> &amp;,</td></tr>
<tr><th id="425">425</th><td>                       <em>int</em> &amp;) <em>const</em> override;</td></tr>
<tr><th id="426">426</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_81105979" title='llvm::PPCInstrInfo::insertSelect' data-ref="_ZNK4llvm12PPCInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_81105979" data-ref-filename="_ZNK4llvm12PPCInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_81105979">insertSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="208MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="208MBB" data-ref-filename="208MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="209MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="209MI" data-ref-filename="209MI">MI</dfn>,</td></tr>
<tr><th id="427">427</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="210DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="210DL" data-ref-filename="210DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="211DstReg" title='DstReg' data-type='llvm::Register' data-ref="211DstReg" data-ref-filename="211DstReg">DstReg</dfn>,</td></tr>
<tr><th id="428">428</th><td>                    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col2 decl" id="212Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="212Cond" data-ref-filename="212Cond">Cond</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="213TrueReg" title='TrueReg' data-type='llvm::Register' data-ref="213TrueReg" data-ref-filename="213TrueReg">TrueReg</dfn>,</td></tr>
<tr><th id="429">429</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="214FalseReg" title='FalseReg' data-type='llvm::Register' data-ref="214FalseReg" data-ref-filename="214FalseReg">FalseReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::PPCInstrInfo::copyPhysReg' data-ref="_ZNK4llvm12PPCInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm12PPCInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="215MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="215MBB" data-ref-filename="215MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="216I" title='I' data-type='MachineBasicBlock::iterator' data-ref="216I" data-ref-filename="216I">I</dfn>,</td></tr>
<tr><th id="432">432</th><td>                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="217DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="217DL" data-ref-filename="217DL">DL</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col8 decl" id="218DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="218DestReg" data-ref-filename="218DestReg">DestReg</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col9 decl" id="219SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="219SrcReg" data-ref-filename="219SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="433">433</th><td>                   <em>bool</em> <dfn class="local col0 decl" id="220KillSrc" title='KillSrc' data-type='bool' data-ref="220KillSrc" data-ref-filename="220KillSrc">KillSrc</dfn>) <em>const</em> override;</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Tar8316117" title='llvm::PPCInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Tar8316117" data-ref-filename="_ZNK4llvm12PPCInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Tar8316117">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="221MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="221MBB" data-ref-filename="221MBB">MBB</dfn>,</td></tr>
<tr><th id="436">436</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="222MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="222MBBI" data-ref-filename="222MBBI">MBBI</dfn>,</td></tr>
<tr><th id="437">437</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="223SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="223SrcReg" data-ref-filename="223SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col4 decl" id="224isKill" title='isKill' data-type='bool' data-ref="224isKill" data-ref-filename="224isKill">isKill</dfn>, <em>int</em> <dfn class="local col5 decl" id="225FrameIndex" title='FrameIndex' data-type='int' data-ref="225FrameIndex" data-ref-filename="225FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="438">438</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="226RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="226RC" data-ref-filename="226RC">RC</dfn>,</td></tr>
<tr><th id="439">439</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="227TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="227TRI" data-ref-filename="227TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>  <i>// Emits a register spill without updating the register class for vector</i></td></tr>
<tr><th id="442">442</th><td><i>  // registers. This ensures that when we spill a vector register the</i></td></tr>
<tr><th id="443">443</th><td><i>  // element order in the register is the same as it was in memory.</i></td></tr>
<tr><th id="444">444</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo24storeRegToStackSlotNoUpdERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegi15965346" title='llvm::PPCInstrInfo::storeRegToStackSlotNoUpd' data-ref="_ZNK4llvm12PPCInstrInfo24storeRegToStackSlotNoUpdERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegi15965346" data-ref-filename="_ZNK4llvm12PPCInstrInfo24storeRegToStackSlotNoUpdERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegi15965346">storeRegToStackSlotNoUpd</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="228MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="228MBB" data-ref-filename="228MBB">MBB</dfn>,</td></tr>
<tr><th id="445">445</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="229MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="229MBBI" data-ref-filename="229MBBI">MBBI</dfn>,</td></tr>
<tr><th id="446">446</th><td>                                <em>unsigned</em> <dfn class="local col0 decl" id="230SrcReg" title='SrcReg' data-type='unsigned int' data-ref="230SrcReg" data-ref-filename="230SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col1 decl" id="231isKill" title='isKill' data-type='bool' data-ref="231isKill" data-ref-filename="231isKill">isKill</dfn>, <em>int</em> <dfn class="local col2 decl" id="232FrameIndex" title='FrameIndex' data-type='int' data-ref="232FrameIndex" data-ref-filename="232FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="447">447</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="233RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="233RC" data-ref-filename="233RC">RC</dfn>,</td></tr>
<tr><th id="448">448</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="234TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="234TRI" data-ref-filename="234TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Tar998684" title='llvm::PPCInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Tar998684" data-ref-filename="_ZNK4llvm12PPCInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Tar998684">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="235MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="235MBB" data-ref-filename="235MBB">MBB</dfn>,</td></tr>
<tr><th id="451">451</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="236MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="236MBBI" data-ref-filename="236MBBI">MBBI</dfn>,</td></tr>
<tr><th id="452">452</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="237DestReg" title='DestReg' data-type='llvm::Register' data-ref="237DestReg" data-ref-filename="237DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col8 decl" id="238FrameIndex" title='FrameIndex' data-type='int' data-ref="238FrameIndex" data-ref-filename="238FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="453">453</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="239RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="239RC" data-ref-filename="239RC">RC</dfn>,</td></tr>
<tr><th id="454">454</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="240TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="240TRI" data-ref-filename="240TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>  <i>// Emits a register reload without updating the register class for vector</i></td></tr>
<tr><th id="457">457</th><td><i>  // registers. This ensures that when we reload a vector register the</i></td></tr>
<tr><th id="458">458</th><td><i>  // element order in the register is the same as it was in memory.</i></td></tr>
<tr><th id="459">459</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo25loadRegFromStackSlotNoUpdERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegi15789739" title='llvm::PPCInstrInfo::loadRegFromStackSlotNoUpd' data-ref="_ZNK4llvm12PPCInstrInfo25loadRegFromStackSlotNoUpdERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegi15789739" data-ref-filename="_ZNK4llvm12PPCInstrInfo25loadRegFromStackSlotNoUpdERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegi15789739">loadRegFromStackSlotNoUpd</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="241MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="241MBB" data-ref-filename="241MBB">MBB</dfn>,</td></tr>
<tr><th id="460">460</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="242MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="242MBBI" data-ref-filename="242MBBI">MBBI</dfn>,</td></tr>
<tr><th id="461">461</th><td>                                 <em>unsigned</em> <dfn class="local col3 decl" id="243DestReg" title='DestReg' data-type='unsigned int' data-ref="243DestReg" data-ref-filename="243DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col4 decl" id="244FrameIndex" title='FrameIndex' data-type='int' data-ref="244FrameIndex" data-ref-filename="244FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="462">462</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="245RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="245RC" data-ref-filename="245RC">RC</dfn>,</td></tr>
<tr><th id="463">463</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="246TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="246TRI" data-ref-filename="246TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo22getStoreOpcodeForSpillEPKNS_19TargetRegisterClassE" title='llvm::PPCInstrInfo::getStoreOpcodeForSpill' data-ref="_ZNK4llvm12PPCInstrInfo22getStoreOpcodeForSpillEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm12PPCInstrInfo22getStoreOpcodeForSpillEPKNS_19TargetRegisterClassE">getStoreOpcodeForSpill</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="247RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="247RC" data-ref-filename="247RC">RC</dfn>) <em>const</em>;</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo21getLoadOpcodeForSpillEPKNS_19TargetRegisterClassE" title='llvm::PPCInstrInfo::getLoadOpcodeForSpill' data-ref="_ZNK4llvm12PPCInstrInfo21getLoadOpcodeForSpillEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm12PPCInstrInfo21getLoadOpcodeForSpillEPKNS_19TargetRegisterClassE">getLoadOpcodeForSpill</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="248RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="248RC" data-ref-filename="248RC">RC</dfn>) <em>const</em>;</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>  <em>bool</em></td></tr>
<tr><th id="470">470</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::PPCInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm12PPCInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm12PPCInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col9 decl" id="249Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="249Cond" data-ref-filename="249Cond">Cond</dfn>) <em>const</em> override;</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE" title='llvm::PPCInstrInfo::FoldImmediate' data-ref="_ZNK4llvm12PPCInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm12PPCInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE">FoldImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="250UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="250UseMI" data-ref-filename="250UseMI">UseMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="251DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="251DefMI" data-ref-filename="251DefMI">DefMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="252Reg" title='Reg' data-type='llvm::Register' data-ref="252Reg" data-ref-filename="252Reg">Reg</dfn>,</td></tr>
<tr><th id="473">473</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col3 decl" id="253MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="253MRI" data-ref-filename="253MRI">MRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo17onlyFoldImmediateERNS_12MachineInstrES2_NS_8RegisterE" title='llvm::PPCInstrInfo::onlyFoldImmediate' data-ref="_ZNK4llvm12PPCInstrInfo17onlyFoldImmediateERNS_12MachineInstrES2_NS_8RegisterE" data-ref-filename="_ZNK4llvm12PPCInstrInfo17onlyFoldImmediateERNS_12MachineInstrES2_NS_8RegisterE">onlyFoldImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="254UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="254UseMI" data-ref-filename="254UseMI">UseMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="255DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="255DefMI" data-ref-filename="255DefMI">DefMI</dfn>,</td></tr>
<tr><th id="476">476</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="256Reg" title='Reg' data-type='llvm::Register' data-ref="256Reg" data-ref-filename="256Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>  <i>// If conversion by predication (only supported by some branch instructions).</i></td></tr>
<tr><th id="479">479</th><td><i>  // All of the profitability checks always return true; it is always</i></td></tr>
<tr><th id="480">480</th><td><i>  // profitable to use the predicated branches.</i></td></tr>
<tr><th id="481">481</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE" title='llvm::PPCInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm12PPCInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE" data-ref-filename="_ZNK4llvm12PPCInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="257MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="257MBB" data-ref-filename="257MBB">MBB</dfn>,</td></tr>
<tr><th id="482">482</th><td>                          <em>unsigned</em> <dfn class="local col8 decl" id="258NumCycles" title='NumCycles' data-type='unsigned int' data-ref="258NumCycles" data-ref-filename="258NumCycles">NumCycles</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="259ExtraPredCycles" title='ExtraPredCycles' data-type='unsigned int' data-ref="259ExtraPredCycles" data-ref-filename="259ExtraPredCycles">ExtraPredCycles</dfn>,</td></tr>
<tr><th id="483">483</th><td>                          <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability" data-ref-filename="llvm..BranchProbability">BranchProbability</a> <dfn class="local col0 decl" id="260Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="260Probability" data-ref-filename="260Probability">Probability</dfn>) <em>const</em> override {</td></tr>
<tr><th id="484">484</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="485">485</th><td>  }</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" title='llvm::PPCInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm12PPCInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" data-ref-filename="_ZNK4llvm12PPCInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="261TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="261TMBB" data-ref-filename="261TMBB">TMBB</dfn>,</td></tr>
<tr><th id="488">488</th><td>                           <em>unsigned</em> <dfn class="local col2 decl" id="262NumT" title='NumT' data-type='unsigned int' data-ref="262NumT" data-ref-filename="262NumT">NumT</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="263ExtraT" title='ExtraT' data-type='unsigned int' data-ref="263ExtraT" data-ref-filename="263ExtraT">ExtraT</dfn>,</td></tr>
<tr><th id="489">489</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="264FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="264FMBB" data-ref-filename="264FMBB">FMBB</dfn>,</td></tr>
<tr><th id="490">490</th><td>                           <em>unsigned</em> <dfn class="local col5 decl" id="265NumF" title='NumF' data-type='unsigned int' data-ref="265NumF" data-ref-filename="265NumF">NumF</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="266ExtraF" title='ExtraF' data-type='unsigned int' data-ref="266ExtraF" data-ref-filename="266ExtraF">ExtraF</dfn>,</td></tr>
<tr><th id="491">491</th><td>                           <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability" data-ref-filename="llvm..BranchProbability">BranchProbability</a> <dfn class="local col7 decl" id="267Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="267Probability" data-ref-filename="267Probability">Probability</dfn>) <em>const</em> override;</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE" title='llvm::PPCInstrInfo::isProfitableToDupForIfCvt' data-ref="_ZNK4llvm12PPCInstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE" data-ref-filename="_ZNK4llvm12PPCInstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE">isProfitableToDupForIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="268MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="268MBB" data-ref-filename="268MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="269NumCycles" title='NumCycles' data-type='unsigned int' data-ref="269NumCycles" data-ref-filename="269NumCycles">NumCycles</dfn>,</td></tr>
<tr><th id="494">494</th><td>                                 <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability" data-ref-filename="llvm..BranchProbability">BranchProbability</a> <dfn class="local col0 decl" id="270Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="270Probability" data-ref-filename="270Probability">Probability</dfn>) <em>const</em> override {</td></tr>
<tr><th id="495">495</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="496">496</th><td>  }</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_" title='llvm::PPCInstrInfo::isProfitableToUnpredicate' data-ref="_ZNK4llvm12PPCInstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_" data-ref-filename="_ZNK4llvm12PPCInstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_">isProfitableToUnpredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="271TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="271TMBB" data-ref-filename="271TMBB">TMBB</dfn>,</td></tr>
<tr><th id="499">499</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="272FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="272FMBB" data-ref-filename="272FMBB">FMBB</dfn>) <em>const</em> override {</td></tr>
<tr><th id="500">500</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="501">501</th><td>  }</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>  <i>// Predication support.</i></td></tr>
<tr><th id="504">504</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::isPredicated' data-ref="_ZNK4llvm12PPCInstrInfo12isPredicatedERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="273MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="273MI" data-ref-filename="273MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::PPCInstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm12PPCInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm12PPCInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="274MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="274MI" data-ref-filename="274MI">MI</dfn>,</td></tr>
<tr><th id="507">507</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="275MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="275MBB" data-ref-filename="275MBB">MBB</dfn>,</td></tr>
<tr><th id="508">508</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="276MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="276MF" data-ref-filename="276MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::PPCInstrInfo::PredicateInstruction' data-ref="_ZNK4llvm12PPCInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm12PPCInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE">PredicateInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="277MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="277MI" data-ref-filename="277MI">MI</dfn>,</td></tr>
<tr><th id="511">511</th><td>                            <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col8 decl" id="278Pred" title='Pred' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="278Pred" data-ref-filename="278Pred">Pred</dfn>) <em>const</em> override;</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_" title='llvm::PPCInstrInfo::SubsumesPredicate' data-ref="_ZNK4llvm12PPCInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_" data-ref-filename="_ZNK4llvm12PPCInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_">SubsumesPredicate</dfn>(<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col9 decl" id="279Pred1" title='Pred1' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="279Pred1" data-ref-filename="279Pred1">Pred1</dfn>,</td></tr>
<tr><th id="514">514</th><td>                         <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col0 decl" id="280Pred2" title='Pred2' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="280Pred2" data-ref-filename="280Pred2">Pred2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo17ClobbersPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EEb" title='llvm::PPCInstrInfo::ClobbersPredicate' data-ref="_ZNK4llvm12PPCInstrInfo17ClobbersPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EEb" data-ref-filename="_ZNK4llvm12PPCInstrInfo17ClobbersPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EEb">ClobbersPredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="281MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="281MI" data-ref-filename="281MI">MI</dfn>, <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col2 decl" id="282Pred" title='Pred' data-type='std::vector&lt;MachineOperand&gt; &amp;' data-ref="282Pred" data-ref-filename="282Pred">Pred</dfn>,</td></tr>
<tr><th id="517">517</th><td>                         <em>bool</em> <dfn class="local col3 decl" id="283SkipDead" title='SkipDead' data-type='bool' data-ref="283SkipDead" data-ref-filename="283SkipDead">SkipDead</dfn>) <em>const</em> override;</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>  <i>// Comparison optimization.</i></td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_" title='llvm::PPCInstrInfo::analyzeCompare' data-ref="_ZNK4llvm12PPCInstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_" data-ref-filename="_ZNK4llvm12PPCInstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_">analyzeCompare</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="284MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="284MI" data-ref-filename="284MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col5 decl" id="285SrcReg" title='SrcReg' data-type='llvm::Register &amp;' data-ref="285SrcReg" data-ref-filename="285SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="522">522</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col6 decl" id="286SrcReg2" title='SrcReg2' data-type='llvm::Register &amp;' data-ref="286SrcReg2" data-ref-filename="286SrcReg2">SrcReg2</dfn>, <em>int</em> &amp;<dfn class="local col7 decl" id="287Mask" title='Mask' data-type='int &amp;' data-ref="287Mask" data-ref-filename="287Mask">Mask</dfn>, <em>int</em> &amp;<dfn class="local col8 decl" id="288Value" title='Value' data-type='int &amp;' data-ref="288Value" data-ref-filename="288Value">Value</dfn>) <em>const</em> override;</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE" title='llvm::PPCInstrInfo::optimizeCompareInstr' data-ref="_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE">optimizeCompareInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="289CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr &amp;' data-ref="289CmpInstr" data-ref-filename="289CmpInstr">CmpInstr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="290SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="290SrcReg" data-ref-filename="290SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="525">525</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="291SrcReg2" title='SrcReg2' data-type='llvm::Register' data-ref="291SrcReg2" data-ref-filename="291SrcReg2">SrcReg2</dfn>, <em>int</em> <dfn class="local col2 decl" id="292Mask" title='Mask' data-type='int' data-ref="292Mask" data-ref-filename="292Mask">Mask</dfn>, <em>int</em> <dfn class="local col3 decl" id="293Value" title='Value' data-type='int' data-ref="293Value" data-ref-filename="293Value">Value</dfn>,</td></tr>
<tr><th id="526">526</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col4 decl" id="294MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="294MRI" data-ref-filename="294MRI">MRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>  <i class="doc">/// Return true if get the base operand, byte offset of an instruction and</i></td></tr>
<tr><th id="530">530</th><td><i class="doc">  /// the memory width. Width is the size of memory that is being</i></td></tr>
<tr><th id="531">531</th><td><i class="doc">  /// loaded/stored (e.g. 1, 2, 4, 8).</i></td></tr>
<tr><th id="532">532</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" title='llvm::PPCInstrInfo::getMemOperandWithOffsetWidth' data-ref="_ZNK4llvm12PPCInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12PPCInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE">getMemOperandWithOffsetWidth</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="295LdSt" title='LdSt' data-type='const llvm::MachineInstr &amp;' data-ref="295LdSt" data-ref-filename="295LdSt">LdSt</dfn>,</td></tr>
<tr><th id="533">533</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&amp;<dfn class="local col6 decl" id="296BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *&amp;' data-ref="296BaseOp" data-ref-filename="296BaseOp">BaseOp</dfn>,</td></tr>
<tr><th id="534">534</th><td>                                    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col7 decl" id="297Offset" title='Offset' data-type='int64_t &amp;' data-ref="297Offset" data-ref-filename="297Offset">Offset</dfn>, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="298Width" title='Width' data-type='unsigned int &amp;' data-ref="298Width" data-ref-filename="298Width">Width</dfn>,</td></tr>
<tr><th id="535">535</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="299TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="299TRI" data-ref-filename="299TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <i class="doc">/// Get the base operand and byte offset of an instruction that reads/writes</i></td></tr>
<tr><th id="538">538</th><td><i class="doc">  /// memory.</i></td></tr>
<tr><th id="539">539</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE" title='llvm::PPCInstrInfo::getMemOperandsWithOffsetWidth' data-ref="_ZNK4llvm12PPCInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12PPCInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE">getMemOperandsWithOffsetWidth</dfn>(</td></tr>
<tr><th id="540">540</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="300LdSt" title='LdSt' data-type='const llvm::MachineInstr &amp;' data-ref="300LdSt" data-ref-filename="300LdSt">LdSt</dfn>,</td></tr>
<tr><th id="541">541</th><td>      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; &amp;<dfn class="local col1 decl" id="301BaseOps" title='BaseOps' data-type='SmallVectorImpl&lt;const llvm::MachineOperand *&gt; &amp;' data-ref="301BaseOps" data-ref-filename="301BaseOps">BaseOps</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col2 decl" id="302Offset" title='Offset' data-type='int64_t &amp;' data-ref="302Offset" data-ref-filename="302Offset">Offset</dfn>,</td></tr>
<tr><th id="542">542</th><td>      <em>bool</em> &amp;<dfn class="local col3 decl" id="303OffsetIsScalable" title='OffsetIsScalable' data-type='bool &amp;' data-ref="303OffsetIsScalable" data-ref-filename="303OffsetIsScalable">OffsetIsScalable</dfn>, <em>unsigned</em> &amp;<dfn class="local col4 decl" id="304Width" title='Width' data-type='unsigned int &amp;' data-ref="304Width" data-ref-filename="304Width">Width</dfn>,</td></tr>
<tr><th id="543">543</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="305TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="305TRI" data-ref-filename="305TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>  <i class="doc">/// Returns true if the two given memory operations should be scheduled</i></td></tr>
<tr><th id="546">546</th><td><i class="doc">  /// adjacent.</i></td></tr>
<tr><th id="547">547</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo19shouldClusterMemOpsENS_8ArrayRefIPKNS_14MachineOperandEEES5_jj" title='llvm::PPCInstrInfo::shouldClusterMemOps' data-ref="_ZNK4llvm12PPCInstrInfo19shouldClusterMemOpsENS_8ArrayRefIPKNS_14MachineOperandEEES5_jj" data-ref-filename="_ZNK4llvm12PPCInstrInfo19shouldClusterMemOpsENS_8ArrayRefIPKNS_14MachineOperandEEES5_jj">shouldClusterMemOps</dfn>(<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; <dfn class="local col6 decl" id="306BaseOps1" title='BaseOps1' data-type='ArrayRef&lt;const llvm::MachineOperand *&gt;' data-ref="306BaseOps1" data-ref-filename="306BaseOps1">BaseOps1</dfn>,</td></tr>
<tr><th id="548">548</th><td>                           <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; <dfn class="local col7 decl" id="307BaseOps2" title='BaseOps2' data-type='ArrayRef&lt;const llvm::MachineOperand *&gt;' data-ref="307BaseOps2" data-ref-filename="307BaseOps2">BaseOps2</dfn>,</td></tr>
<tr><th id="549">549</th><td>                           <em>unsigned</em> <dfn class="local col8 decl" id="308NumLoads" title='NumLoads' data-type='unsigned int' data-ref="308NumLoads" data-ref-filename="308NumLoads">NumLoads</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="309NumBytes" title='NumBytes' data-type='unsigned int' data-ref="309NumBytes" data-ref-filename="309NumBytes">NumBytes</dfn>) <em>const</em> override;</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>  <i class="doc">/// Return true if two MIs access different memory addresses and false</i></td></tr>
<tr><th id="552">552</th><td><i class="doc">  /// otherwise</i></td></tr>
<tr><th id="553">553</th><td>  <em>bool</em></td></tr>
<tr><th id="554">554</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_" title='llvm::PPCInstrInfo::areMemAccessesTriviallyDisjoint' data-ref="_ZNK4llvm12PPCInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm12PPCInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_">areMemAccessesTriviallyDisjoint</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="310MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="310MIa" data-ref-filename="310MIa">MIa</dfn>,</td></tr>
<tr><th id="555">555</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="311MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="311MIb" data-ref-filename="311MIb">MIb</dfn>) <em>const</em> override;</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>  <i class="doc">/// GetInstSize - Return the number of bytes of code the specified</i></td></tr>
<tr><th id="558">558</th><td><i class="doc">  /// instruction may be.  This returns the maximum number of bytes.</i></td></tr>
<tr><th id="559">559</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="560">560</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm12PPCInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="312MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="312MI" data-ref-filename="312MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo7getNoopERNS_6MCInstE" title='llvm::PPCInstrInfo::getNoop' data-ref="_ZNK4llvm12PPCInstrInfo7getNoopERNS_6MCInstE" data-ref-filename="_ZNK4llvm12PPCInstrInfo7getNoopERNS_6MCInstE">getNoop</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="313NopInst" title='NopInst' data-type='llvm::MCInst &amp;' data-ref="313NopInst" data-ref-filename="313NopInst">NopInst</dfn>) <em>const</em> override;</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="565">565</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::PPCInstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm12PPCInstrInfo35decomposeMachineOperandsTargetFlagsEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="314TF" title='TF' data-type='unsigned int' data-ref="314TF" data-ref-filename="314TF">TF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="568">568</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::PPCInstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm12PPCInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> override;</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="571">571</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv" title='llvm::PPCInstrInfo::getSerializableBitmaskMachineOperandTargetFlags' data-ref="_ZNK4llvm12PPCInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv">getSerializableBitmaskMachineOperandTargetFlags</dfn>() <em>const</em> override;</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>  <i>// Expand VSX Memory Pseudo instruction to either a VSX or a FP instruction.</i></td></tr>
<tr><th id="574">574</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo18expandVSXMemPseudoERNS_12MachineInstrE" title='llvm::PPCInstrInfo::expandVSXMemPseudo' data-ref="_ZNK4llvm12PPCInstrInfo18expandVSXMemPseudoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo18expandVSXMemPseudoERNS_12MachineInstrE">expandVSXMemPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="315MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="315MI" data-ref-filename="315MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>  <i>// Lower pseudo instructions after register allocation.</i></td></tr>
<tr><th id="577">577</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::PPCInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm12PPCInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="316MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="316MI" data-ref-filename="316MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm12PPCInstrInfo12isVFRegisterEj" title='llvm::PPCInstrInfo::isVFRegister' data-ref="_ZN4llvm12PPCInstrInfo12isVFRegisterEj" data-ref-filename="_ZN4llvm12PPCInstrInfo12isVFRegisterEj">isVFRegister</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="317Reg" title='Reg' data-type='unsigned int' data-ref="317Reg" data-ref-filename="317Reg">Reg</dfn>) {</td></tr>
<tr><th id="580">580</th><td>    <b>return</b> <a class="local col7 ref" href="#317Reg" title='Reg' data-ref="317Reg" data-ref-filename="317Reg">Reg</a> &gt;= <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VF0" title='llvm::PPC::VF0' data-ref="llvm::PPC::VF0" data-ref-filename="llvm..PPC..VF0">VF0</a> &amp;&amp; <a class="local col7 ref" href="#317Reg" title='Reg' data-ref="317Reg" data-ref-filename="317Reg">Reg</a> &lt;= <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VF31" title='llvm::PPC::VF31' data-ref="llvm::PPC::VF31" data-ref-filename="llvm..PPC..VF31">VF31</a>;</td></tr>
<tr><th id="581">581</th><td>  }</td></tr>
<tr><th id="582">582</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm12PPCInstrInfo12isVRRegisterEj" title='llvm::PPCInstrInfo::isVRRegister' data-ref="_ZN4llvm12PPCInstrInfo12isVRRegisterEj" data-ref-filename="_ZN4llvm12PPCInstrInfo12isVRRegisterEj">isVRRegister</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="318Reg" title='Reg' data-type='unsigned int' data-ref="318Reg" data-ref-filename="318Reg">Reg</dfn>) {</td></tr>
<tr><th id="583">583</th><td>    <b>return</b> <a class="local col8 ref" href="#318Reg" title='Reg' data-ref="318Reg" data-ref-filename="318Reg">Reg</a> &gt;= <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::V0" title='llvm::PPC::V0' data-ref="llvm::PPC::V0" data-ref-filename="llvm..PPC..V0">V0</a> &amp;&amp; <a class="local col8 ref" href="#318Reg" title='Reg' data-ref="318Reg" data-ref-filename="318Reg">Reg</a> &lt;= <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::V31" title='llvm::PPC::V31' data-ref="llvm::PPC::V31" data-ref-filename="llvm..PPC..V31">V31</a>;</td></tr>
<tr><th id="584">584</th><td>  }</td></tr>
<tr><th id="585">585</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo9updatedRCEPKNS_19TargetRegisterClassE" title='llvm::PPCInstrInfo::updatedRC' data-ref="_ZNK4llvm12PPCInstrInfo9updatedRCEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm12PPCInstrInfo9updatedRCEPKNS_19TargetRegisterClassE">updatedRC</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="319RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="319RC" data-ref-filename="319RC">RC</dfn>) <em>const</em>;</td></tr>
<tr><th id="586">586</th><td>  <em>static</em> <em>int</em> <dfn class="decl fn" id="_ZN4llvm12PPCInstrInfo19getRecordFormOpcodeEj" title='llvm::PPCInstrInfo::getRecordFormOpcode' data-ref="_ZN4llvm12PPCInstrInfo19getRecordFormOpcodeEj" data-ref-filename="_ZN4llvm12PPCInstrInfo19getRecordFormOpcodeEj">getRecordFormOpcode</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="320Opcode" title='Opcode' data-type='unsigned int' data-ref="320Opcode" data-ref-filename="320Opcode">Opcode</dfn>);</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo11isTOCSaveMIERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::isTOCSaveMI' data-ref="_ZNK4llvm12PPCInstrInfo11isTOCSaveMIERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo11isTOCSaveMIERKNS_12MachineInstrE">isTOCSaveMI</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="321MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="321MI" data-ref-filename="321MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" title='llvm::PPCInstrInfo::isSignOrZeroExtended' data-ref="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" data-ref-filename="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj">isSignOrZeroExtended</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="322MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="322MI" data-ref-filename="322MI">MI</dfn>, <em>bool</em> <dfn class="local col3 decl" id="323SignExt" title='SignExt' data-type='bool' data-ref="323SignExt" data-ref-filename="323SignExt">SignExt</dfn>,</td></tr>
<tr><th id="591">591</th><td>                            <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="324PhiDepth" title='PhiDepth' data-type='const unsigned int' data-ref="324PhiDepth" data-ref-filename="324PhiDepth">PhiDepth</dfn>) <em>const</em>;</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>  <i class="doc">/// Return true if the output of the instruction is always a sign-extended,</i></td></tr>
<tr><th id="594">594</th><td><i class="doc">  /// i.e. 0 to 31-th bits are same as 32-th bit.</i></td></tr>
<tr><th id="595">595</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo14isSignExtendedERKNS_12MachineInstrEj" title='llvm::PPCInstrInfo::isSignExtended' data-ref="_ZNK4llvm12PPCInstrInfo14isSignExtendedERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo14isSignExtendedERKNS_12MachineInstrEj">isSignExtended</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="325MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="325MI" data-ref-filename="325MI">MI</dfn>, <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="326depth" title='depth' data-type='const unsigned int' data-ref="326depth" data-ref-filename="326depth">depth</dfn> = <var>0</var>) <em>const</em> {</td></tr>
<tr><th id="596">596</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" title='llvm::PPCInstrInfo::isSignOrZeroExtended' data-ref="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" data-ref-filename="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj">isSignOrZeroExtended</a>(<a class="local col5 ref" href="#325MI" title='MI' data-ref="325MI" data-ref-filename="325MI">MI</a>, <b>true</b>, <a class="local col6 ref" href="#326depth" title='depth' data-ref="326depth" data-ref-filename="326depth">depth</a>);</td></tr>
<tr><th id="597">597</th><td>  }</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>  <i class="doc">/// Return true if the output of the instruction is always zero-extended,</i></td></tr>
<tr><th id="600">600</th><td><i class="doc">  /// i.e. 0 to 31-th bits are all zeros</i></td></tr>
<tr><th id="601">601</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo14isZeroExtendedERKNS_12MachineInstrEj" title='llvm::PPCInstrInfo::isZeroExtended' data-ref="_ZNK4llvm12PPCInstrInfo14isZeroExtendedERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo14isZeroExtendedERKNS_12MachineInstrEj">isZeroExtended</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="327MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="327MI" data-ref-filename="327MI">MI</dfn>, <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="328depth" title='depth' data-type='const unsigned int' data-ref="328depth" data-ref-filename="328depth">depth</dfn> = <var>0</var>) <em>const</em> {</td></tr>
<tr><th id="602">602</th><td>   <b>return</b> <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" title='llvm::PPCInstrInfo::isSignOrZeroExtended' data-ref="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" data-ref-filename="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj">isSignOrZeroExtended</a>(<a class="local col7 ref" href="#327MI" title='MI' data-ref="327MI" data-ref-filename="327MI">MI</a>, <b>false</b>, <a class="local col8 ref" href="#328depth" title='depth' data-ref="328depth" data-ref-filename="328depth">depth</a>);</td></tr>
<tr><th id="603">603</th><td>  }</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo22convertToImmediateFormERNS_12MachineInstrEPPS1_" title='llvm::PPCInstrInfo::convertToImmediateForm' data-ref="_ZNK4llvm12PPCInstrInfo22convertToImmediateFormERNS_12MachineInstrEPPS1_" data-ref-filename="_ZNK4llvm12PPCInstrInfo22convertToImmediateFormERNS_12MachineInstrEPPS1_">convertToImmediateForm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="329MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="329MI" data-ref-filename="329MI">MI</dfn>,</td></tr>
<tr><th id="606">606</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> **<dfn class="local col0 decl" id="330KilledDef" title='KilledDef' data-type='llvm::MachineInstr **' data-ref="330KilledDef" data-ref-filename="330KilledDef">KilledDef</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="607">607</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo15foldFrameOffsetERNS_12MachineInstrE" title='llvm::PPCInstrInfo::foldFrameOffset' data-ref="_ZNK4llvm12PPCInstrInfo15foldFrameOffsetERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo15foldFrameOffsetERNS_12MachineInstrE">foldFrameOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="331MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="331MI" data-ref-filename="331MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="608">608</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo13combineRLWINMERNS_12MachineInstrEPPS1_" title='llvm::PPCInstrInfo::combineRLWINM' data-ref="_ZNK4llvm12PPCInstrInfo13combineRLWINMERNS_12MachineInstrEPPS1_" data-ref-filename="_ZNK4llvm12PPCInstrInfo13combineRLWINMERNS_12MachineInstrEPPS1_">combineRLWINM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="332MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="332MI" data-ref-filename="332MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> **<dfn class="local col3 decl" id="333ToErase" title='ToErase' data-type='llvm::MachineInstr **' data-ref="333ToErase" data-ref-filename="333ToErase">ToErase</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="609">609</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo29isADDIInstrEligibleForFoldingERNS_12MachineInstrERl" title='llvm::PPCInstrInfo::isADDIInstrEligibleForFolding' data-ref="_ZNK4llvm12PPCInstrInfo29isADDIInstrEligibleForFoldingERNS_12MachineInstrERl" data-ref-filename="_ZNK4llvm12PPCInstrInfo29isADDIInstrEligibleForFoldingERNS_12MachineInstrERl">isADDIInstrEligibleForFolding</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="334ADDIMI" title='ADDIMI' data-type='llvm::MachineInstr &amp;' data-ref="334ADDIMI" data-ref-filename="334ADDIMI">ADDIMI</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col5 decl" id="335Imm" title='Imm' data-type='int64_t &amp;' data-ref="335Imm" data-ref-filename="335Imm">Imm</dfn>) <em>const</em>;</td></tr>
<tr><th id="610">610</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo28isADDInstrEligibleForFoldingERNS_12MachineInstrE" title='llvm::PPCInstrInfo::isADDInstrEligibleForFolding' data-ref="_ZNK4llvm12PPCInstrInfo28isADDInstrEligibleForFoldingERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo28isADDInstrEligibleForFoldingERNS_12MachineInstrE">isADDInstrEligibleForFolding</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="336ADDMI" title='ADDMI' data-type='llvm::MachineInstr &amp;' data-ref="336ADDMI" data-ref-filename="336ADDMI">ADDMI</dfn>) <em>const</em>;</td></tr>
<tr><th id="611">611</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo28isImmInstrEligibleForFoldingERNS_12MachineInstrERjS3_RlRNS_12ImmInstrInfoE" title='llvm::PPCInstrInfo::isImmInstrEligibleForFolding' data-ref="_ZNK4llvm12PPCInstrInfo28isImmInstrEligibleForFoldingERNS_12MachineInstrERjS3_RlRNS_12ImmInstrInfoE" data-ref-filename="_ZNK4llvm12PPCInstrInfo28isImmInstrEligibleForFoldingERNS_12MachineInstrERjS3_RlRNS_12ImmInstrInfoE">isImmInstrEligibleForFolding</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="337MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="337MI" data-ref-filename="337MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="338BaseReg" title='BaseReg' data-type='unsigned int &amp;' data-ref="338BaseReg" data-ref-filename="338BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="612">612</th><td>                                    <em>unsigned</em> &amp;<dfn class="local col9 decl" id="339XFormOpcode" title='XFormOpcode' data-type='unsigned int &amp;' data-ref="339XFormOpcode" data-ref-filename="339XFormOpcode">XFormOpcode</dfn>,</td></tr>
<tr><th id="613">613</th><td>                                    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col0 decl" id="340OffsetOfImmInstr" title='OffsetOfImmInstr' data-type='int64_t &amp;' data-ref="340OffsetOfImmInstr" data-ref-filename="340OffsetOfImmInstr">OffsetOfImmInstr</dfn>,</td></tr>
<tr><th id="614">614</th><td>                                    <a class="type" href="#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo" data-ref-filename="llvm..ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col1 decl" id="341III" title='III' data-type='llvm::ImmInstrInfo &amp;' data-ref="341III" data-ref-filename="341III">III</dfn>) <em>const</em>;</td></tr>
<tr><th id="615">615</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo21isValidToBeChangedRegEPNS_12MachineInstrEjRS2_Rll" title='llvm::PPCInstrInfo::isValidToBeChangedReg' data-ref="_ZNK4llvm12PPCInstrInfo21isValidToBeChangedRegEPNS_12MachineInstrEjRS2_Rll" data-ref-filename="_ZNK4llvm12PPCInstrInfo21isValidToBeChangedRegEPNS_12MachineInstrEjRS2_Rll">isValidToBeChangedReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="342ADDMI" title='ADDMI' data-type='llvm::MachineInstr *' data-ref="342ADDMI" data-ref-filename="342ADDMI">ADDMI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="343Index" title='Index' data-type='unsigned int' data-ref="343Index" data-ref-filename="343Index">Index</dfn>,</td></tr>
<tr><th id="616">616</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&amp;<dfn class="local col4 decl" id="344ADDIMI" title='ADDIMI' data-type='llvm::MachineInstr *&amp;' data-ref="344ADDIMI" data-ref-filename="344ADDIMI">ADDIMI</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col5 decl" id="345OffsetAddi" title='OffsetAddi' data-type='int64_t &amp;' data-ref="345OffsetAddi" data-ref-filename="345OffsetAddi">OffsetAddi</dfn>,</td></tr>
<tr><th id="617">617</th><td>                             <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="346OffsetImm" title='OffsetImm' data-type='int64_t' data-ref="346OffsetImm" data-ref-filename="346OffsetImm">OffsetImm</dfn>) <em>const</em>;</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>  <i class="doc">/// Fixup killed/dead flag for register<span class="command"> \p</span> <span class="arg">RegNo</span> between instructions <span class="command">[\p</span></i></td></tr>
<tr><th id="620">620</th><td><i class="doc">  /// <span class="arg">StartMI,</span><span class="command"> \p</span> <span class="arg">EndMI].</span> Some pre-RA or post-RA transformations may violate</i></td></tr>
<tr><th id="621">621</th><td><i class="doc">  /// register killed/dead flags semantics, this function can be called to fix</i></td></tr>
<tr><th id="622">622</th><td><i class="doc">  /// up. Before calling this function,</i></td></tr>
<tr><th id="623">623</th><td><i class="doc">  /// 1. Ensure that<span class="command"> \p</span> <span class="arg">RegNo</span> liveness is killed after instruction<span class="command"> \p</span> <span class="arg">EndMI.</span></i></td></tr>
<tr><th id="624">624</th><td><i class="doc">  /// 2. Ensure that there is no new definition between <span class="command">(\p</span> <span class="arg">StartMI,</span><span class="command"> \p</span> <span class="arg">EndMI)</span></i></td></tr>
<tr><th id="625">625</th><td><i class="doc">  ///    and possible definition for<span class="command"> \p</span> <span class="arg">RegNo</span> is<span class="command"> \p</span> <span class="arg">StartMI</span> or<span class="command"> \p</span> <span class="arg">EndMI.</span> For</i></td></tr>
<tr><th id="626">626</th><td><i class="doc">  ///    pre-RA cases, definition may be<span class="command"> \p</span> <span class="arg">StartMI</span> through COPY,<span class="command"> \p</span> <span class="arg">StartMI</span></i></td></tr>
<tr><th id="627">627</th><td><i class="doc">  ///    will be adjust to true definition.</i></td></tr>
<tr><th id="628">628</th><td><i class="doc">  /// 3. We can do accurate fixup for the case when all instructions between</i></td></tr>
<tr><th id="629">629</th><td><i class="doc">  ///    <span class="command">[\p</span> <span class="arg">StartMI,</span><span class="command"> \p</span> <span class="arg">EndMI]</span> are in same basic block.</i></td></tr>
<tr><th id="630">630</th><td><i class="doc">  /// 4. For the case when<span class="command"> \p</span> <span class="arg">StartMI</span> and<span class="command"> \p</span> <span class="arg">EndMI</span> are not in same basic block,</i></td></tr>
<tr><th id="631">631</th><td><i class="doc">  ///    we conservatively clear kill flag for all uses of<span class="command"> \p</span> <span class="arg">RegNo</span> for pre-RA</i></td></tr>
<tr><th id="632">632</th><td><i class="doc">  ///    and for post-RA, we give an assertion as without reaching definition</i></td></tr>
<tr><th id="633">633</th><td><i class="doc">  ///    analysis post-RA,<span class="command"> \p</span> <span class="arg">StartMI</span> and<span class="command"> \p</span> <span class="arg">EndMI</span> are hard to keep right.</i></td></tr>
<tr><th id="634">634</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j" title='llvm::PPCInstrInfo::fixupIsDeadOrKill' data-ref="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j" data-ref-filename="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j">fixupIsDeadOrKill</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="347StartMI" title='StartMI' data-type='llvm::MachineInstr *' data-ref="347StartMI" data-ref-filename="347StartMI">StartMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="348EndMI" title='EndMI' data-type='llvm::MachineInstr *' data-ref="348EndMI" data-ref-filename="348EndMI">EndMI</dfn>,</td></tr>
<tr><th id="635">635</th><td>                         <em>unsigned</em> <dfn class="local col9 decl" id="349RegNo" title='RegNo' data-type='unsigned int' data-ref="349RegNo" data-ref-filename="349RegNo">RegNo</dfn>) <em>const</em>;</td></tr>
<tr><th id="636">636</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo18replaceInstrWithLIERNS_12MachineInstrERKNS_17LoadImmediateInfoE" title='llvm::PPCInstrInfo::replaceInstrWithLI' data-ref="_ZNK4llvm12PPCInstrInfo18replaceInstrWithLIERNS_12MachineInstrERKNS_17LoadImmediateInfoE" data-ref-filename="_ZNK4llvm12PPCInstrInfo18replaceInstrWithLIERNS_12MachineInstrERKNS_17LoadImmediateInfoE">replaceInstrWithLI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="350MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="350MI" data-ref-filename="350MI">MI</dfn>, <em>const</em> <a class="type" href="#llvm::LoadImmediateInfo" title='llvm::LoadImmediateInfo' data-ref="llvm::LoadImmediateInfo" data-ref-filename="llvm..LoadImmediateInfo">LoadImmediateInfo</a> &amp;<dfn class="local col1 decl" id="351LII" title='LII' data-type='const llvm::LoadImmediateInfo &amp;' data-ref="351LII" data-ref-filename="351LII">LII</dfn>) <em>const</em>;</td></tr>
<tr><th id="637">637</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl" title='llvm::PPCInstrInfo::replaceInstrOperandWithImm' data-ref="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl" data-ref-filename="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl">replaceInstrOperandWithImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="352MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="352MI" data-ref-filename="352MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="353OpNo" title='OpNo' data-type='unsigned int' data-ref="353OpNo" data-ref-filename="353OpNo">OpNo</dfn>,</td></tr>
<tr><th id="638">638</th><td>                                  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="354Imm" title='Imm' data-type='int64_t' data-ref="354Imm" data-ref-filename="354Imm">Imm</dfn>) <em>const</em>;</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo15instrHasImmFormEjbRNS_12ImmInstrInfoEb" title='llvm::PPCInstrInfo::instrHasImmForm' data-ref="_ZNK4llvm12PPCInstrInfo15instrHasImmFormEjbRNS_12ImmInstrInfoEb" data-ref-filename="_ZNK4llvm12PPCInstrInfo15instrHasImmFormEjbRNS_12ImmInstrInfoEb">instrHasImmForm</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="355Opc" title='Opc' data-type='unsigned int' data-ref="355Opc" data-ref-filename="355Opc">Opc</dfn>, <em>bool</em> <dfn class="local col6 decl" id="356IsVFReg" title='IsVFReg' data-type='bool' data-ref="356IsVFReg" data-ref-filename="356IsVFReg">IsVFReg</dfn>, <a class="type" href="#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo" data-ref-filename="llvm..ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col7 decl" id="357III" title='III' data-type='llvm::ImmInstrInfo &amp;' data-ref="357III" data-ref-filename="357III">III</dfn>,</td></tr>
<tr><th id="641">641</th><td>                       <em>bool</em> <dfn class="local col8 decl" id="358PostRA" title='PostRA' data-type='bool' data-ref="358PostRA" data-ref-filename="358PostRA">PostRA</dfn>) <em>const</em>;</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>  <i>// In PostRA phase, try to find instruction defines \p Reg before \p MI.</i></td></tr>
<tr><th id="644">644</th><td><i>  // \p SeenIntermediate is set to true if uses between DefMI and \p MI exist.</i></td></tr>
<tr><th id="645">645</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo14getDefMIPostRAEjRNS_12MachineInstrERb" title='llvm::PPCInstrInfo::getDefMIPostRA' data-ref="_ZNK4llvm12PPCInstrInfo14getDefMIPostRAEjRNS_12MachineInstrERb" data-ref-filename="_ZNK4llvm12PPCInstrInfo14getDefMIPostRAEjRNS_12MachineInstrERb">getDefMIPostRA</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="359Reg" title='Reg' data-type='unsigned int' data-ref="359Reg" data-ref-filename="359Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="360MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="360MI" data-ref-filename="360MI">MI</dfn>,</td></tr>
<tr><th id="646">646</th><td>                               <em>bool</em> &amp;<dfn class="local col1 decl" id="361SeenIntermediateUse" title='SeenIntermediateUse' data-type='bool &amp;' data-ref="361SeenIntermediateUse" data-ref-filename="361SeenIntermediateUse">SeenIntermediateUse</dfn>) <em>const</em>;</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>  <i class="doc">/// getRegNumForOperand - some operands use different numbering schemes</i></td></tr>
<tr><th id="649">649</th><td><i class="doc">  /// for the same registers. For example, a VSX instruction may have any of</i></td></tr>
<tr><th id="650">650</th><td><i class="doc">  /// vs0-vs63 allocated whereas an Altivec instruction could only have</i></td></tr>
<tr><th id="651">651</th><td><i class="doc">  /// vs32-vs63 allocated (numbered as v0-v31). This function returns the actual</i></td></tr>
<tr><th id="652">652</th><td><i class="doc">  /// register number needed for the opcode/operand number combination.</i></td></tr>
<tr><th id="653">653</th><td><i class="doc">  /// The operand number argument will be useful when we need to extend this</i></td></tr>
<tr><th id="654">654</th><td><i class="doc">  /// to instructions that use both Altivec and VSX numbering (for different</i></td></tr>
<tr><th id="655">655</th><td><i class="doc">  /// operands).</i></td></tr>
<tr><th id="656">656</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl def fn" id="_ZN4llvm12PPCInstrInfo19getRegNumForOperandERKNS_11MCInstrDescEjj" title='llvm::PPCInstrInfo::getRegNumForOperand' data-ref="_ZN4llvm12PPCInstrInfo19getRegNumForOperandERKNS_11MCInstrDescEjj" data-ref-filename="_ZN4llvm12PPCInstrInfo19getRegNumForOperandERKNS_11MCInstrDescEjj">getRegNumForOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="362Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="362Desc" data-ref-filename="362Desc">Desc</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="363Reg" title='Reg' data-type='unsigned int' data-ref="363Reg" data-ref-filename="363Reg">Reg</dfn>,</td></tr>
<tr><th id="657">657</th><td>                                      <em>unsigned</em> <dfn class="local col4 decl" id="364OpNo" title='OpNo' data-type='unsigned int' data-ref="364OpNo" data-ref-filename="364OpNo">OpNo</dfn>) {</td></tr>
<tr><th id="658">658</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col5 decl" id="365regClass" title='regClass' data-type='int16_t' data-ref="365regClass" data-ref-filename="365regClass">regClass</dfn> = <a class="local col2 ref" href="#362Desc" title='Desc' data-ref="362Desc" data-ref-filename="362Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col4 ref" href="#364OpNo" title='OpNo' data-ref="364OpNo" data-ref-filename="364OpNo">OpNo</a>].<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a>;</td></tr>
<tr><th id="659">659</th><td>    <b>switch</b> (<a class="local col5 ref" href="#365regClass" title='regClass' data-ref="365regClass" data-ref-filename="365regClass">regClass</a>) {</td></tr>
<tr><th id="660">660</th><td>      <i>// We store F0-F31, VF0-VF31 in MCOperand and it should be F0-F31,</i></td></tr>
<tr><th id="661">661</th><td><i>      // VSX32-VSX63 during encoding/disassembling</i></td></tr>
<tr><th id="662">662</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSSRCRegClassID" title='llvm::PPC::VSSRCRegClassID' data-ref="llvm::PPC::VSSRCRegClassID" data-ref-filename="llvm..PPC..VSSRCRegClassID">VSSRCRegClassID</a>:</td></tr>
<tr><th id="663">663</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSFRCRegClassID" title='llvm::PPC::VSFRCRegClassID' data-ref="llvm::PPC::VSFRCRegClassID" data-ref-filename="llvm..PPC..VSFRCRegClassID">VSFRCRegClassID</a>:</td></tr>
<tr><th id="664">664</th><td>        <b>if</b> (<a class="member fn" href="#_ZN4llvm12PPCInstrInfo12isVFRegisterEj" title='llvm::PPCInstrInfo::isVFRegister' data-ref="_ZN4llvm12PPCInstrInfo12isVFRegisterEj" data-ref-filename="_ZN4llvm12PPCInstrInfo12isVFRegisterEj">isVFRegister</a>(<a class="local col3 ref" href="#363Reg" title='Reg' data-ref="363Reg" data-ref-filename="363Reg">Reg</a>))</td></tr>
<tr><th id="665">665</th><td>          <b>return</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSX32" title='llvm::PPC::VSX32' data-ref="llvm::PPC::VSX32" data-ref-filename="llvm..PPC..VSX32">VSX32</a> + (<a class="local col3 ref" href="#363Reg" title='Reg' data-ref="363Reg" data-ref-filename="363Reg">Reg</a> - <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VF0" title='llvm::PPC::VF0' data-ref="llvm::PPC::VF0" data-ref-filename="llvm..PPC..VF0">VF0</a>);</td></tr>
<tr><th id="666">666</th><td>        <b>break</b>;</td></tr>
<tr><th id="667">667</th><td>      <i>// We store VSL0-VSL31, V0-V31 in MCOperand and it should be VSL0-VSL31,</i></td></tr>
<tr><th id="668">668</th><td><i>      // VSX32-VSX63 during encoding/disassembling</i></td></tr>
<tr><th id="669">669</th><td>      <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSRCRegClassID" title='llvm::PPC::VSRCRegClassID' data-ref="llvm::PPC::VSRCRegClassID" data-ref-filename="llvm..PPC..VSRCRegClassID">VSRCRegClassID</a>:</td></tr>
<tr><th id="670">670</th><td>        <b>if</b> (<a class="member fn" href="#_ZN4llvm12PPCInstrInfo12isVRRegisterEj" title='llvm::PPCInstrInfo::isVRRegister' data-ref="_ZN4llvm12PPCInstrInfo12isVRRegisterEj" data-ref-filename="_ZN4llvm12PPCInstrInfo12isVRRegisterEj">isVRRegister</a>(<a class="local col3 ref" href="#363Reg" title='Reg' data-ref="363Reg" data-ref-filename="363Reg">Reg</a>))</td></tr>
<tr><th id="671">671</th><td>          <b>return</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSX32" title='llvm::PPC::VSX32' data-ref="llvm::PPC::VSX32" data-ref-filename="llvm..PPC..VSX32">VSX32</a> + (<a class="local col3 ref" href="#363Reg" title='Reg' data-ref="363Reg" data-ref-filename="363Reg">Reg</a> - <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::V0" title='llvm::PPC::V0' data-ref="llvm::PPC::V0" data-ref-filename="llvm..PPC..V0">V0</a>);</td></tr>
<tr><th id="672">672</th><td>        <b>break</b>;</td></tr>
<tr><th id="673">673</th><td>      <i>// Other RegClass doesn't need mapping</i></td></tr>
<tr><th id="674">674</th><td>      <b>default</b>:</td></tr>
<tr><th id="675">675</th><td>        <b>break</b>;</td></tr>
<tr><th id="676">676</th><td>    }</td></tr>
<tr><th id="677">677</th><td>    <b>return</b> <a class="local col3 ref" href="#363Reg" title='Reg' data-ref="363Reg" data-ref-filename="363Reg">Reg</a>;</td></tr>
<tr><th id="678">678</th><td>  }</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td>  <i class="doc">/// Check<span class="command"> \p</span> <span class="arg">Opcode</span> is BDNZ (Decrement CTR and branch if it is still nonzero).</i></td></tr>
<tr><th id="681">681</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo6isBDNZEj" title='llvm::PPCInstrInfo::isBDNZ' data-ref="_ZNK4llvm12PPCInstrInfo6isBDNZEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo6isBDNZEj">isBDNZ</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="366Opcode" title='Opcode' data-type='unsigned int' data-ref="366Opcode" data-ref-filename="366Opcode">Opcode</dfn>) <em>const</em>;</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>  <i class="doc">/// Find the hardware loop instruction used to set-up the specified loop.</i></td></tr>
<tr><th id="684">684</th><td><i class="doc">  /// On PPC, we have two instructions used to set-up the hardware loop</i></td></tr>
<tr><th id="685">685</th><td><i class="doc">  /// (MTCTRloop, MTCTR8loop) with corresponding endloop (BDNZ, BDNZ8)</i></td></tr>
<tr><th id="686">686</th><td><i class="doc">  /// instructions to indicate the end of a loop.</i></td></tr>
<tr><th id="687">687</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="688">688</th><td>  <dfn class="decl fn" id="_ZNK4llvm12PPCInstrInfo13findLoopInstrERNS_17MachineBasicBlockERNS_11SmallPtrSetIPS1_Lj8EEE" title='llvm::PPCInstrInfo::findLoopInstr' data-ref="_ZNK4llvm12PPCInstrInfo13findLoopInstrERNS_17MachineBasicBlockERNS_11SmallPtrSetIPS1_Lj8EEE" data-ref-filename="_ZNK4llvm12PPCInstrInfo13findLoopInstrERNS_17MachineBasicBlockERNS_11SmallPtrSetIPS1_Lj8EEE">findLoopInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="367PreHeader" title='PreHeader' data-type='llvm::MachineBasicBlock &amp;' data-ref="367PreHeader" data-ref-filename="367PreHeader">PreHeader</dfn>,</td></tr>
<tr><th id="689">689</th><td>                <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet" data-ref-filename="llvm..SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <var>8</var>&gt; &amp;<dfn class="local col8 decl" id="368Visited" title='Visited' data-type='SmallPtrSet&lt;llvm::MachineBasicBlock *, 8&gt; &amp;' data-ref="368Visited" data-ref-filename="368Visited">Visited</dfn>) <em>const</em>;</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td>  <i class="doc">/// Analyze loop L, which must be a single-basic-block loop, and if the</i></td></tr>
<tr><th id="692">692</th><td><i class="doc">  /// conditions can be understood enough produce a PipelinerLoopInfo object.</i></td></tr>
<tr><th id="693">693</th><td>  <span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::PipelinerLoopInfo" title='llvm::TargetInstrInfo::PipelinerLoopInfo' data-ref="llvm::TargetInstrInfo::PipelinerLoopInfo" data-ref-filename="llvm..TargetInstrInfo..PipelinerLoopInfo">PipelinerLoopInfo</a>&gt;</td></tr>
<tr><th id="694">694</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm12PPCInstrInfo24analyzeLoopForPipeliningEPNS_17MachineBasicBlockE" title='llvm::PPCInstrInfo::analyzeLoopForPipelining' data-ref="_ZNK4llvm12PPCInstrInfo24analyzeLoopForPipeliningEPNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm12PPCInstrInfo24analyzeLoopForPipeliningEPNS_17MachineBasicBlockE">analyzeLoopForPipelining</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="369LoopBB" title='LoopBB' data-type='llvm::MachineBasicBlock *' data-ref="369LoopBB" data-ref-filename="369LoopBB">LoopBB</dfn>) <em>const</em> override;</td></tr>
<tr><th id="695">695</th><td>};</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td>}</td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="700">700</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='GISel/PPCCallLowering.cpp.html'>llvm/llvm/lib/Target/PowerPC/GISel/PPCCallLowering.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>