# Embedded Systems Lab Reports

This repository contains Verilog source files and reports for the **Embedded Systems** course (FCS-00072) at **Bialystok University of Technology**.

## ğŸ§  Topics Covered

### Lab 1: Adders
- One-bit adder with `assign` operators
- One-bit adder using gate primitives
- One-bit adder using `+` operator
- 4-bit ripple carry adder

### Lab 2: Combinational Circuits
- 4-bit wide 2-to-1 multiplexer
- 2-bit wide 4-to-1 multiplexer
- Binary to 7-segment decoder
- Two-digit 7-segment display with comparator logic

### Lab 3: Registers and Counters
- D latch, positive and negative edge-triggered D flip-flops
- 8-bit register-based addition with display and carry-out
- 8-bit and 4-bit T flip-flop based synchronous counters
- 16-bit register-based counter with RTL comparison

## ğŸ“ Folder Structure

Lab1/
â”œâ”€â”€ Verilog codes (.v)
â”œâ”€â”€ Lab1_Report.pdf

Lab2/
â”œâ”€â”€ Verilog codes (.v)
â”œâ”€â”€ Lab2_Report.pdf

Lab3/
â”œâ”€â”€ Verilog codes (.v)
â”œâ”€â”€ Lab3_Report.pdf


## ğŸ‘©â€ğŸ’» Author

Sevda Ghasemzadehnaghadehy  
Student at Bialystok University of Technology  
Course: Embedded Systems (FCS-00072)

---

ğŸ› ï¸ Built with: [Quartus Prime](https://www.intel.com/content/www/us/en/software/programmable/quartus-prime/overview.html), Verilog HDL  
ğŸ“š Simulated using: University Program waveform simulator
