

================================================================
== Vivado HLS Report for 'StreamingConvolution_5'
================================================================
* Date:           Tue Jul  7 16:27:09 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     6.981|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1876|  1876|  1876|  1876|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1874|  1874|         5|          2|          1|   936|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    827|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     42|
|Memory           |       32|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    312|
|Register         |        -|      -|    1746|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       32|      0|    1746|   1181|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       11|      0|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------------+---------+-------+---+----+
    |             Instance            |           Module           | BRAM_18K| DSP48E| FF| LUT|
    +---------------------------------+----------------------------+---------+-------+---+----+
    |BlackBoxJam_mux_42_128_1_1_U415  |BlackBoxJam_mux_42_128_1_1  |        0|      0|  0|  21|
    |BlackBoxJam_mux_42_128_1_1_U416  |BlackBoxJam_mux_42_128_1_1  |        0|      0|  0|  21|
    +---------------------------------+----------------------------+---------+-------+---+----+
    |Total                            |                            |        0|      0|  0|  42|
    +---------------------------------+----------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+---------------------------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |                 Module                | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------------------+---------+---+----+------+-----+------+-------------+
    |inputBuf_0_0_V_U  |StreamingConvolution_5_inputBuf_0_0_V  |        4|  0|   0|    12|  128|     1|         1536|
    |inputBuf_0_1_V_U  |StreamingConvolution_5_inputBuf_0_0_V  |        4|  0|   0|    12|  128|     1|         1536|
    |inputBuf_1_0_V_U  |StreamingConvolution_5_inputBuf_0_0_V  |        4|  0|   0|    12|  128|     1|         1536|
    |inputBuf_1_1_V_U  |StreamingConvolution_5_inputBuf_0_0_V  |        4|  0|   0|    12|  128|     1|         1536|
    |inputBuf_2_0_V_U  |StreamingConvolution_5_inputBuf_0_0_V  |        4|  0|   0|    12|  128|     1|         1536|
    |inputBuf_2_1_V_U  |StreamingConvolution_5_inputBuf_0_0_V  |        4|  0|   0|    12|  128|     1|         1536|
    |inputBuf_3_0_V_U  |StreamingConvolution_5_inputBuf_0_0_V  |        4|  0|   0|    12|  128|     1|         1536|
    |inputBuf_3_1_V_U  |StreamingConvolution_5_inputBuf_0_0_V  |        4|  0|   0|    12|  128|     1|         1536|
    +------------------+---------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                                       |       32|  0|   0|    96| 1024|     8|        12288|
    +------------------+---------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |counter_internal_blo_2_fu_673_p2   |     +    |      0|  0|  39|          32|           1|
    |current_line_in_bloc_fu_580_p2     |     +    |      0|  0|  39|          32|          32|
    |grp_fu_434_p2                      |     +    |      0|  0|  39|          32|           1|
    |grp_fu_443_p2                      |     +    |      0|  0|  39|          32|           1|
    |grp_fu_449_p2                      |     +    |      0|  0|  39|          32|           1|
    |i_s_fu_540_p2                      |     +    |      0|  0|  14|          10|           1|
    |inp_6_fu_726_p2                    |     +    |      0|  0|  39|          32|           1|
    |k_x_9_fu_586_p2                    |     +    |      0|  0|  39|           1|          32|
    |k_y_9_fu_574_p2                    |     +    |      0|  0|  39|           1|          32|
    |ofm_x_9_fu_617_p2                  |     +    |      0|  0|  39|          32|           1|
    |ofm_y_9_fu_637_p2                  |     +    |      0|  0|  39|          32|           1|
    |tmp1_fu_741_p2                     |     +    |      0|  0|   5|           1|           2|
    |tmp_140_fu_747_p2                  |     +    |      0|  0|   5|           2|           2|
    |ap_block_state5_pp0_stage1_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter2   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_550                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_561                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_572                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_583                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_595                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_606                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_616                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_626                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_81                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_96                    |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter0_stage1  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter1_stage1  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op100_load_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op110_read_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op128_read_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op147_load_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op168_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op197_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op198_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op199_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op200_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op206_write_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op219_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op221_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op223_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op225_store_state5    |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_664_p2                  |    and   |      0|  0|   2|           1|           1|
    |grp_fu_484_p2                      |   icmp   |      0|  0|  18|          32|           4|
    |grp_fu_495_p2                      |   icmp   |      0|  0|  18|          32|           3|
    |tmp_139_fu_555_p2                  |   icmp   |      0|  0|  18|          32|           7|
    |tmp_142_fu_592_p2                  |   icmp   |      0|  0|  18|          32|           2|
    |tmp_144_fu_603_p2                  |   icmp   |      0|  0|  18|          32|           2|
    |tmp_146_fu_623_p2                  |   icmp   |      0|  0|  18|          32|           4|
    |tmp_147_fu_643_p2                  |   icmp   |      0|  0|  18|          32|           4|
    |tmp_148_fu_652_p2                  |   icmp   |      0|  0|  18|          32|           4|
    |tmp_149_fu_658_p2                  |   icmp   |      0|  0|  18|          32|           4|
    |tmp_156_fu_709_p2                  |   icmp   |      0|  0|  18|          32|           7|
    |tmp_fu_534_p2                      |   icmp   |      0|  0|  13|          10|           8|
    |tmp_s_fu_546_p2                    |   icmp   |      0|  0|  18|          32|           6|
    |ap_block_pp0                       |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |grp_fu_501_p3                      |  select  |      0|  0|  32|           1|           1|
    |p_inp_1_fu_686_p3                  |  select  |      0|  0|  32|           1|           1|
    |p_ofm_y_9_fu_693_p3                |  select  |      0|  0|  32|           1|           1|
    |p_s_fu_714_p3                      |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 827|         674|         205|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_393_p4    |   9|          2|   10|         20|
    |counter_internal_blo_fu_108   |   9|          2|   32|         64|
    |current_block_write_1_fu_100  |   9|          2|   32|         64|
    |current_line_1_fu_104         |   9|          2|   32|         64|
    |i_reg_389                     |   9|          2|   10|         20|
    |in_V_V_blk_n                  |   9|          2|    1|          2|
    |inp_1_fu_88                   |  15|          3|   32|         96|
    |inputBuf_0_0_V_address1       |  15|          3|    4|         12|
    |inputBuf_0_1_V_address1       |  15|          3|    4|         12|
    |inputBuf_1_0_V_address1       |  15|          3|    4|         12|
    |inputBuf_1_1_V_address1       |  15|          3|    4|         12|
    |inputBuf_2_0_V_address1       |  15|          3|    4|         12|
    |inputBuf_2_1_V_address1       |  15|          3|    4|         12|
    |inputBuf_3_0_V_address1       |  15|          3|    4|         12|
    |inputBuf_3_1_V_address1       |  15|          3|    4|         12|
    |k_x_1_fu_92                   |   9|          2|   32|         64|
    |k_y_1_fu_84                   |   9|          2|   32|         64|
    |ofm_x_1_fu_80                 |   9|          2|   32|         64|
    |ofm_y_1_fu_76                 |   9|          2|   32|         64|
    |out_V_V_blk_n                 |   9|          2|    1|          2|
    |out_V_V_din                   |  15|          3|  128|        384|
    |read_block_1_fu_96            |   9|          2|   32|         64|
    |real_start                    |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 312|         65|  474|       1143|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                       |    4|   0|    4|          0|
    |ap_done_reg                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |    1|   0|    1|          0|
    |counter_internal_blo_2_reg_929  |   32|   0|   32|          0|
    |counter_internal_blo_fu_108     |   32|   0|   32|          0|
    |current_block_write_1_fu_100    |   32|   0|   32|          0|
    |current_line_1_fu_104           |   32|   0|   32|          0|
    |current_line_in_bloc_reg_897    |   32|   0|   32|          0|
    |i_reg_389                       |   10|   0|   10|          0|
    |i_s_reg_879                     |   10|   0|   10|          0|
    |inp_1_fu_88                     |   32|   0|   32|          0|
    |inputBuf_0_0_V_loa_reg_977      |  128|   0|  128|          0|
    |inputBuf_0_1_V_add_2_reg_1021   |    4|   0|    4|          0|
    |inputBuf_0_1_V_add_reg_1045     |    4|   0|    4|          0|
    |inputBuf_0_1_V_loa_reg_1065     |  128|   0|  128|          0|
    |inputBuf_1_0_V_loa_reg_982      |  128|   0|  128|          0|
    |inputBuf_1_1_V_add_2_reg_1026   |    4|   0|    4|          0|
    |inputBuf_1_1_V_add_reg_1050     |    4|   0|    4|          0|
    |inputBuf_1_1_V_loa_reg_1070     |  128|   0|  128|          0|
    |inputBuf_2_0_V_loa_reg_987      |  128|   0|  128|          0|
    |inputBuf_2_1_V_add_2_reg_1031   |    4|   0|    4|          0|
    |inputBuf_2_1_V_add_reg_1055     |    4|   0|    4|          0|
    |inputBuf_2_1_V_loa_reg_1075     |  128|   0|  128|          0|
    |inputBuf_3_0_V_loa_reg_992      |  128|   0|  128|          0|
    |inputBuf_3_1_V_add_2_reg_1036   |    4|   0|    4|          0|
    |inputBuf_3_1_V_add_reg_1060     |    4|   0|    4|          0|
    |inputBuf_3_1_V_loa_reg_1080     |  128|   0|  128|          0|
    |k_x_1_fu_92                     |   32|   0|   32|          0|
    |k_y_1_fu_84                     |   32|   0|   32|          0|
    |ofm_x_1_fu_80                   |   32|   0|   32|          0|
    |ofm_y_1_fu_76                   |   32|   0|   32|          0|
    |ofm_y_9_reg_914                 |   32|   0|   32|          0|
    |or_cond_reg_925                 |    1|   0|    1|          0|
    |or_cond_reg_925_pp0_iter1_reg   |    1|   0|    1|          0|
    |read_block_1_fu_96              |   32|   0|   32|          0|
    |reg_460                         |   32|   0|   32|          0|
    |reg_464                         |   32|   0|   32|          0|
    |reg_468                         |  128|   0|  128|          0|
    |reg_480                         |   32|   0|   32|          0|
    |start_once_reg                  |    1|   0|    1|          0|
    |tmp_1357_reg_1041               |    2|   0|    2|          0|
    |tmp_1358_reg_892                |    2|   0|    2|          0|
    |tmp_1360_reg_1017               |    2|   0|    2|          0|
    |tmp_139_reg_888                 |    1|   0|    1|          0|
    |tmp_139_reg_888_pp0_iter1_reg   |    1|   0|    1|          0|
    |tmp_140_reg_971                 |    2|   0|    2|          0|
    |tmp_141_reg_935                 |   32|   0|   64|         32|
    |tmp_142_reg_902                 |    1|   0|    1|          0|
    |tmp_143_reg_967                 |    1|   0|    1|          0|
    |tmp_144_reg_906                 |    1|   0|    1|          0|
    |tmp_146_reg_910                 |    1|   0|    1|          0|
    |tmp_147_reg_919                 |    1|   0|    1|          0|
    |tmp_153_reg_963                 |    1|   0|    1|          0|
    |tmp_reg_875                     |    1|   0|    1|          0|
    |tmp_s_reg_884                   |    1|   0|    1|          0|
    |tmp_s_reg_884_pp0_iter1_reg     |    1|   0|    1|          0|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           | 1746|   0| 1778|         32|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | StreamingConvolution.5 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | StreamingConvolution.5 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | StreamingConvolution.5 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | StreamingConvolution.5 | return value |
|ap_done         | out |    1| ap_ctrl_hs | StreamingConvolution.5 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | StreamingConvolution.5 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | StreamingConvolution.5 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | StreamingConvolution.5 | return value |
|start_out       | out |    1| ap_ctrl_hs | StreamingConvolution.5 | return value |
|start_write     | out |    1| ap_ctrl_hs | StreamingConvolution.5 | return value |
|in_V_V_dout     |  in |  128|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |         in_V_V         |    pointer   |
|out_V_V_din     | out |  128|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
+----------------+-----+-----+------------+------------------------+--------------+

