

================================================================
== Vitis HLS Report for 'genARPDiscovery'
================================================================
* Date:           Wed Mar  8 19:14:18 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ARP_hls_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  1.534 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.200 ns|  6.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      129|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      122|    -|
|Register             |        -|     -|      170|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      170|      251|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln885_1_fu_302_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln885_fu_268_p2               |         +|   0|  0|  15|           8|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_183                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_292                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op25_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op30_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op65_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op68_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op71_write_state3    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_108_p3           |       and|   0|  0|   2|           1|           0|
    |tmp_2_i_nbreadreq_fu_94_p3        |       and|   0|  0|   2|           1|           0|
    |icmp_ln1064_1_fu_244_p2           |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1064_fu_290_p2             |      icmp|   0|  0|  20|          32|          31|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_condition_247                  |        or|   0|  0|   2|           1|           1|
    |or_ln323_fu_232_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln305_fu_250_p3            |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln323_fu_226_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 129|         102|          57|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                     |   9|          2|    1|          2|
    |ap_phi_mux_arp_scan_loc_1_i_phi_fu_164_p16  |  14|          3|    1|          3|
    |ap_phi_mux_checkArpScan_V_phi_fu_153_p4     |  14|          3|    1|          3|
    |gia_fsm_state                               |  26|          5|    3|         15|
    |ip_lsb_V                                    |   9|          2|    8|         16|
    |macIpEncode_i_blk_n                         |   9|          2|    1|          2|
    |macIpEncode_i_din                           |  14|          3|   32|         96|
    |macIpEncode_req_TDATA_blk_n                 |   9|          2|    1|          2|
    |macIpEncode_rsp_TDATA_blk_n                 |   9|          2|    1|          2|
    |macIpEncode_rsp_i_blk_n                     |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 122|         26|   50|        143|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   1|   0|    1|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |arp_scan_1d_V                             |   1|   0|    1|          0|
    |gia_fsm_state                             |   3|   0|    3|          0|
    |gia_fsm_state_load_reg_340                |   3|   0|    3|          0|
    |gia_fsm_state_load_reg_340_pp0_iter1_reg  |   3|   0|    3|          0|
    |ip_lsb_V                                  |   8|   0|    8|          0|
    |time_counter                              |  32|   0|   32|          0|
    |tmp_2_i_reg_349                           |   1|   0|    1|          0|
    |tmp_4_i_reg_358                           |   1|   0|    1|          0|
    |tmp_4_i_reg_358_pp0_iter1_reg             |   1|   0|    1|          0|
    |tmp_macAddress_V_reg_362                  |  48|   0|   48|          0|
    |tmp_reg_353                               |  32|   0|   32|          0|
    |tmp_valid_V_reg_367                       |   1|   0|    1|          0|
    |trunc_ln674_reg_378                       |  24|   0|   24|          0|
    |v1_V_reg_344                              |   8|   0|    8|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 170|   0|  170|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|    genARPDiscovery|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|    genARPDiscovery|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|    genARPDiscovery|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|    genARPDiscovery|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|    genARPDiscovery|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|    genARPDiscovery|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|    genARPDiscovery|  return value|
|macIpEncode_req_TVALID     |   in|    1|        axis|    macIpEncode_req|       pointer|
|macIpEncode_req_TDATA      |   in|   32|        axis|    macIpEncode_req|       pointer|
|macIpEncode_req_TREADY     |  out|    1|        axis|    macIpEncode_req|       pointer|
|macIpEncode_rsp_i_dout     |   in|  128|     ap_fifo|  macIpEncode_rsp_i|       pointer|
|macIpEncode_rsp_i_empty_n  |   in|    1|     ap_fifo|  macIpEncode_rsp_i|       pointer|
|macIpEncode_rsp_i_read     |  out|    1|     ap_fifo|  macIpEncode_rsp_i|       pointer|
|macIpEncode_i_din          |  out|   32|     ap_fifo|      macIpEncode_i|       pointer|
|macIpEncode_i_full_n       |   in|    1|     ap_fifo|      macIpEncode_i|       pointer|
|macIpEncode_i_write        |  out|    1|     ap_fifo|      macIpEncode_i|       pointer|
|macIpEncode_rsp_TREADY     |   in|    1|        axis|    macIpEncode_rsp|       pointer|
|macIpEncode_rsp_TDATA      |  out|  128|        axis|    macIpEncode_rsp|       pointer|
|macIpEncode_rsp_TVALID     |  out|    1|        axis|    macIpEncode_rsp|       pointer|
|arp_scan_i                 |   in|    1|     ap_ovld|           arp_scan|       pointer|
|arp_scan_o                 |  out|    1|     ap_ovld|           arp_scan|       pointer|
|arp_scan_o_ap_vld          |  out|    1|     ap_ovld|           arp_scan|       pointer|
|myIpAddress                |   in|   32|     ap_none|        myIpAddress|       pointer|
+---------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.53>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp, void @empty_12, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_req, void @empty_12, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln259 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:259]   --->   Operation 14 'specpipeline' 'specpipeline_ln259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specreset_ln272 = specreset void @_ssdm_op_SpecReset, i3 %gia_fsm_state, i64 1, void @empty_5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:272]   --->   Operation 15 'specreset' 'specreset_ln272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%gia_fsm_state_load = load i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:285]   --->   Operation 16 'load' 'gia_fsm_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v1_V = load i8 %ip_lsb_V"   --->   Operation 17 'load' 'v1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arp_scan_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %arp_scan"   --->   Operation 18 'read' 'arp_scan_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "%switch_ln285 = switch i3 %gia_fsm_state_load, void %genARPDiscovery.exit, i3 1, void, i3 2, void %_ZN7ap_uintILi32EEC2ILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i, i3 4, void, i3 3, void, i3 0, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:285]   --->   Operation 19 'switch' 'switch_ln285' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln330 = store i8 0, i8 %ip_lsb_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:330]   --->   Operation 20 'store' 'store_ln330' <Predicate = (gia_fsm_state_load == 0)> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.45ns)   --->   "%store_ln331 = store i3 2, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:331]   --->   Operation 21 'store' 'store_ln331' <Predicate = (gia_fsm_state_load == 0)> <Delay = 0.45>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln332 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:332]   --->   Operation 22 'br' 'br_ln332' <Predicate = (gia_fsm_state_load == 0)> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %macIpEncode_req, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 23 'nbreadreq' 'tmp_2_i' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%br_ln313 = br i1 %tmp_2_i, void %._crit_edge4.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:313]   --->   Operation 24 'br' 'br_ln313' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %macIpEncode_req" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 25 'read' 'tmp' <Predicate = (gia_fsm_state_load == 3 & tmp_2_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln314 = br void %._crit_edge4.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:314]   --->   Operation 26 'br' 'br_ln314' <Predicate = (gia_fsm_state_load == 3 & tmp_2_i)> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%checkArpScan_V = phi i1 0, void, i1 1, void"   --->   Operation 27 'phi' 'checkArpScan_V' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_4_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %macIpEncode_rsp_i, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 28 'nbreadreq' 'tmp_4_i' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln318 = br i1 %tmp_4_i, void %.critedge.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:318]   --->   Operation 29 'br' 'br_ln318' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.41ns)   --->   "%macIpEncode_rsp_i_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %macIpEncode_rsp_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 30 'read' 'macIpEncode_rsp_i_read' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_macAddress_V = trunc i128 %macIpEncode_rsp_i_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 31 'trunc' 'tmp_macAddress_V' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_valid_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %macIpEncode_rsp_i_read, i32 96" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 32 'bitselect' 'tmp_valid_V' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln323 = br i1 %checkArpScan_V, void %genARPDiscovery.exit, void %.critedge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 33 'br' 'br_ln323' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%arp_scan_1d_V_load = load i1 %arp_scan_1d_V"   --->   Operation 34 'load' 'arp_scan_1d_V_load' <Predicate = (gia_fsm_state_load == 3 & checkArpScan_V) | (gia_fsm_state_load == 3 & !tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln323)   --->   "%xor_ln323 = xor i1 %arp_scan_read, i1 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 35 'xor' 'xor_ln323' <Predicate = (gia_fsm_state_load == 3 & checkArpScan_V) | (gia_fsm_state_load == 3 & !tmp_4_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln323 = or i1 %arp_scan_1d_V_load, i1 %xor_ln323" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 36 'or' 'or_ln323' <Predicate = (gia_fsm_state_load == 3 & checkArpScan_V) | (gia_fsm_state_load == 3 & !tmp_4_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%br_ln323 = br i1 %or_ln323, void, void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 37 'br' 'br_ln323' <Predicate = (gia_fsm_state_load == 3 & checkArpScan_V) | (gia_fsm_state_load == 3 & !tmp_4_i)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %arp_scan, i1 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:324]   --->   Operation 38 'write' 'write_ln324' <Predicate = (gia_fsm_state_load == 3 & checkArpScan_V & !or_ln323) | (gia_fsm_state_load == 3 & !tmp_4_i & !or_ln323)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.45ns)   --->   "%store_ln325 = store i3 0, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:325]   --->   Operation 39 'store' 'store_ln325' <Predicate = (gia_fsm_state_load == 3 & checkArpScan_V & !or_ln323) | (gia_fsm_state_load == 3 & !tmp_4_i & !or_ln323)> <Delay = 0.45>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln326 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:326]   --->   Operation 40 'br' 'br_ln326' <Predicate = (gia_fsm_state_load == 3 & checkArpScan_V & !or_ln323) | (gia_fsm_state_load == 3 & !tmp_4_i & !or_ln323)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %macIpEncode_rsp_i, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 41 'nbreadreq' 'tmp_1_i' <Predicate = (gia_fsm_state_load == 4)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln301 = br i1 %tmp_1_i, void %._crit_edge3.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:301]   --->   Operation 42 'br' 'br_ln301' <Predicate = (gia_fsm_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.41ns)   --->   "%p_08 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %macIpEncode_rsp_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 43 'read' 'p_08' <Predicate = (gia_fsm_state_load == 4 & tmp_1_i)> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 44 [1/1] (0.58ns)   --->   "%icmp_ln1064_1 = icmp_eq  i8 %v1_V, i8 0"   --->   Operation 44 'icmp' 'icmp_ln1064_1' <Predicate = (gia_fsm_state_load == 4 & tmp_1_i)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.27ns)   --->   "%select_ln305 = select i1 %icmp_ln1064_1, i3 3, i3 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:305]   --->   Operation 45 'select' 'select_ln305' <Predicate = (gia_fsm_state_load == 4 & tmp_1_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.45ns)   --->   "%store_ln305 = store i3 %select_ln305, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:305]   --->   Operation 46 'store' 'store_ln305' <Predicate = (gia_fsm_state_load == 4 & tmp_1_i)> <Delay = 0.45>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln309 = br void %._crit_edge3.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:309]   --->   Operation 47 'br' 'br_ln309' <Predicate = (gia_fsm_state_load == 4 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln310 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:310]   --->   Operation 48 'br' 'br_ln310' <Predicate = (gia_fsm_state_load == 4)> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_Val2_s = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %myIpAddress"   --->   Operation 49 'read' 'p_Val2_s' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i32 %p_Val2_s"   --->   Operation 50 'trunc' 'trunc_ln674' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln885 = add i8 %v1_V, i8 1"   --->   Operation 51 'add' 'add_ln885' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln885 = store i8 %add_ln885, i8 %ip_lsb_V"   --->   Operation 52 'store' 'store_ln885' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.38>
ST_1 : Operation 53 [1/1] (0.45ns)   --->   "%store_ln297 = store i3 4, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:297]   --->   Operation 53 'store' 'store_ln297' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.45>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%br_ln298 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:298]   --->   Operation 54 'br' 'br_ln298' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%time_counter_load = load i32 %time_counter"   --->   Operation 55 'load' 'time_counter_load' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.85ns)   --->   "%icmp_ln1064 = icmp_eq  i32 %time_counter_load, i32 1500000000"   --->   Operation 56 'icmp' 'icmp_ln1064' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln1064, void %._crit_edge2.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:288]   --->   Operation 57 'br' 'br_ln288' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.45ns)   --->   "%store_ln289 = store i3 2, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:289]   --->   Operation 58 'store' 'store_ln289' <Predicate = (gia_fsm_state_load == 1 & icmp_ln1064)> <Delay = 0.45>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln289 = br void %._crit_edge2.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:289]   --->   Operation 59 'br' 'br_ln289' <Predicate = (gia_fsm_state_load == 1 & icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.88ns)   --->   "%add_ln885_1 = add i32 %time_counter_load, i32 1"   --->   Operation 60 'add' 'add_ln885_1' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln885 = store i32 %add_ln885_1, i32 %time_counter"   --->   Operation 61 'store' 'store_ln885' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.38ns)   --->   "%br_ln291 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:291]   --->   Operation 62 'br' 'br_ln291' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.38>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arp_scan_loc_1_i = phi i1 %arp_scan_read, void %entry, i1 %arp_scan_read, void, i1 %arp_scan_read, void %._crit_edge3.i, i1 %arp_scan_read, void %_ZN7ap_uintILi32EEC2ILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i, i1 %arp_scan_read, void %._crit_edge2.i, i1 %arp_scan_read, void %.critedge.i, i1 0, void, i1 %arp_scan_read, void"   --->   Operation 63 'phi' 'arp_scan_loc_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln334 = store i1 %arp_scan_loc_1_i, i1 %arp_scan_1d_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:334]   --->   Operation 64 'store' 'store_ln334' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 65 [1/1] (1.45ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %macIpEncode_i, i32 %tmp" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 65 'write' 'write_ln173' <Predicate = (gia_fsm_state_load == 3 & tmp_2_i)> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_5_i = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i16.i48, i1 %tmp_valid_V, i16 0, i48 %tmp_macAddress_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 66 'bitconcatenate' 'tmp_5_i' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i65 %tmp_5_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 67 'zext' 'zext_ln173' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %macIpEncode_rsp, i128 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 68 'write' 'write_ln173' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %v1_V, i24 %trunc_ln674"   --->   Operation 69 'bitconcatenate' 'p_s' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.45ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %macIpEncode_i, i32 %p_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 70 'write' 'write_ln173' <Predicate = (gia_fsm_state_load == 2)> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 71 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %macIpEncode_rsp, i128 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 71 'write' 'write_ln173' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ macIpEncode_req]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ macIpEncode_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arp_scan]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ myIpAddress]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gia_fsm_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ip_lsb_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ time_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ macIpEncode_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ macIpEncode_rsp_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ arp_scan_1d_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
specpipeline_ln259     (specpipeline  ) [ 0000]
specreset_ln272        (specreset     ) [ 0000]
gia_fsm_state_load     (load          ) [ 0111]
v1_V                   (load          ) [ 0110]
arp_scan_read          (read          ) [ 0000]
switch_ln285           (switch        ) [ 0000]
store_ln330            (store         ) [ 0000]
store_ln331            (store         ) [ 0000]
br_ln332               (br            ) [ 0000]
tmp_2_i                (nbreadreq     ) [ 0110]
br_ln313               (br            ) [ 0000]
tmp                    (read          ) [ 0110]
br_ln314               (br            ) [ 0000]
checkArpScan_V         (phi           ) [ 0100]
tmp_4_i                (nbreadreq     ) [ 0111]
br_ln318               (br            ) [ 0000]
macIpEncode_rsp_i_read (read          ) [ 0000]
tmp_macAddress_V       (trunc         ) [ 0110]
tmp_valid_V            (bitselect     ) [ 0110]
br_ln323               (br            ) [ 0000]
arp_scan_1d_V_load     (load          ) [ 0000]
xor_ln323              (xor           ) [ 0000]
or_ln323               (or            ) [ 0100]
br_ln323               (br            ) [ 0000]
write_ln324            (write         ) [ 0000]
store_ln325            (store         ) [ 0000]
br_ln326               (br            ) [ 0000]
tmp_1_i                (nbreadreq     ) [ 0100]
br_ln301               (br            ) [ 0000]
p_08                   (read          ) [ 0000]
icmp_ln1064_1          (icmp          ) [ 0000]
select_ln305           (select        ) [ 0000]
store_ln305            (store         ) [ 0000]
br_ln309               (br            ) [ 0000]
br_ln310               (br            ) [ 0000]
p_Val2_s               (read          ) [ 0000]
trunc_ln674            (trunc         ) [ 0110]
add_ln885              (add           ) [ 0000]
store_ln885            (store         ) [ 0000]
store_ln297            (store         ) [ 0000]
br_ln298               (br            ) [ 0000]
time_counter_load      (load          ) [ 0000]
icmp_ln1064            (icmp          ) [ 0100]
br_ln288               (br            ) [ 0000]
store_ln289            (store         ) [ 0000]
br_ln289               (br            ) [ 0000]
add_ln885_1            (add           ) [ 0000]
store_ln885            (store         ) [ 0000]
br_ln291               (br            ) [ 0000]
arp_scan_loc_1_i       (phi           ) [ 0000]
store_ln334            (store         ) [ 0000]
write_ln173            (write         ) [ 0000]
tmp_5_i                (bitconcatenate) [ 0000]
zext_ln173             (zext          ) [ 0101]
p_s                    (bitconcatenate) [ 0000]
write_ln173            (write         ) [ 0000]
write_ln173            (write         ) [ 0000]
ret_ln0                (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="macIpEncode_req">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="macIpEncode_req"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="macIpEncode_rsp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="macIpEncode_rsp"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arp_scan">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arp_scan"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="myIpAddress">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myIpAddress"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gia_fsm_state">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gia_fsm_state"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ip_lsb_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip_lsb_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="time_counter">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="time_counter"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="macIpEncode_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="macIpEncode_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="macIpEncode_rsp_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="macIpEncode_rsp_i"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arp_scan_1d_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arp_scan_1d_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i65.i1.i16.i48"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i24"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="arp_scan_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arp_scan_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_2_i_nbreadreq_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_2_i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_nbreadreq_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="128" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_4_i/1 tmp_1_i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="128" slack="0"/>
<pin id="118" dir="0" index="1" bw="128" slack="0"/>
<pin id="119" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="macIpEncode_rsp_i_read/1 p_08/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln324_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln324/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_Val2_s_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="128" slack="0"/>
<pin id="146" dir="0" index="2" bw="65" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="checkArpScan_V_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="152" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="checkArpScan_V (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="checkArpScan_V_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="checkArpScan_V/1 "/>
</bind>
</comp>

<comp id="161" class="1005" name="arp_scan_loc_1_i_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="163" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="arp_scan_loc_1_i (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="arp_scan_loc_1_i_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="4" bw="1" slack="0"/>
<pin id="170" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="6" bw="1" slack="0"/>
<pin id="172" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="8" bw="1" slack="0"/>
<pin id="174" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="10" bw="1" slack="0"/>
<pin id="176" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="12" bw="1" slack="0"/>
<pin id="178" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="14" bw="1" slack="0"/>
<pin id="180" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="16" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arp_scan_loc_1_i/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="gia_fsm_state_load_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gia_fsm_state_load/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="v1_V_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v1_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln330_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln331_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="3" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln331/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_macAddress_V_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="128" slack="0"/>
<pin id="212" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_macAddress_V/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_valid_V_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="128" slack="0"/>
<pin id="217" dir="0" index="2" bw="8" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_valid_V/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="arp_scan_1d_V_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arp_scan_1d_V_load/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="xor_ln323_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln323/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="or_ln323_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln323/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln325_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln325/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln1064_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln305_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="3" slack="0"/>
<pin id="253" dir="0" index="2" bw="3" slack="0"/>
<pin id="254" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln305/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln305_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="0" index="1" bw="3" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln305/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln674_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln885_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln885_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln297_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="0"/>
<pin id="282" dir="0" index="1" bw="3" slack="0"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln297/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="time_counter_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="time_counter_load/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln1064_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln289_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="0" index="1" bw="3" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln289/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln885_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885_1/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln885_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln334_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln334/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_5_i_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="65" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="1"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="0" index="3" bw="48" slack="1"/>
<pin id="325" dir="1" index="4" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5_i/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln173_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="65" slack="0"/>
<pin id="330" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_s_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="1"/>
<pin id="336" dir="0" index="2" bw="24" slack="1"/>
<pin id="337" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="gia_fsm_state_load_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="1"/>
<pin id="342" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="gia_fsm_state_load "/>
</bind>
</comp>

<comp id="344" class="1005" name="v1_V_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="1"/>
<pin id="346" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v1_V "/>
</bind>
</comp>

<comp id="349" class="1005" name="tmp_2_i_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="353" class="1005" name="tmp_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="358" class="1005" name="tmp_4_i_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_macAddress_V_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="48" slack="1"/>
<pin id="364" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_macAddress_V "/>
</bind>
</comp>

<comp id="367" class="1005" name="tmp_valid_V_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_valid_V "/>
</bind>
</comp>

<comp id="378" class="1005" name="trunc_ln674_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="24" slack="1"/>
<pin id="380" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674 "/>
</bind>
</comp>

<comp id="386" class="1005" name="zext_ln173_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="128" slack="1"/>
<pin id="388" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln173 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="40" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="54" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="56" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="62" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="120"><net_src comp="64" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="70" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="134"><net_src comp="72" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="78" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="84" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="159"><net_src comp="58" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="60" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="182"><net_src comp="88" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="183"><net_src comp="88" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="184"><net_src comp="88" pin="2"/><net_sink comp="164" pin=4"/></net>

<net id="185"><net_src comp="88" pin="2"/><net_sink comp="164" pin=6"/></net>

<net id="186"><net_src comp="88" pin="2"/><net_sink comp="164" pin=8"/></net>

<net id="187"><net_src comp="88" pin="2"/><net_sink comp="164" pin=10"/></net>

<net id="188"><net_src comp="58" pin="0"/><net_sink comp="164" pin=12"/></net>

<net id="189"><net_src comp="88" pin="2"/><net_sink comp="164" pin=14"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="52" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="116" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="66" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="116" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="68" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="88" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="60" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="222" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="8" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="194" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="52" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="48" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="8" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="130" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="194" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="74" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="10" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="8" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="12" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="76" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="44" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="8" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="286" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="30" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="12" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="164" pin="16"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="18" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="80" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="82" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="320" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="338"><net_src comp="86" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="333" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="343"><net_src comp="190" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="194" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="352"><net_src comp="94" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="102" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="361"><net_src comp="108" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="210" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="320" pin=3"/></net>

<net id="370"><net_src comp="214" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="381"><net_src comp="264" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="389"><net_src comp="328" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="143" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: macIpEncode_req | {}
	Port: macIpEncode_rsp | {3 }
	Port: arp_scan | {1 }
	Port: myIpAddress | {}
	Port: gia_fsm_state | {1 }
	Port: ip_lsb_V | {1 }
	Port: time_counter | {1 }
	Port: macIpEncode_i | {2 }
	Port: macIpEncode_rsp_i | {}
	Port: arp_scan_1d_V | {1 }
 - Input state : 
	Port: genARPDiscovery : macIpEncode_req | {1 }
	Port: genARPDiscovery : macIpEncode_rsp | {}
	Port: genARPDiscovery : arp_scan | {1 }
	Port: genARPDiscovery : myIpAddress | {1 }
	Port: genARPDiscovery : gia_fsm_state | {1 }
	Port: genARPDiscovery : ip_lsb_V | {1 }
	Port: genARPDiscovery : time_counter | {1 }
	Port: genARPDiscovery : macIpEncode_i | {}
	Port: genARPDiscovery : macIpEncode_rsp_i | {1 }
	Port: genARPDiscovery : arp_scan_1d_V | {1 }
  - Chain level:
	State 1
		switch_ln285 : 1
		checkArpScan_V : 1
		br_ln323 : 2
		icmp_ln1064_1 : 1
		select_ln305 : 2
		store_ln305 : 3
		add_ln885 : 1
		store_ln885 : 2
		icmp_ln1064 : 1
		br_ln288 : 2
		add_ln885_1 : 1
		store_ln885 : 2
		arp_scan_loc_1_i : 3
		store_ln334 : 4
	State 2
		zext_ln173 : 1
		write_ln173 : 2
		write_ln173 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |     add_ln885_fu_268     |    0    |    15   |
|          |    add_ln885_1_fu_302    |    0    |    39   |
|----------|--------------------------|---------|---------|
|   icmp   |   icmp_ln1064_1_fu_244   |    0    |    11   |
|          |    icmp_ln1064_fu_290    |    0    |    20   |
|----------|--------------------------|---------|---------|
|  select  |    select_ln305_fu_250   |    0    |    3    |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln323_fu_226     |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln323_fu_232     |    0    |    2    |
|----------|--------------------------|---------|---------|
|          | arp_scan_read_read_fu_88 |    0    |    0    |
|   read   |      tmp_read_fu_102     |    0    |    0    |
|          |      grp_read_fu_116     |    0    |    0    |
|          |   p_Val2_s_read_fu_130   |    0    |    0    |
|----------|--------------------------|---------|---------|
| nbreadreq|  tmp_2_i_nbreadreq_fu_94 |    0    |    0    |
|          |   grp_nbreadreq_fu_108   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | write_ln324_write_fu_122 |    0    |    0    |
|   write  |     grp_write_fu_136     |    0    |    0    |
|          |     grp_write_fu_143     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |  tmp_macAddress_V_fu_210 |    0    |    0    |
|          |    trunc_ln674_fu_264    |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|    tmp_valid_V_fu_214    |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|      tmp_5_i_fu_320      |    0    |    0    |
|          |        p_s_fu_333        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln173_fu_328    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    92   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| arp_scan_loc_1_i_reg_161 |    1   |
|  checkArpScan_V_reg_150  |    1   |
|gia_fsm_state_load_reg_340|    3   |
|      tmp_2_i_reg_349     |    1   |
|      tmp_4_i_reg_358     |    1   |
| tmp_macAddress_V_reg_362 |   48   |
|        tmp_reg_353       |   32   |
|    tmp_valid_V_reg_367   |    1   |
|    trunc_ln674_reg_378   |   24   |
|       v1_V_reg_344       |    8   |
|    zext_ln173_reg_386    |   128  |
+--------------------------+--------+
|           Total          |   248  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_136 |  p2  |   2  |  32  |   64   ||    9    |
| grp_write_fu_143 |  p2  |   2  |  65  |   130  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   194  ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   92   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   248  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   248  |   110  |
+-----------+--------+--------+--------+
