$date
	Sun Sep 06 16:10:38 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! y3 $end
$var wire 1 " y2 $end
$var wire 1 # y1 $end
$var reg 1 $ a $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module U2 $end
$var wire 1 $ a $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 # y1 $end
$var wire 1 " y2 $end
$var wire 1 ! y3 $end
$var reg 2 ' nextstate [1:0] $end
$var reg 2 ( state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b0 '
0&
0%
1$
0#
x"
x!
$end
#1
0"
0!
b1 '
b0 (
1%
#2
0%
#3
1!
b10 '
b1 (
1%
#4
0%
#5
1"
b11 '
b10 (
1%
#6
0%
#7
0!
b0 '
b11 (
1%
#8
0%
#9
0"
b1 '
b0 (
1%
#10
0%
#11
1!
b10 '
b1 (
1%
#12
0%
#13
1"
b11 '
b10 (
1%
#14
0%
#15
0!
b0 '
b11 (
1%
#16
0%
#17
0"
b1 '
b0 (
1%
#18
0%
#19
1!
b10 '
b1 (
1%
#20
0%
#21
0!
b1 '
b0 (
1%
1&
#22
0%
0&
#23
1!
b10 '
b1 (
1%
#24
0!
b1 '
b0 (
0%
1&
#25
1%
#26
b11 '
0%
0$
0&
#27
1"
b10 '
b11 (
1%
#28
0%
#29
1!
b1 '
b10 (
1%
#30
0%
#31
0"
b0 '
b1 (
1%
#32
0%
#33
0!
b11 '
b0 (
1%
#34
0%
#35
1"
b10 '
b11 (
1%
#36
0%
#37
0"
b11 '
b0 (
1%
1&
#38
0%
0&
#39
1"
b10 '
b11 (
1%
#40
0"
b11 '
b0 (
0%
1&
#41
1%
#42
0%
0&
#43
1"
b10 '
b11 (
1%
#44
0%
