
---------- Begin Simulation Statistics ----------
simSeconds                                   2.047083                       # Number of seconds simulated (Second)
simTicks                                 2047082997000                       # Number of ticks simulated (Tick)
finalTick                                2565781644000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    999.22                       # Real time elapsed on the host (Second)
hostTickRate                               2048683891                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     698868                       # Number of bytes of host memory used (Byte)
simInsts                                    775818345                       # Number of instructions simulated (Count)
simOps                                     1182537782                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   776425                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1183462                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       2047082997                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data      209743942                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         209743942                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     209743942                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        209743942                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     62885881                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        62885881                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     62885881                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       62885881                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 1187219537000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 1187219537000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 1187219537000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 1187219537000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    272629823                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     272629823                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    272629823                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    272629823                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.230664                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.230664                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.230664                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.230664                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 18878.952129                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 18878.952129                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 18878.952129                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 18878.952129                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     20962215                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          20962215                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     62885881                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     62885881                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     62885881                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     62885881                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 1061447775000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 1061447775000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 1061447775000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 1061447775000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.230664                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.230664                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.230664                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.230664                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 16878.952129                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 16878.952129                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 16878.952129                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 16878.952129                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               62885881                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    188762842                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       188762842                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     41923920                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      41923920                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 786377128000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 786377128000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    230686762                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    230686762                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.181735                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.181735                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 18757.242357                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 18757.242357                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     41923920                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     41923920                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 702529288000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 702529288000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.181735                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.181735                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 16757.242357                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 16757.242357                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     20981100                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       20981100                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     20961961                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     20961961                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 400842409000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 400842409000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     41943061                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     41943061                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.499772                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.499772                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 19122.371662                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 19122.371662                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data     20961961                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total     20961961                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 358918487000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 358918487000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.499772                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.499772                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 17122.371662                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 17122.371662                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2565781644000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            163585927                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           62885881                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               2.601314                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          116                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          380                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          608145527                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         608145527                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2565781644000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts    482345049                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps     608174311                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses    608176358                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            2                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts     20971541                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts    608176358                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads    796922071                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites    524288154                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads    104857705                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites    251658302                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads    314574978                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs    272631871                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts    230686762                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts     41945109                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles   2047082997                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches     20971554                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu    335544488     55.17%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead    230686762     37.93%     93.10% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite     41945109      6.90%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total    608176359                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst      650119288                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         650119288                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     650119288                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        650119288                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            2                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total               2                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            2                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total              2                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst       230000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total       230000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst       230000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total       230000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    650119290                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     650119290                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    650119290                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    650119290                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst       115000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total       115000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst       115000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total       115000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst            2                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total            2                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst       226000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total       226000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst       226000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total       226000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst       113000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total       113000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst       113000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total       113000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      2                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    650119288                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       650119288                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            2                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total             2                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst       230000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total       230000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    650119290                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    650119290                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst       115000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total       115000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst            2                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total            2                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst       226000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total       226000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst       113000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total       113000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2565781644000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  233                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                   10                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  2                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                      5                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          233                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.910156                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.910156                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          233                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          232                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.910156                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1300238582                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1300238582                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2565781644000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses               230686762                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                41945109                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     40980                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     22538                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2565781644000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               650119290                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2565781644000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2565781644000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp             41923922                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty       22275507                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict           44542582                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq            20961961                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp           20961961                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq        41923922                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port            6                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port    188657643                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                188657649                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port   5366278144                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                5366278272                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                           3932206                       # Total snoops (Count)
system.l2bus.snoopTraffic                    84050688                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples            66818089                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000000                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.000424                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                  66818077    100.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                        12      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total              66818089                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2565781644000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy         167696196000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy                6000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy        188657643000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests       125771766                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests     62885883                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops                12                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops           12                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.data          58953690                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total             58953690                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.data         58953690                       # number of overall hits (Count)
system.l2cache.overallHits::total            58953690                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst               2                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data         3932191                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total            3932193                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst              2                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data        3932191                       # number of overall misses (Count)
system.l2cache.overallMisses::total           3932193                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst       222000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 523000183000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  523000405000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst       222000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 523000183000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 523000405000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst             2                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data      62885881                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total         62885883                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst            2                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data     62885881                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total        62885883                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.062529                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.062529                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.062529                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.062529                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst       111000                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 133004.775963                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 133004.764771                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst       111000                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 133004.775963                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 133004.764771                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks         1313292                       # number of writebacks (Count)
system.l2cache.writebacks::total              1313292                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst            2                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data      3932191                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        3932193                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst            2                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data      3932191                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total       3932193                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst       182000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 444356363000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 444356545000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst       182000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 444356363000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 444356545000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.062529                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.062529                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.062529                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.062529                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst        91000                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 113004.775963                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 113004.764771                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst        91000                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 113004.775963                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 113004.764771                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                   3932200                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total            2                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data      19651230                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total         19651230                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data      1310731                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total        1310731                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data 179435955000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total 179435955000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data     20961961                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total     20961961                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.062529                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.062529                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 136897.620488                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 136897.620488                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data      1310731                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total      1310731                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data 153221335000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total 153221335000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.062529                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.062529                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 116897.620488                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 116897.620488                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.data     39302460                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total     39302460                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst            2                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data      2621460                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total      2621462                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst       222000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data 343564228000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total 343564450000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data     41923920                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total     41923922                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.062529                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.062529                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst       111000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 131058.352216                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 131058.336913                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst            2                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data      2621460                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total      2621462                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst       182000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data 291135028000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total 291135210000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.062529                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.062529                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst        91000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 111058.352216                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 111058.336913                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks     20962215                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total     20962215                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks     20962215                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total     20962215                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 2565781644000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse                    4096                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs               125649019                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs               3932200                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                 31.953873                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.006427                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     0.004574                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  4095.988999                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              22                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             172                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            1728                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            2174                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses            1010106328                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses           1010106328                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2565781644000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp              2621462                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty        2664984                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict            5199413                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq             1310731                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp            1310731                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq         2621462                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache.cpu_side_port     11796583                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache.cpu_side_port    335711040                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                           3932200                       # Total snoops (Count)
system.l3bus.snoopTraffic                    86508288                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples             7864393                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.000001                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.000873                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                   7864387    100.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                         6      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total               7864393                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 2565781644000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy          10490974000                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy         11796579000                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests         7864390                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests      3932197                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops                 6                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.demandMisses::cpu.inst               2                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data         3932191                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total            3932193                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst              2                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data        3932191                       # number of overall misses (Count)
system.l3cache.overallMisses::total           3932193                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst       174000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data 428627599000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total  428627773000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst       174000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data 428627599000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total 428627773000                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst             2                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data       3932191                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total          3932193                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst            2                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data      3932191                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total         3932193                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data             1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst        87000                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.data 109004.775963                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 109004.764771                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.inst        87000                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.data 109004.775963                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 109004.764771                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks         1351692                       # number of writebacks (Count)
system.l3cache.writebacks::total              1351692                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu.inst            2                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data      3932191                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total        3932193                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst            2                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data      3932191                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total       3932193                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst       134000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data 349983779000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total 349983913000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst       134000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data 349983779000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total 349983913000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst        67000                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 89004.775963                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 89004.764771                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst        67000                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 89004.775963                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 89004.764771                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                   3932200                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks            3                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total            3                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.ReadExReq.misses::cpu.data      1310731                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total        1310731                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data 147978411000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total 147978411000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data      1310731                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total      1310731                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 112897.620488                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 112897.620488                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data      1310731                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total      1310731                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data 121763791000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total 121763791000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 92897.620488                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 92897.620488                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.misses::cpu.inst            2                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data      2621460                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total      2621462                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst       174000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data 280649188000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total 280649362000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data      2621460                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total      2621462                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst        87000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 107058.352216                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 107058.336913                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst            2                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data      2621460                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total      2621462                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst       134000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data 228219988000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total 228220122000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst        67000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 87058.352216                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 87058.336913                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks      1313292                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total      1313292                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks      1313292                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total      1313292                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 2565781644000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse                   65536                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                 7864387                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs               3932200                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  1.999997                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::writebacks     0.121037                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.inst     0.095865                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data 65535.783098                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::writebacks      0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1024        65536                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1024::0              21                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             173                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2            1728                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3           17286                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::4           46328                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses              66847320                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses             66847320                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2565781644000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples   1351692.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   3932191.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000232566500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         84137                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         84137                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              9660486                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             1267545                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      3932193                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1351692                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    3932193                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1351692                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.52                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                3932193                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1351692                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  3932193                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    2736                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    2744                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   84137                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   84137                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   84137                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   84137                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   84138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   84138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   84138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   84138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   84147                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   84138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   84138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   84138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   84138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   84138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   84138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   84137                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        84137                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       46.735075                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      46.086755                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       6.247937                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8-15               2      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-23           2741      3.26%      3.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24-31           1074      1.28%      4.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-39              8      0.01%      4.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::40-47             33      0.04%      4.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::48-55          80270     95.40%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::240-247            9      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          84137                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        84137                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.065239                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.061590                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.355329                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             81393     96.74%     96.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              2743      3.26%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          84137                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                251660352                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              86508288                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               122936076.53857134                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               42259296.82713299                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   2047082922000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      387420.04                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    251660224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     86507584                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 62.527997246611                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 122936014.010574087501                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 42258952.923148140311                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      3932191                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      1351692                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst        51250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 185911480000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 50175783334000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25625.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     47279.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  37120722.28                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    251660224                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       251660352                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     86508288                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     86508288                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst             2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       3932191                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          3932193                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      1351692                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1351692                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst              63                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       122936014                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          122936077                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst           63                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total             63                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     42259297                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          42259297                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     42259297                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst             63                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      122936014                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         165195373                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               3932193                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1351681                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        245762                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        245760                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        245760                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        245760                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        245760                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        245760                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        245760                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        245760                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        245760                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        245761                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       245760                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       246400                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       245150                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       245760                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       245760                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       245760                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         84480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         84480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         84480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         84480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         84480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         84480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         84480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         84483                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         84482                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         84482                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        84480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        84480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        84474                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        84480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        84480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        84480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             112182912500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            19660965000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        185911531250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 28529.35                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            47279.35                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 1714                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             1254414                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate              0.04                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.80                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      4027746                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean    83.959630                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    68.014928                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   133.955973                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      3932443     97.63%     97.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         5776      0.14%     97.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         2190      0.05%     97.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         2249      0.06%     97.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         2837      0.07%     97.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         2182      0.05%     98.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         2198      0.05%     98.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         6452      0.16%     98.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        71419      1.77%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      4027746                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead              251660352                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten            86507584                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               122.936077                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                42.258953                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.29                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.96                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.33                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                23.77                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2565781644000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      14384915160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       7645759935                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     14037846900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     3527900460                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 161595002400.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 441834581160                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 414008836800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1057034842815                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    516.361498                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 1047770605750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  68356600000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 930956291250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      14373226980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       7639543725                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     14038053960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     3527957880                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 161595002400.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 441669316500                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 414148250880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   1056991352325                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    516.340253                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1048157349500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  68356600000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 930570182500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2565781644000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2621462                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1351692                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           2580505                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1310731                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1310731                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2621462                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port     11796583                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache.mem_side_port::total     11796583                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                11796583                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port    338168640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache.mem_side_port::total    338168640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                338168640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3932193                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3932193    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3932193                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2565781644000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         13271158000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        22513433750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        7864390                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      3932197                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   2.047131                       # Number of seconds simulated (Second)
simTicks                                 2047130997000                       # Number of ticks simulated (Tick)
finalTick                                2565829644000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    999.29                       # Real time elapsed on the host (Second)
hostTickRate                               2048595578                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     703988                       # Number of bytes of host memory used (Byte)
simInsts                                    775826166                       # Number of instructions simulated (Count)
simOps                                     1182553433                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   776381                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1183399                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       2047130997                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data      209746910                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         209746910                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     209746910                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        209746910                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     62885958                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        62885958                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     62885958                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       62885958                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 1187228956000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 1187228956000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 1187228956000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 1187228956000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    272632868                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     272632868                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    272632868                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    272632868                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.230662                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.230662                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.230662                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.230662                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 18879.078792                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 18879.078792                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 18879.078792                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 18879.078792                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     20962225                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          20962225                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     62885958                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     62885958                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     62885958                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     62885958                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 1061457040000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 1061457040000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 1061457040000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 1061457040000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.230662                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.230662                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.230662                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.230662                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 16879.078792                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 16879.078792                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 16879.078792                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 16879.078792                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               62885958                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data            6                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total            6                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data            6                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total            6                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data         6000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total         6000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data            6                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total            6                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data            6                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total            6                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    188764756                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       188764756                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     41923972                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      41923972                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 786383748000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 786383748000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    230688728                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    230688728                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.181734                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.181734                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 18757.376997                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 18757.376997                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     41923972                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     41923972                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 702535804000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 702535804000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.181734                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.181734                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 16757.376997                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 16757.376997                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     20982154                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       20982154                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     20961986                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     20961986                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 400845208000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 400845208000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     41944140                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     41944140                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.499760                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.499760                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 19122.482383                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 19122.482383                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data     20961986                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total     20961986                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 358921236000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 358921236000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.499760                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.499760                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 17122.482383                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 17122.482383                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2565829644000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            398470720                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           62886470                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               6.336351                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          124                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          376                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          608151718                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         608151718                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2565829644000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts    482352870                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps     608189962                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses    608191712                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses          347                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns          294                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts     20973040                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts    608191712                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts          347                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads    796941439                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites    524299190                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads          584                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites          283                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads    104867037                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites    251662965                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads    314581778                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs    272634926                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts    230688732                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts     41946194                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles   2047130997                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches     20973505                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass           34      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu    335556739     55.17%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult           17      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv           63      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd           12      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu           60      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp           14      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt           70      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc           78      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            1      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            4      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            1      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            1      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     55.17% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead    230688674     37.93%     93.10% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite     41946175      6.90%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead           58      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite           19      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total    608192020                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst      650129221                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         650129221                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     650129221                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        650129221                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          238                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             238                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          238                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            238                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     25900000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     25900000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     25900000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     25900000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    650129459                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     650129459                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    650129459                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    650129459                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 108823.529412                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 108823.529412                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 108823.529412                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 108823.529412                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          238                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          238                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          238                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          238                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     25424000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     25424000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     25424000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     25424000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 106823.529412                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 106823.529412                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 106823.529412                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 106823.529412                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    220                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    650129221                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       650129221                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          238                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           238                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     25900000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     25900000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    650129459                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    650129459                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 108823.529412                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 108823.529412                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          238                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          238                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     25424000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     25424000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 106823.529412                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 106823.529412                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2565829644000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           233.000232                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs           1008617704                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                471                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           2141438.861996                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   233.000232                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.910157                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.910157                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          251                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           43                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          144                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           64                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.980469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1300259156                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1300259156                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2565829644000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses               230688734                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                41946195                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     41006                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     22541                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2565829644000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               650129459                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        22                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2565829644000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2565829644000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     9                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp             41924210                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty       22275575                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict           44543105                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq            20961986                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp           20961986                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq        41924210                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port          696                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port    188657874                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                188658570                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        15232                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port   5366283712                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                5366298944                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                           3932502                       # Total snoops (Count)
system.l2bus.snoopTraffic                    84054400                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples            66818698                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000000                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.000424                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                  66818686    100.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                        12      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total              66818698                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2565829644000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy         167696824000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy              714000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy        188657874000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests       125772374                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests     62886178                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops                12                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops           12                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                14                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data          58953693                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total             58953707                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               14                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data         58953693                       # number of overall hits (Count)
system.l2cache.overallHits::total            58953707                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             224                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data         3932265                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total            3932489                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            224                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data        3932265                       # number of overall misses (Count)
system.l2cache.overallMisses::total           3932489                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     24849000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 523009273000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  523034122000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     24849000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 523009273000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 523034122000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           238                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data      62885958                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total         62886196                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          238                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data     62885958                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total        62886196                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.941176                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.062530                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.062533                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.941176                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.062530                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.062533                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 110933.035714                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 133004.584635                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 133003.327409                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 110933.035714                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 133004.584635                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 133003.327409                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks         1313350                       # number of writebacks (Count)
system.l2cache.writebacks::total              1313350                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          224                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data      3932265                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        3932489                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          224                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data      3932265                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total       3932489                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     20369000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 444363973000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 444384342000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     20369000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 444363973000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 444384342000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.941176                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.062530                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.062533                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.941176                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.062530                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.062533                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 90933.035714                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 113004.584635                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 113003.327409                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 90933.035714                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 113004.584635                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 113003.327409                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                   3932496                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          170                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          170                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data      19651231                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total         19651231                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data      1310755                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total        1310755                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data 179438647000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total 179438647000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data     20961986                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total     20961986                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.062530                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.062530                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 136897.167663                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 136897.167663                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data      1310755                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total      1310755                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data 153223547000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total 153223547000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.062530                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.062530                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 116897.167663                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 116897.167663                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst           14                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data     39302462                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total     39302476                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          224                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data      2621510                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total      2621734                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     24849000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data 343570626000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total 343595475000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          238                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data     41923972                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total     41924210                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.941176                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.062530                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.062535                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 110933.035714                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 131058.293121                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 131056.573626                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          224                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data      2621510                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total      2621734                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     20369000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data 291140426000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total 291160795000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.941176                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.062530                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.062535                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 90933.035714                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 111058.293121                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 111056.573626                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks     20962225                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total     20962225                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks     20962225                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total     20962225                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 2565829644000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse                    4096                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs               125779887                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs               3936592                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                 31.951466                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.006427                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     0.007188                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  4095.986385                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              47                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             350                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            1731                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            1968                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses            1010111488                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses           1010111488                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2565829644000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp              2621734                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty        2665047                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict            5200110                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq             1310755                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp            1310755                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq         2621734                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache.cpu_side_port     11797639                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache.cpu_side_port    335733696                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                           3932496                       # Total snoops (Count)
system.l3bus.snoopTraffic                    86508608                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples             7864985                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.000001                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.000873                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                   7864979    100.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                         6      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total               7864985                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 2565829644000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy          10491850000                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy         11797467000                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests         7865150                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests      3932661                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops                 6                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.demandMisses::cpu.inst             224                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data         3932265                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total            3932489                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst            224                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data        3932265                       # number of overall misses (Count)
system.l3cache.overallMisses::total           3932489                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst     19473000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data 428634913000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total  428654386000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst     19473000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data 428634913000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total 428654386000                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst           224                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data       3932265                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total          3932489                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst          224                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data      3932265                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total         3932489                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data             1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 86933.035714                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.data 109004.584635                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 109003.327409                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 86933.035714                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.data 109004.584635                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 109003.327409                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks         1351697                       # number of writebacks (Count)
system.l3cache.writebacks::total              1351697                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu.inst          224                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data      3932265                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total        3932489                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst          224                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data      3932265                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total       3932489                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst     14993000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data 349989613000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total 350004606000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst     14993000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data 349989613000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total 350004606000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 66933.035714                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 89004.584635                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 89003.327409                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 66933.035714                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 89004.584635                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 89003.327409                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                   3932496                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks          171                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total          171                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.ReadExReq.misses::cpu.data      1310755                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total        1310755                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data 147980527000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total 147980527000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data      1310755                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total      1310755                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 112897.167663                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 112897.167663                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data      1310755                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total      1310755                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data 121765427000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total 121765427000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 92897.167663                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 92897.167663                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.misses::cpu.inst          224                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data      2621510                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total      2621734                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst     19473000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data 280654386000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total 280673859000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst          224                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data      2621510                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total      2621734                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 86933.035714                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 107058.293121                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 107056.573626                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst          224                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data      2621510                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total      2621734                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst     14993000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data 228224186000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total 228239179000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 66933.035714                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 87058.293121                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 87056.573626                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks      1313350                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total      1313350                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks      1313350                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total      1313350                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 2565829644000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse                   65536                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                 7991955                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs               3998032                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  1.998972                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::writebacks     0.121035                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.inst     0.098479                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data 65535.780487                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::writebacks      0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1024        65536                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1024::0              47                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             350                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2            1731                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3           17283                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::4           46125                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses              66853696                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses             66853696                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2565829644000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples   1351697.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       224.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   3932265.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000232566500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         84138                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         84138                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              9661095                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             1267562                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      3932489                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1351697                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    3932489                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1351697                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.52                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                3932489                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1351697                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  3932489                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    2737                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    2745                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   84138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   84138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   84137                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   84137                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   84138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   84138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   84138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   84138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   84147                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   84138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   84138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   84138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   84138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   84138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   84138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   84138                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        84138                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       46.737491                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      46.087681                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       6.287075                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8-15               2      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-23           2741      3.26%      3.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24-31           1074      1.28%      4.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-39              8      0.01%      4.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::40-47             33      0.04%      4.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::48-55          80270     95.40%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::240-247            9      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::248-255            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          84138                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        84138                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.065262                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.061611                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.355390                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             81393     96.74%     96.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              2744      3.26%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          84138                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                251679296                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              86508608                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               122942447.92777176                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               42258462.27074642                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   2047130817000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      387407.03                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        14336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    251664960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     86508736                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 7002.971485952249                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 122935444.956285819411                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 42258524.797277539968                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          224                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      3932265                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      1351697                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst      5731750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 185914247250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 50176894682750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25588.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     47279.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  37121407.15                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        14336                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    251664960                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       251679296                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        14336                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        14336                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     86508608                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     86508608                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           224                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       3932265                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          3932489                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      1351697                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1351697                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst            7003                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       122935445                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          122942448                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst         7003                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total           7003                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     42258462                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          42258462                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     42258462                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst           7003                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      122935445                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         165200910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               3932489                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1351699                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        245769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        245766                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        245768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        245766                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        245760                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        245761                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        245770                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        245776                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        245766                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        245796                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       245785                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       246441                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       245178                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       245848                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       245775                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       245764                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         84480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         84480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         84480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         84480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         84480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         84480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         84480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         84483                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         84482                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         84482                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        84480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        84480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        84491                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        84481                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        84480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        84480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             112185810250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            19662445000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        185919979000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 28527.94                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            47277.94                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 1913                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             1254429                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate              0.05                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.80                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      4027842                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean    83.962475                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    68.016131                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   133.959334                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      3932480     97.63%     97.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         5809      0.14%     97.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         2203      0.05%     97.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         2251      0.06%     97.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         2842      0.07%     97.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         2185      0.05%     98.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         2199      0.05%     98.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         6452      0.16%     98.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        71421      1.77%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      4027842                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead              251679296                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten            86508736                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               122.942448                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                42.258525                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.29                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.96                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.33                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                23.78                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2565829644000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      14385072240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       7645835835                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     14038232460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     3527900460                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 161598690240.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 441851953050                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 414012639840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1057060324125                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    516.361838                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 1047780329000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  68358160000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 930993008000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      14373783900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       7639832145                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     14039781840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     3528051840                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 161598690240.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 441689995530                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 414149268960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   1057019404455                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    516.341849                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1048159792500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  68358160000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 930614179500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2565829644000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2621734                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1351697                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           2580964                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1310755                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1310755                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2621734                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port     11797639                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache.mem_side_port::total     11797639                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                11797639                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port    338187904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache.mem_side_port::total    338187904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                338187904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3932489                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3932489    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3932489                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2565829644000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         13271938000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        22515023000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        7865150                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      3932661                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
