#ifndef Core8051s_ExtSRAM_BRT_HW_PLATFORM_H_
#define Core8051s_ExtSRAM_BRT_HW_PLATFORM_H_
/*****************************************************************************
*
*Created by Microsemi SmartDesign  Tue May 03 12:13:12 2016
*
*Memory map specification for peripherals in Core8051s_ExtSRAM_BRT
*/

/*-----------------------------------------------------------------------------
* CORE8051S_0 subsystem memory map
* Master(s) for this subsystem: CORE8051S_0 
*---------------------------------------------------------------------------*/
#define COREUARTAPB_0                   0x00000000U
#define COREGPIO_0                      0x00000100U
#define CORETIMER_0                     0x00000200U
#define COREWATCHDOG_0                  0x00000300U
#define COREAPBSRAM_0                   0x00000500U
#define BRT_0_0                         0x00000800U


#endif /* Core8051s_ExtSRAM_BRT_HW_PLATFORM_H_*/
