set projDir "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/vivado"
set projName "DeezStackeeFinal"
set topName top
set device xc7a35tftg256-1
if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
create_project $projName "$projDir/$projName" -part $device
set_property design_mode RTL [get_filesets sources_1]
set verilogSources [list "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/au_top_0.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/reset_conditioner_1.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/matrixConnect_2.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/displayLED_3.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/button_conditioner_4.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/edge_detector_5.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/multi_seven_seg_6.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/matrixFSM_7.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/counter_8.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/pipeline_9.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/counter_10.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/seven_seg_11.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/decoder_12.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/endState_13.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/resetButton_14.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/alu_15.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/counter_16.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/rowShift_17.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/alu_math_18.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/alu_shift_19.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/alu_compare_20.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/alu_boole_21.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/directionChange_22.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/alu_add_mul_div_23.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/shifterModule_24.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/boole_25.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/alu_adder_26.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/sixteen_bit_adder_27.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/get_z_28.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/get_v_29.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/verilog/full_adder_30.v" ]
import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
set xdcSources [list "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Final\ Game/DeezStackeeFinal/work/constraint/custom.xdc" "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" ]
read_xdc $xdcSources
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
update_compile_order -fileset sources_1
launch_runs -runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
