nv50_fifo_chan	,	V_14
parent	,	V_9
"create channel dma size %d\n"	,	L_1
ENOMEM	,	V_24
data	,	V_5
nvkm_oclass	,	V_3
nv50_fifo	,	V_12
ENOSYS	,	V_17
"create channel dma vers %d vm %llx "	,	L_2
nvif_unpack	,	F_3
upper_32_bits	,	F_9
lower_32_bits	,	F_8
nvif_ioctl	,	F_2
u32	,	T_1
pobject	,	V_8
kzalloc	,	F_4
nvkm_fifo	,	V_1
nvkm_kmap	,	F_6
ramht	,	V_30
ret	,	V_16
nvkm_done	,	F_10
nv50_fifo_dma_new	,	F_1
fifo	,	V_13
offset	,	V_21
oclass	,	V_4
bits	,	V_31
version	,	V_18
chid	,	V_26
push	,	V_28
ramfc	,	V_27
gpuobj	,	V_32
EINVAL	,	V_22
nv50_channel_dma_v0	,	V_10
node	,	V_29
nvkm_wo32	,	F_7
size	,	V_6
nv50_fifo_chan_ctor	,	F_5
vm	,	V_19
v0	,	V_11
GFP_KERNEL	,	V_23
chan	,	V_15
"pushbuf %llx offset %016llx\n"	,	L_3
nvkm_object	,	V_7
base	,	V_2
pushbuf	,	V_20
object	,	V_25
