# RISCV-pipeline-CPU
A RISC-V core with a 5-stage pipeline, which can be realized on Vivado.
