<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Laboratorio3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Comparador.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Comparador.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Comparador.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Comparador.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Comparador.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Comparador.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Comparador.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Comparador.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Comparador_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Comparador_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ComprobadorDeMemoria_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Contador4Bits.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Contador4Bits.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Contador4Bits.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Contador4Bits.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Contador4Bits.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Contador4Bits.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Contador4Bits.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Contador4Bits.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Contador4Bits_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Contador4Bits_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DatoActual.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DatoActual.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DatoActual.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DatoActual.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DatoActual.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DatoActual.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DatoActual.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DatoActual.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DatoActual_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DatoActual_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DivisorFrecuencia5Hz.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DivisorFrecuencia5Hz.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DivisorFrecuencia5Hz.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DivisorFrecuencia5Hz.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DivisorFrecuencia5Hz.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DivisorFrecuencia5Hz.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DivisorFrecuencia5Hz.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DivisorFrecuencia5Hz.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DivisorFrecuencia5Hz_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DivisorFrecuencia5Hz_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DivisorFrecuencia5Hz_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Laboratorio3.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Laboratorio3.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Laboratorio3.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Laboratorio3.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Laboratorio3.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Laboratorio3.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Laboratorio3.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Laboratorio3.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Laboratorio3.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Laboratorio3.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Laboratorio3.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Laboratorio3.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Laboratorio3.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Laboratorio3.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Laboratorio3.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Laboratorio3.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Laboratorio3.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Laboratorio3.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Laboratorio3.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Laboratorio3.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Laboratorio3_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Laboratorio3_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Laboratorio3_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Laboratorio3_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Laboratorio3_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Laboratorio3_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Laboratorio3_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Laboratorio3_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Laboratorio3_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Laboratorio3_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Laboratorio3_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Laboratorio3_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Laboratorio3_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Laboratorio3_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Laboratorio3_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Laboratorio3_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MEMORIA_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ManejoDirecciones.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ManejoDirecciones.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ManejoDirecciones.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ManejoDirecciones.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ManejoDirecciones.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ManejoDirecciones.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ManejoDirecciones.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ManejoDirecciones.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ManejoDirecciones_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ManejoDirecciones_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MaquinaEstados.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MaquinaEstados.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MaquinaEstados.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MaquinaEstados.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MaquinaEstados.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MaquinaEstados.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MaquinaEstados.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MaquinaEstados.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MaquinaEstados.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MaquinaEstados.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MaquinaEstados.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MaquinaEstados.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MaquinaEstados.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MaquinaEstados.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MaquinaEstados.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MaquinaEstados.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MaquinaEstados.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MaquinaEstados.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MaquinaEstados.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MaquinaEstados.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MaquinaEstados_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MaquinaEstados_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MaquinaEstados_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MaquinaEstados_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MaquinaEstados_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MaquinaEstados_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MaquinaEstados_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MaquinaEstados_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MaquinaEstados_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MaquinaEstados_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MaquinaEstados_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MaquinaEstados_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MaquinaEstados_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MaquinaEstados_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MaquinaEstados_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MaquinaEstados_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ModuloInOut.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ModuloInOut.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ModuloInOut.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ModuloInOut.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ModuloInOut.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ModuloInOut.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ModuloInOut.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ModuloInOut.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ModuloInOut_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ModuloInOut_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ModuloInOut_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PruebasComparador_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PruebasContador_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PruebasDatoActual_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PruebasDivisor_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PruebasMaquinaEstados_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PruebasModuloDirecciones_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SimulacionComprobador_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SimulacionDivisorFrecuencia5Hz_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SimulacionGeneral_isim_beh.exe"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SimulacionGeneral_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="SimulacionGeneral_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SimulacionGeneral_par.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SimulacionSincronizador_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Sincronizador.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Sincronizador.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Sincronizador.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Sincronizador.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sincronizador.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Sincronizador.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Sincronizador.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Sincronizador.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Sincronizador_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Sincronizador_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TEST_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TEST_isim_beh.wdb"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TEST_isim_translate.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TEST_isim_translate.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TEST_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TEST_translate.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impactbatch.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="ise_impact.cmd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="laboratorio3.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="laboratorio3.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="laboratorio3.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/MaquinaEstados_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/par/MaquinaEstados_timesim.v"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/maquinaestados_timesim.sdf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/MaquinaEstados_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/translate/MaquinaEstados_translate.v"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1380089889" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1380089889">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380107419" xil_pn:in_ck="-3487755959230271349" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1380107419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Comparador.v"/>
      <outfile xil_pn:name="ComprobadorDeMemoria.v"/>
      <outfile xil_pn:name="Contador4Bits.v"/>
      <outfile xil_pn:name="DatoActual.v"/>
      <outfile xil_pn:name="Display.v"/>
      <outfile xil_pn:name="DivisorFrecuencia5Hz.v"/>
      <outfile xil_pn:name="DivisorFrecuenciaDisplay.v"/>
      <outfile xil_pn:name="DivisorFrecuenciaMemoria.v"/>
      <outfile xil_pn:name="Laboratorio3.v"/>
      <outfile xil_pn:name="MEMORIA.v"/>
      <outfile xil_pn:name="ManejoDirecciones.v"/>
      <outfile xil_pn:name="MaquinaEstados.v"/>
      <outfile xil_pn:name="ModuloInOut.v"/>
      <outfile xil_pn:name="PruebasComparador.vhd"/>
      <outfile xil_pn:name="PruebasContador.vhd"/>
      <outfile xil_pn:name="PruebasDatoActual.vhd"/>
      <outfile xil_pn:name="PruebasDivisor.vhd"/>
      <outfile xil_pn:name="PruebasMaquinaEstados.vhd"/>
      <outfile xil_pn:name="PruebasModuloDirecciones.vhd"/>
      <outfile xil_pn:name="RAM.v"/>
      <outfile xil_pn:name="SimulacionComprobador.vhd"/>
      <outfile xil_pn:name="SimulacionDivisorFrecuencia5Hz.vhd"/>
      <outfile xil_pn:name="SimulacionGeneral.vhd"/>
      <outfile xil_pn:name="SimulacionSincronizador.vhd"/>
      <outfile xil_pn:name="Sincronizador.v"/>
      <outfile xil_pn:name="TEST.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1380107280" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9704441737404224" xil_pn:start_ts="1380107280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380107280" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3676710612938006408" xil_pn:start_ts="1380107280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380092157" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6213579290570074426" xil_pn:start_ts="1380092157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380107419" xil_pn:in_ck="-3487755959230271349" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1380107419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Comparador.v"/>
      <outfile xil_pn:name="ComprobadorDeMemoria.v"/>
      <outfile xil_pn:name="Contador4Bits.v"/>
      <outfile xil_pn:name="DatoActual.v"/>
      <outfile xil_pn:name="Display.v"/>
      <outfile xil_pn:name="DivisorFrecuencia5Hz.v"/>
      <outfile xil_pn:name="DivisorFrecuenciaDisplay.v"/>
      <outfile xil_pn:name="DivisorFrecuenciaMemoria.v"/>
      <outfile xil_pn:name="Laboratorio3.v"/>
      <outfile xil_pn:name="MEMORIA.v"/>
      <outfile xil_pn:name="ManejoDirecciones.v"/>
      <outfile xil_pn:name="MaquinaEstados.v"/>
      <outfile xil_pn:name="ModuloInOut.v"/>
      <outfile xil_pn:name="PruebasComparador.vhd"/>
      <outfile xil_pn:name="PruebasContador.vhd"/>
      <outfile xil_pn:name="PruebasDatoActual.vhd"/>
      <outfile xil_pn:name="PruebasDivisor.vhd"/>
      <outfile xil_pn:name="PruebasMaquinaEstados.vhd"/>
      <outfile xil_pn:name="PruebasModuloDirecciones.vhd"/>
      <outfile xil_pn:name="RAM.v"/>
      <outfile xil_pn:name="SimulacionComprobador.vhd"/>
      <outfile xil_pn:name="SimulacionDivisorFrecuencia5Hz.vhd"/>
      <outfile xil_pn:name="SimulacionGeneral.vhd"/>
      <outfile xil_pn:name="SimulacionSincronizador.vhd"/>
      <outfile xil_pn:name="Sincronizador.v"/>
      <outfile xil_pn:name="TEST.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1380107424" xil_pn:in_ck="-3487755959230271349" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1260786306726427469" xil_pn:start_ts="1380107419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TEST_beh.prj"/>
      <outfile xil_pn:name="TEST_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1380107424" xil_pn:in_ck="-3701210660274054561" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2012353523845535542" xil_pn:start_ts="1380107424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TEST_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1380089680" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1380089680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380105188" xil_pn:in_ck="5159253851697084381" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2284423598585490751" xil_pn:start_ts="1380105188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380105666" xil_pn:in_ck="4297212585630549869" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1380105666">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PruebasComparador.vhd"/>
      <outfile xil_pn:name="PruebasContador.vhd"/>
      <outfile xil_pn:name="PruebasDatoActual.vhd"/>
      <outfile xil_pn:name="PruebasDivisor.vhd"/>
      <outfile xil_pn:name="PruebasMaquinaEstados.vhd"/>
      <outfile xil_pn:name="PruebasModuloDirecciones.vhd"/>
      <outfile xil_pn:name="SimulacionComprobador.vhd"/>
      <outfile xil_pn:name="SimulacionDivisorFrecuencia5Hz.vhd"/>
      <outfile xil_pn:name="SimulacionGeneral.vhd"/>
      <outfile xil_pn:name="SimulacionSincronizador.vhd"/>
      <outfile xil_pn:name="TEST.vhd"/>
      <outfile xil_pn:name="netgen/par/MaquinaEstados_timesim.v"/>
      <outfile xil_pn:name="netgen/par/maquinaestados_timesim.sdf"/>
    </transform>
    <transform xil_pn:end_ts="1380105670" xil_pn:in_ck="3630677478901199242" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="-1335676217153491081" xil_pn:start_ts="1380105666">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SimulacionGeneral_isim_par.exe"/>
      <outfile xil_pn:name="SimulacionGeneral_par.prj"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1380105671" xil_pn:in_ck="-1217262387593064619" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-1300386099460390008" xil_pn:start_ts="1380105670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SimulacionGeneral_isim_par.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1380105201" xil_pn:in_ck="8305456887681191563" xil_pn:name="TRAN_copyPost-TranslateAbstractToPreSimulation" xil_pn:start_ts="1380105201">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PruebasComparador.vhd"/>
      <outfile xil_pn:name="PruebasContador.vhd"/>
      <outfile xil_pn:name="PruebasDatoActual.vhd"/>
      <outfile xil_pn:name="PruebasDivisor.vhd"/>
      <outfile xil_pn:name="PruebasMaquinaEstados.vhd"/>
      <outfile xil_pn:name="PruebasModuloDirecciones.vhd"/>
      <outfile xil_pn:name="SimulacionComprobador.vhd"/>
      <outfile xil_pn:name="SimulacionDivisorFrecuencia5Hz.vhd"/>
      <outfile xil_pn:name="SimulacionGeneral.vhd"/>
      <outfile xil_pn:name="SimulacionSincronizador.vhd"/>
      <outfile xil_pn:name="TEST.vhd"/>
      <outfile xil_pn:name="netgen/translate/MaquinaEstados_translate.v"/>
    </transform>
    <transform xil_pn:end_ts="1380105205" xil_pn:in_ck="8305456887681191563" xil_pn:name="TRAN_ISimulatePostTranslateModelRunFuse" xil_pn:prop_ck="978792511558431763" xil_pn:start_ts="1380105201">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TEST_isim_translate.exe"/>
      <outfile xil_pn:name="TEST_translate.prj"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1380105206" xil_pn:in_ck="-8487929089014738066" xil_pn:name="TRAN_ISimulatePostTranslateModel" xil_pn:prop_ck="6692340739947553298" xil_pn:start_ts="1380105205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TEST_isim_translate.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
