# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_4_moore.srcs/sources_1/new/moore.vhd" \
"../../../../project_4_moore.srcs/sim_1/new/moore_tb.vhd" \

# Do not sort compile order
nosort
