vhdl xil_defaultlib  \
"../../../bd/system_top/ip/system_top_c_shift_ram_0_0/sim/system_top_c_shift_ram_0_0.vhd" \
"../../../bd/system_top/ip/system_top_c_shift_ram_1_0/sim/system_top_c_shift_ram_1_0.vhd" \
"../../../bd/system_top/ip/system_top_proc_sys_reset_0_0/sim/system_top_proc_sys_reset_0_0.vhd" \
"../../../bd/system_top/ip/system_top_ddr4_0_0/bd_0/ip/ip_0/sim/bd_c96b_microblaze_I_0.vhd" \
"../../../bd/system_top/ip/system_top_ddr4_0_0/bd_0/ip/ip_1/sim/bd_c96b_rst_0_0.vhd" \
"../../../bd/system_top/ip/system_top_ddr4_0_0/bd_0/ip/ip_2/sim/bd_c96b_ilmb_0.vhd" \
"../../../bd/system_top/ip/system_top_ddr4_0_0/bd_0/ip/ip_3/sim/bd_c96b_dlmb_0.vhd" \
"../../../bd/system_top/ip/system_top_ddr4_0_0/bd_0/ip/ip_4/sim/bd_c96b_dlmb_cntlr_0.vhd" \
"../../../bd/system_top/ip/system_top_ddr4_0_0/bd_0/ip/ip_5/sim/bd_c96b_ilmb_cntlr_0.vhd" \
"../../../bd/system_top/ip/system_top_ddr4_0_0/bd_0/ip/ip_7/sim/bd_c96b_second_dlmb_cntlr_0.vhd" \
"../../../bd/system_top/ip/system_top_ddr4_0_0/bd_0/ip/ip_8/sim/bd_c96b_second_ilmb_cntlr_0.vhd" \
"../../../bd/system_top/ip/system_top_ddr4_0_0/bd_0/ip/ip_10/sim/bd_c96b_iomodule_0_0.vhd" \
"../../../bd/system_top/ip/system_top_axi_gpio_0_1/sim/system_top_axi_gpio_0_1.vhd" \
"../../../bd/system_top/ip/system_top_axi_uartlite_0_0/sim/system_top_axi_uartlite_0_0.vhd" \
"../../../bd/system_top/ip/system_top_rst_ddr4_0_333M_0/sim/system_top_rst_ddr4_0_333M_0.vhd" \
"../../../bd/system_top/ip/system_top_proc_sys_reset_1_0/sim/system_top_proc_sys_reset_1_0.vhd" \

nosort
