{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658361305122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658361305126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 20 20:55:05 2022 " "Processing started: Wed Jul 20 20:55:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658361305126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361305126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361305126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658361305406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658361305406 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(216) " "Verilog HDL warning at cpu.v(216): extended using \"x\" or \"z\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 216 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1658361313437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658361313439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361313439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TB " "Found entity 1: TB" {  } { { "TB.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658361313440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361313440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "RegisterFile/registerfile.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/RegisterFile/registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658361313442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361313442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register/register.v 1 1 " "Found 1 design units, including 1 entities, in source file register/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "Register/register.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Register/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658361313444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361313444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/PLL.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/PLL/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658361313446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361313446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC/PC.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/PC/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658361313447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361313447 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux MUX/mux.v " "Entity \"mux\" obtained from \"MUX/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "MUX/mux.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/MUX/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1658361313449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "MUX/mux.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/MUX/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658361313449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361313449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/counter/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/counter/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Multiplicador/Counter/Counter.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/Counter/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658361313451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361313451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/control/control.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/control/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Multiplicador/Control/Control.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/Control/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658361313452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361313452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/adder/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/adder/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Multiplicador/Adder/Adder.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/Adder/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658361313454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361313454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/acc/acc.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/acc/acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "Multiplicador/ACC/ACC.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/ACC/ACC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658361313456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361313456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/multiplicador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/multiplicador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador " "Found entity 1: Multiplicador" {  } { { "Multiplicador/Multiplicador.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/Multiplicador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658361313458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361313458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmemory " "Found entity 1: instructionmemory" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/InstructionMemory/instructionmemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658361313459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361313459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend/extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "Extend/extend.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Extend/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658361313461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361313461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "DataMemory/DataMemory.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/DataMemory/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658361313463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361313463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/control.v 1 1 " "Found 1 design units, including 1 entities, in source file control/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "Control/control.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658361313465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361313465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU/alu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/ALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658361313467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361313467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrdecoding/addrdecoding.v 1 1 " "Found 1 design units, including 1 entities, in source file addrdecoding/addrdecoding.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDRDecoding " "Found entity 1: ADDRDecoding" {  } { { "ADDRDecoding/ADDRDecoding.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/ADDRDecoding/ADDRDecoding.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658361313468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361313468 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658361313509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLLGenerator " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLLGenerator\"" {  } { { "cpu.v" "PLLGenerator" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658361313621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLLGenerator\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLLGenerator\|altpll:altpll_component\"" {  } { { "PLL/PLL.v" "altpll_component" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/PLL/PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658361313648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLLGenerator\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLLGenerator\|altpll:altpll_component\"" {  } { { "PLL/PLL.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/PLL/PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658361313650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLLGenerator\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLLGenerator\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 34 " "Parameter \"clk1_divide_by\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361313650 ""}  } { { "PLL/PLL.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/PLL/PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1658361313650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658361313689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361313689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLLGenerator\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLLGenerator\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartuslite/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658361313690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc_MIPS " "Elaborating entity \"PC\" for hierarchy \"PC:pc_MIPS\"" {  } { { "cpu.v" "pc_MIPS" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658361313693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionmemory instructionmemory:IM_MIPS " "Elaborating entity \"instructionmemory\" for hierarchy \"instructionmemory:IM_MIPS\"" {  } { { "cpu.v" "IM_MIPS" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658361313694 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionInt.data_a 0 instructionmemory.v(6) " "Net \"instructionInt.data_a\" at instructionmemory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/InstructionMemory/instructionmemory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1658361313695 "|cpu|instructionmemory:IM_MIPS"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionInt.waddr_a 0 instructionmemory.v(6) " "Net \"instructionInt.waddr_a\" at instructionmemory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/InstructionMemory/instructionmemory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1658361313695 "|cpu|instructionmemory:IM_MIPS"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionInt.we_a 0 instructionmemory.v(6) " "Net \"instructionInt.we_a\" at instructionmemory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/InstructionMemory/instructionmemory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1658361313695 "|cpu|instructionmemory:IM_MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile registerfile:registerfile_MIPS " "Elaborating entity \"registerfile\" for hierarchy \"registerfile:registerfile_MIPS\"" {  } { { "cpu.v" "registerfile_MIPS" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658361313696 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i registerfile.v(15) " "Verilog HDL Always Construct warning at registerfile.v(15): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterFile/registerfile.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/RegisterFile/registerfile.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1658361313745 "|cpu|registerfile:registerfile_MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_MIPS " "Elaborating entity \"control\" for hierarchy \"control:control_MIPS\"" {  } { { "cpu.v" "control_MIPS" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658361313749 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_reg control.v(6) " "Verilog HDL or VHDL warning at control.v(6): object \"a_reg\" assigned a value but never read" {  } { { "Control/control.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658361313751 "|cpu|control:control_MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_reg control.v(6) " "Verilog HDL or VHDL warning at control.v(6): object \"b_reg\" assigned a value but never read" {  } { { "Control/control.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658361313751 "|cpu|control:control_MIPS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op control.v(70) " "Verilog HDL Always Construct warning at control.v(70): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control/control.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1658361313753 "|cpu|control:control_MIPS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt control.v(74) " "Verilog HDL Always Construct warning at control.v(74): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control/control.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1658361313753 "|cpu|control:control_MIPS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs control.v(75) " "Verilog HDL Always Construct warning at control.v(75): variable \"rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control/control.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1658361313753 "|cpu|control:control_MIPS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 control.v(75) " "Verilog HDL assignment warning at control.v(75): truncated value with size 5 to match size of target (1)" {  } { { "Control/control.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658361313754 "|cpu|control:control_MIPS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt control.v(76) " "Verilog HDL Always Construct warning at control.v(76): variable \"rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control/control.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1658361313754 "|cpu|control:control_MIPS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 control.v(76) " "Verilog HDL assignment warning at control.v(76): truncated value with size 5 to match size of target (1)" {  } { { "Control/control.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658361313754 "|cpu|control:control_MIPS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd control.v(81) " "Verilog HDL Always Construct warning at control.v(81): variable \"rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control/control.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1658361313754 "|cpu|control:control_MIPS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct control.v(83) " "Verilog HDL Always Construct warning at control.v(83): variable \"funct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control/control.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1658361313754 "|cpu|control:control_MIPS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs control.v(122) " "Verilog HDL Always Construct warning at control.v(122): variable \"rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control/control.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1658361313756 "|cpu|control:control_MIPS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 control.v(122) " "Verilog HDL assignment warning at control.v(122): truncated value with size 5 to match size of target (1)" {  } { { "Control/control.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658361313756 "|cpu|control:control_MIPS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt control.v(131) " "Verilog HDL Always Construct warning at control.v(131): variable \"rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control/control.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1658361313756 "|cpu|control:control_MIPS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs control.v(136) " "Verilog HDL Always Construct warning at control.v(136): variable \"rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control/control.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1658361313757 "|cpu|control:control_MIPS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 control.v(136) " "Verilog HDL assignment warning at control.v(136): truncated value with size 5 to match size of target (1)" {  } { { "Control/control.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658361313757 "|cpu|control:control_MIPS"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rt control.v(137) " "Verilog HDL Always Construct warning at control.v(137): variable \"rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control/control.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1658361313757 "|cpu|control:control_MIPS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 control.v(137) " "Verilog HDL assignment warning at control.v(137): truncated value with size 5 to match size of target (1)" {  } { { "Control/control.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Control/control.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658361313757 "|cpu|control:control_MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:extend_MIPS " "Elaborating entity \"extend\" for hierarchy \"extend:extend_MIPS\"" {  } { { "cpu.v" "extend_MIPS" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658361313770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:register_A " "Elaborating entity \"register\" for hierarchy \"register:register_A\"" {  } { { "cpu.v" "register_A" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658361313771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_MIPS " "Elaborating entity \"alu\" for hierarchy \"alu:alu_MIPS\"" {  } { { "cpu.v" "alu_MIPS" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658361313773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador Multiplicador:multiplicador_MIPS " "Elaborating entity \"Multiplicador\" for hierarchy \"Multiplicador:multiplicador_MIPS\"" {  } { { "cpu.v" "multiplicador_MIPS" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658361313775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC Multiplicador:multiplicador_MIPS\|ACC:ACC0 " "Elaborating entity \"ACC\" for hierarchy \"Multiplicador:multiplicador_MIPS\|ACC:ACC0\"" {  } { { "Multiplicador/Multiplicador.v" "ACC0" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/Multiplicador.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658361313776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Multiplicador:multiplicador_MIPS\|Adder:ADD0 " "Elaborating entity \"Adder\" for hierarchy \"Multiplicador:multiplicador_MIPS\|Adder:ADD0\"" {  } { { "Multiplicador/Multiplicador.v" "ADD0" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/Multiplicador.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658361313785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Multiplicador:multiplicador_MIPS\|Counter:COUNT0 " "Elaborating entity \"Counter\" for hierarchy \"Multiplicador:multiplicador_MIPS\|Counter:COUNT0\"" {  } { { "Multiplicador/Multiplicador.v" "COUNT0" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/Multiplicador.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658361313787 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Counter.v(20) " "Verilog HDL assignment warning at Counter.v(20): truncated value with size 32 to match size of target (6)" {  } { { "Multiplicador/Counter/Counter.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/Counter/Counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658361313787 "|cpu|Multiplicador:multiplicador_MIPS|Counter:COUNT0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Multiplicador:multiplicador_MIPS\|Control:CON0 " "Elaborating entity \"Control\" for hierarchy \"Multiplicador:multiplicador_MIPS\|Control:CON0\"" {  } { { "Multiplicador/Multiplicador.v" "CON0" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/Multiplicador/Multiplicador.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658361313788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux_Execute_1 " "Elaborating entity \"mux\" for hierarchy \"mux:mux_Execute_1\"" {  } { { "cpu.v" "mux_Execute_1" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658361313789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDRDecoding ADDRDecoding:ADDRDecoding_MIPS " "Elaborating entity \"ADDRDecoding\" for hierarchy \"ADDRDecoding:ADDRDecoding_MIPS\"" {  } { { "cpu.v" "ADDRDecoding_MIPS" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658361313791 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 ADDRDecoding.v(7) " "Verilog HDL assignment warning at ADDRDecoding.v(7): truncated value with size 32 to match size of target (21)" {  } { { "ADDRDecoding/ADDRDecoding.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/ADDRDecoding/ADDRDecoding.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658361313792 "|cpu|ADDRDecoding:ADDRDecoding_MIPS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 1 ADDRDecoding.v(35) " "Verilog HDL assignment warning at ADDRDecoding.v(35): truncated value with size 21 to match size of target (1)" {  } { { "ADDRDecoding/ADDRDecoding.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/ADDRDecoding/ADDRDecoding.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658361313792 "|cpu|ADDRDecoding:ADDRDecoding_MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamemory datamemory:datamemory_MIPS " "Elaborating entity \"datamemory\" for hierarchy \"datamemory:datamemory_MIPS\"" {  } { { "cpu.v" "datamemory_MIPS" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658361313792 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[0\] " "Converted tri-state buffer \"output_buf_memory\[0\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[1\] " "Converted tri-state buffer \"output_buf_memory\[1\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[2\] " "Converted tri-state buffer \"output_buf_memory\[2\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[3\] " "Converted tri-state buffer \"output_buf_memory\[3\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[4\] " "Converted tri-state buffer \"output_buf_memory\[4\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[5\] " "Converted tri-state buffer \"output_buf_memory\[5\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[6\] " "Converted tri-state buffer \"output_buf_memory\[6\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[7\] " "Converted tri-state buffer \"output_buf_memory\[7\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[8\] " "Converted tri-state buffer \"output_buf_memory\[8\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[9\] " "Converted tri-state buffer \"output_buf_memory\[9\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[10\] " "Converted tri-state buffer \"output_buf_memory\[10\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[11\] " "Converted tri-state buffer \"output_buf_memory\[11\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[12\] " "Converted tri-state buffer \"output_buf_memory\[12\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[13\] " "Converted tri-state buffer \"output_buf_memory\[13\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[14\] " "Converted tri-state buffer \"output_buf_memory\[14\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[15\] " "Converted tri-state buffer \"output_buf_memory\[15\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[16\] " "Converted tri-state buffer \"output_buf_memory\[16\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[17\] " "Converted tri-state buffer \"output_buf_memory\[17\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[18\] " "Converted tri-state buffer \"output_buf_memory\[18\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[19\] " "Converted tri-state buffer \"output_buf_memory\[19\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[20\] " "Converted tri-state buffer \"output_buf_memory\[20\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[21\] " "Converted tri-state buffer \"output_buf_memory\[21\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[22\] " "Converted tri-state buffer \"output_buf_memory\[22\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[23\] " "Converted tri-state buffer \"output_buf_memory\[23\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[24\] " "Converted tri-state buffer \"output_buf_memory\[24\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[25\] " "Converted tri-state buffer \"output_buf_memory\[25\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[26\] " "Converted tri-state buffer \"output_buf_memory\[26\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[27\] " "Converted tri-state buffer \"output_buf_memory\[27\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[28\] " "Converted tri-state buffer \"output_buf_memory\[28\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[29\] " "Converted tri-state buffer \"output_buf_memory\[29\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[30\] " "Converted tri-state buffer \"output_buf_memory\[30\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf_memory\[31\] " "Converted tri-state buffer \"output_buf_memory\[31\]\" feeding internal logic into a wire" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1658361314053 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1658361314053 ""}
{ "Warning" "WINFER_RAM_SINGLE_PORT_WMIF_POWER_UP" "datamemory:datamemory_MIPS\|MemoryRam " "Created node \"datamemory:datamemory_MIPS\|MemoryRam\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." {  } { { "DataMemory/DataMemory.v" "MemoryRam" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/DataMemory/DataMemory.v" 9 -1 0 } }  } 0 276021 "Created node \"%1!s!\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." 0 0 "Analysis & Synthesis" 0 -1 1658361314240 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datamemory:datamemory_MIPS\|MemoryRam_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datamemory:datamemory_MIPS\|MemoryRam_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1658361314557 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1658361314557 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1658361314557 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1658361314557 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1658361314557 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1658361314557 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1658361314557 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1658361314557 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1658361314557 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cpu.ram0_datamemory_1d545f57.hdl.mif " "Parameter INIT_FILE set to db/cpu.ram0_datamemory_1d545f57.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1658361314557 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1658361314557 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "instructionmemory:IM_MIPS\|instructionInt_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"instructionmemory:IM_MIPS\|instructionInt_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1658361314557 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1658361314557 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1658361314557 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1658361314557 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1658361314557 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1658361314557 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1658361314557 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1658361314557 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1658361314557 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cpu.ram0_instructionmemory_56655cf4.hdl.mif " "Parameter INIT_FILE set to db/cpu.ram0_instructionmemory_56655cf4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1658361314557 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1658361314557 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1658361314557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datamemory:datamemory_MIPS\|altsyncram:MemoryRam_rtl_0 " "Elaborated megafunction instantiation \"datamemory:datamemory_MIPS\|altsyncram:MemoryRam_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658361314600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datamemory:datamemory_MIPS\|altsyncram:MemoryRam_rtl_0 " "Instantiated megafunction \"datamemory:datamemory_MIPS\|altsyncram:MemoryRam_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361314600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361314600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361314600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361314600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361314600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361314600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361314600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361314600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361314600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cpu.ram0_datamemory_1d545f57.hdl.mif " "Parameter \"INIT_FILE\" = \"db/cpu.ram0_datamemory_1d545f57.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361314600 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1658361314600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e591.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e591 " "Found entity 1: altsyncram_e591" {  } { { "db/altsyncram_e591.tdf" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/db/altsyncram_e591.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658361314640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361314640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionmemory:IM_MIPS\|altsyncram:instructionInt_rtl_0 " "Elaborated megafunction instantiation \"instructionmemory:IM_MIPS\|altsyncram:instructionInt_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658361314649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionmemory:IM_MIPS\|altsyncram:instructionInt_rtl_0 " "Instantiated megafunction \"instructionmemory:IM_MIPS\|altsyncram:instructionInt_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361314649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361314649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361314649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361314649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361314649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361314649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361314649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361314649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361314649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cpu.ram0_instructionmemory_56655cf4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/cpu.ram0_instructionmemory_56655cf4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658361314649 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1658361314649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_br71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_br71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_br71 " "Found entity 1: altsyncram_br71" {  } { { "db/altsyncram_br71.tdf" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/db/altsyncram_br71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658361314692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361314692 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1658361315382 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658361316260 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[11\] " "Logic cell \"output_register_D_1\[11\]\"" {  } { { "cpu.v" "output_register_D_1\[11\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[9\] " "Logic cell \"output_register_D_1\[9\]\"" {  } { { "cpu.v" "output_register_D_1\[9\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[8\] " "Logic cell \"output_register_D_1\[8\]\"" {  } { { "cpu.v" "output_register_D_1\[8\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[10\] " "Logic cell \"output_register_D_1\[10\]\"" {  } { { "cpu.v" "output_register_D_1\[10\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[0\] " "Logic cell \"output_register_D_1\[0\]\"" {  } { { "cpu.v" "output_register_D_1\[0\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[1\] " "Logic cell \"output_register_D_1\[1\]\"" {  } { { "cpu.v" "output_register_D_1\[1\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[2\] " "Logic cell \"output_register_D_1\[2\]\"" {  } { { "cpu.v" "output_register_D_1\[2\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[3\] " "Logic cell \"output_register_D_1\[3\]\"" {  } { { "cpu.v" "output_register_D_1\[3\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[4\] " "Logic cell \"output_register_D_1\[4\]\"" {  } { { "cpu.v" "output_register_D_1\[4\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[5\] " "Logic cell \"output_register_D_1\[5\]\"" {  } { { "cpu.v" "output_register_D_1\[5\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[6\] " "Logic cell \"output_register_D_1\[6\]\"" {  } { { "cpu.v" "output_register_D_1\[6\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[7\] " "Logic cell \"output_register_D_1\[7\]\"" {  } { { "cpu.v" "output_register_D_1\[7\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[12\] " "Logic cell \"output_register_D_1\[12\]\"" {  } { { "cpu.v" "output_register_D_1\[12\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[13\] " "Logic cell \"output_register_D_1\[13\]\"" {  } { { "cpu.v" "output_register_D_1\[13\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[14\] " "Logic cell \"output_register_D_1\[14\]\"" {  } { { "cpu.v" "output_register_D_1\[14\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[15\] " "Logic cell \"output_register_D_1\[15\]\"" {  } { { "cpu.v" "output_register_D_1\[15\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[16\] " "Logic cell \"output_register_D_1\[16\]\"" {  } { { "cpu.v" "output_register_D_1\[16\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[17\] " "Logic cell \"output_register_D_1\[17\]\"" {  } { { "cpu.v" "output_register_D_1\[17\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[18\] " "Logic cell \"output_register_D_1\[18\]\"" {  } { { "cpu.v" "output_register_D_1\[18\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[19\] " "Logic cell \"output_register_D_1\[19\]\"" {  } { { "cpu.v" "output_register_D_1\[19\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[20\] " "Logic cell \"output_register_D_1\[20\]\"" {  } { { "cpu.v" "output_register_D_1\[20\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[21\] " "Logic cell \"output_register_D_1\[21\]\"" {  } { { "cpu.v" "output_register_D_1\[21\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[22\] " "Logic cell \"output_register_D_1\[22\]\"" {  } { { "cpu.v" "output_register_D_1\[22\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[23\] " "Logic cell \"output_register_D_1\[23\]\"" {  } { { "cpu.v" "output_register_D_1\[23\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[24\] " "Logic cell \"output_register_D_1\[24\]\"" {  } { { "cpu.v" "output_register_D_1\[24\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[25\] " "Logic cell \"output_register_D_1\[25\]\"" {  } { { "cpu.v" "output_register_D_1\[25\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[26\] " "Logic cell \"output_register_D_1\[26\]\"" {  } { { "cpu.v" "output_register_D_1\[26\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[27\] " "Logic cell \"output_register_D_1\[27\]\"" {  } { { "cpu.v" "output_register_D_1\[27\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[28\] " "Logic cell \"output_register_D_1\[28\]\"" {  } { { "cpu.v" "output_register_D_1\[28\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[29\] " "Logic cell \"output_register_D_1\[29\]\"" {  } { { "cpu.v" "output_register_D_1\[29\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[30\] " "Logic cell \"output_register_D_1\[30\]\"" {  } { { "cpu.v" "output_register_D_1\[30\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_D_1\[31\] " "Logic cell \"output_register_D_1\[31\]\"" {  } { { "cpu.v" "output_register_D_1\[31\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[7\] " "Logic cell \"output_register_ctrl_1\[7\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[7\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[0\] " "Logic cell \"output_register_B_1\[0\]\"" {  } { { "cpu.v" "output_register_B_1\[0\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[1\] " "Logic cell \"output_register_B_1\[1\]\"" {  } { { "cpu.v" "output_register_B_1\[1\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[2\] " "Logic cell \"output_register_B_1\[2\]\"" {  } { { "cpu.v" "output_register_B_1\[2\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[3\] " "Logic cell \"output_register_B_1\[3\]\"" {  } { { "cpu.v" "output_register_B_1\[3\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[4\] " "Logic cell \"output_register_B_1\[4\]\"" {  } { { "cpu.v" "output_register_B_1\[4\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[5\] " "Logic cell \"output_register_B_1\[5\]\"" {  } { { "cpu.v" "output_register_B_1\[5\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[6\] " "Logic cell \"output_register_B_1\[6\]\"" {  } { { "cpu.v" "output_register_B_1\[6\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[7\] " "Logic cell \"output_register_B_1\[7\]\"" {  } { { "cpu.v" "output_register_B_1\[7\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[8\] " "Logic cell \"output_register_B_1\[8\]\"" {  } { { "cpu.v" "output_register_B_1\[8\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[9\] " "Logic cell \"output_register_B_1\[9\]\"" {  } { { "cpu.v" "output_register_B_1\[9\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[10\] " "Logic cell \"output_register_B_1\[10\]\"" {  } { { "cpu.v" "output_register_B_1\[10\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[11\] " "Logic cell \"output_register_B_1\[11\]\"" {  } { { "cpu.v" "output_register_B_1\[11\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[12\] " "Logic cell \"output_register_B_1\[12\]\"" {  } { { "cpu.v" "output_register_B_1\[12\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[13\] " "Logic cell \"output_register_B_1\[13\]\"" {  } { { "cpu.v" "output_register_B_1\[13\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[14\] " "Logic cell \"output_register_B_1\[14\]\"" {  } { { "cpu.v" "output_register_B_1\[14\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[15\] " "Logic cell \"output_register_B_1\[15\]\"" {  } { { "cpu.v" "output_register_B_1\[15\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[16\] " "Logic cell \"output_register_B_1\[16\]\"" {  } { { "cpu.v" "output_register_B_1\[16\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[17\] " "Logic cell \"output_register_B_1\[17\]\"" {  } { { "cpu.v" "output_register_B_1\[17\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[18\] " "Logic cell \"output_register_B_1\[18\]\"" {  } { { "cpu.v" "output_register_B_1\[18\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[19\] " "Logic cell \"output_register_B_1\[19\]\"" {  } { { "cpu.v" "output_register_B_1\[19\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[20\] " "Logic cell \"output_register_B_1\[20\]\"" {  } { { "cpu.v" "output_register_B_1\[20\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[21\] " "Logic cell \"output_register_B_1\[21\]\"" {  } { { "cpu.v" "output_register_B_1\[21\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[22\] " "Logic cell \"output_register_B_1\[22\]\"" {  } { { "cpu.v" "output_register_B_1\[22\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[23\] " "Logic cell \"output_register_B_1\[23\]\"" {  } { { "cpu.v" "output_register_B_1\[23\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[24\] " "Logic cell \"output_register_B_1\[24\]\"" {  } { { "cpu.v" "output_register_B_1\[24\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[25\] " "Logic cell \"output_register_B_1\[25\]\"" {  } { { "cpu.v" "output_register_B_1\[25\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[26\] " "Logic cell \"output_register_B_1\[26\]\"" {  } { { "cpu.v" "output_register_B_1\[26\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[27\] " "Logic cell \"output_register_B_1\[27\]\"" {  } { { "cpu.v" "output_register_B_1\[27\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[28\] " "Logic cell \"output_register_B_1\[28\]\"" {  } { { "cpu.v" "output_register_B_1\[28\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[29\] " "Logic cell \"output_register_B_1\[29\]\"" {  } { { "cpu.v" "output_register_B_1\[29\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[30\] " "Logic cell \"output_register_B_1\[30\]\"" {  } { { "cpu.v" "output_register_B_1\[30\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_B_1\[31\] " "Logic cell \"output_register_B_1\[31\]\"" {  } { { "cpu.v" "output_register_B_1\[31\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[10\] " "Logic cell \"output_register_ctrl_1\[10\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[10\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[11\] " "Logic cell \"output_register_A\[11\]\"" {  } { { "cpu.v" "output_register_A\[11\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[9\] " "Logic cell \"output_register_ctrl_1\[9\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[9\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[11\] " "Logic cell \"output_register_ctrl_1\[11\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[11\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[8\] " "Logic cell \"output_register_ctrl_1\[8\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[8\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[10\] " "Logic cell \"output_register_A\[10\]\"" {  } { { "cpu.v" "output_register_A\[10\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[9\] " "Logic cell \"output_register_A\[9\]\"" {  } { { "cpu.v" "output_register_A\[9\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[8\] " "Logic cell \"output_register_A\[8\]\"" {  } { { "cpu.v" "output_register_A\[8\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[7\] " "Logic cell \"output_register_A\[7\]\"" {  } { { "cpu.v" "output_register_A\[7\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[6\] " "Logic cell \"output_register_A\[6\]\"" {  } { { "cpu.v" "output_register_A\[6\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[5\] " "Logic cell \"output_register_A\[5\]\"" {  } { { "cpu.v" "output_register_A\[5\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[4\] " "Logic cell \"output_register_A\[4\]\"" {  } { { "cpu.v" "output_register_A\[4\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[3\] " "Logic cell \"output_register_A\[3\]\"" {  } { { "cpu.v" "output_register_A\[3\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[2\] " "Logic cell \"output_register_A\[2\]\"" {  } { { "cpu.v" "output_register_A\[2\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[1\] " "Logic cell \"output_register_A\[1\]\"" {  } { { "cpu.v" "output_register_A\[1\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[0\] " "Logic cell \"output_register_A\[0\]\"" {  } { { "cpu.v" "output_register_A\[0\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[11\] " "Logic cell \"output_mult\[11\]\"" {  } { { "cpu.v" "output_mult\[11\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[9\] " "Logic cell \"output_mult\[9\]\"" {  } { { "cpu.v" "output_mult\[9\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[8\] " "Logic cell \"output_mult\[8\]\"" {  } { { "cpu.v" "output_mult\[8\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[10\] " "Logic cell \"output_mult\[10\]\"" {  } { { "cpu.v" "output_mult\[10\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[0\] " "Logic cell \"output_mult\[0\]\"" {  } { { "cpu.v" "output_mult\[0\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[1\] " "Logic cell \"output_mult\[1\]\"" {  } { { "cpu.v" "output_mult\[1\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[2\] " "Logic cell \"output_mult\[2\]\"" {  } { { "cpu.v" "output_mult\[2\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[3\] " "Logic cell \"output_mult\[3\]\"" {  } { { "cpu.v" "output_mult\[3\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[4\] " "Logic cell \"output_mult\[4\]\"" {  } { { "cpu.v" "output_mult\[4\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[5\] " "Logic cell \"output_mult\[5\]\"" {  } { { "cpu.v" "output_mult\[5\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[6\] " "Logic cell \"output_mult\[6\]\"" {  } { { "cpu.v" "output_mult\[6\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[7\] " "Logic cell \"output_mult\[7\]\"" {  } { { "cpu.v" "output_mult\[7\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[12\] " "Logic cell \"output_register_A\[12\]\"" {  } { { "cpu.v" "output_register_A\[12\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[12\] " "Logic cell \"output_mult\[12\]\"" {  } { { "cpu.v" "output_mult\[12\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[13\] " "Logic cell \"output_register_A\[13\]\"" {  } { { "cpu.v" "output_register_A\[13\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[13\] " "Logic cell \"output_mult\[13\]\"" {  } { { "cpu.v" "output_mult\[13\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[14\] " "Logic cell \"output_register_A\[14\]\"" {  } { { "cpu.v" "output_register_A\[14\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[14\] " "Logic cell \"output_mult\[14\]\"" {  } { { "cpu.v" "output_mult\[14\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[15\] " "Logic cell \"output_register_A\[15\]\"" {  } { { "cpu.v" "output_register_A\[15\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[15\] " "Logic cell \"output_mult\[15\]\"" {  } { { "cpu.v" "output_mult\[15\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[16\] " "Logic cell \"output_register_A\[16\]\"" {  } { { "cpu.v" "output_register_A\[16\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[16\] " "Logic cell \"output_mult\[16\]\"" {  } { { "cpu.v" "output_mult\[16\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[17\] " "Logic cell \"output_register_A\[17\]\"" {  } { { "cpu.v" "output_register_A\[17\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[17\] " "Logic cell \"output_mult\[17\]\"" {  } { { "cpu.v" "output_mult\[17\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[18\] " "Logic cell \"output_register_A\[18\]\"" {  } { { "cpu.v" "output_register_A\[18\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[18\] " "Logic cell \"output_mult\[18\]\"" {  } { { "cpu.v" "output_mult\[18\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[19\] " "Logic cell \"output_register_A\[19\]\"" {  } { { "cpu.v" "output_register_A\[19\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[19\] " "Logic cell \"output_mult\[19\]\"" {  } { { "cpu.v" "output_mult\[19\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[20\] " "Logic cell \"output_register_A\[20\]\"" {  } { { "cpu.v" "output_register_A\[20\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[20\] " "Logic cell \"output_mult\[20\]\"" {  } { { "cpu.v" "output_mult\[20\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[21\] " "Logic cell \"output_register_A\[21\]\"" {  } { { "cpu.v" "output_register_A\[21\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[21\] " "Logic cell \"output_mult\[21\]\"" {  } { { "cpu.v" "output_mult\[21\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[22\] " "Logic cell \"output_register_A\[22\]\"" {  } { { "cpu.v" "output_register_A\[22\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[22\] " "Logic cell \"output_mult\[22\]\"" {  } { { "cpu.v" "output_mult\[22\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[23\] " "Logic cell \"output_register_A\[23\]\"" {  } { { "cpu.v" "output_register_A\[23\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[23\] " "Logic cell \"output_mult\[23\]\"" {  } { { "cpu.v" "output_mult\[23\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[24\] " "Logic cell \"output_register_A\[24\]\"" {  } { { "cpu.v" "output_register_A\[24\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[24\] " "Logic cell \"output_mult\[24\]\"" {  } { { "cpu.v" "output_mult\[24\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[25\] " "Logic cell \"output_register_A\[25\]\"" {  } { { "cpu.v" "output_register_A\[25\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[25\] " "Logic cell \"output_mult\[25\]\"" {  } { { "cpu.v" "output_mult\[25\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[26\] " "Logic cell \"output_register_A\[26\]\"" {  } { { "cpu.v" "output_register_A\[26\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[26\] " "Logic cell \"output_mult\[26\]\"" {  } { { "cpu.v" "output_mult\[26\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[27\] " "Logic cell \"output_register_A\[27\]\"" {  } { { "cpu.v" "output_register_A\[27\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[27\] " "Logic cell \"output_mult\[27\]\"" {  } { { "cpu.v" "output_mult\[27\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[28\] " "Logic cell \"output_register_A\[28\]\"" {  } { { "cpu.v" "output_register_A\[28\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[28\] " "Logic cell \"output_mult\[28\]\"" {  } { { "cpu.v" "output_mult\[28\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[29\] " "Logic cell \"output_register_A\[29\]\"" {  } { { "cpu.v" "output_register_A\[29\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[29\] " "Logic cell \"output_mult\[29\]\"" {  } { { "cpu.v" "output_mult\[29\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[30\] " "Logic cell \"output_register_A\[30\]\"" {  } { { "cpu.v" "output_register_A\[30\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[30\] " "Logic cell \"output_mult\[30\]\"" {  } { { "cpu.v" "output_mult\[30\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_A\[31\] " "Logic cell \"output_register_A\[31\]\"" {  } { { "cpu.v" "output_register_A\[31\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_mult\[31\] " "Logic cell \"output_mult\[31\]\"" {  } { { "cpu.v" "output_mult\[31\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[6\] " "Logic cell \"output_register_ctrl_1\[6\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[6\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[5\] " "Logic cell \"output_register_ctrl_1\[5\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[5\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[0\] " "Logic cell \"output_register_ctrl_1\[0\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[0\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[1\] " "Logic cell \"output_register_ctrl_1\[1\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[1\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[2\] " "Logic cell \"output_register_ctrl_1\[2\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[2\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[4\] " "Logic cell \"output_register_ctrl_1\[4\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[4\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""} { "Info" "ISCL_SCL_CELL_NAME" "output_register_ctrl_1\[3\] " "Logic cell \"output_register_ctrl_1\[3\]\"" {  } { { "cpu.v" "output_register_ctrl_1\[3\]" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316272 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1658361316272 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/output_files/cpu.map.smsg " "Generated suppressed messages file D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361316355 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1658361316523 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658361316523 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[0\] " "No output dependent on input pin \"Data_BUS_READ\[0\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[1\] " "No output dependent on input pin \"Data_BUS_READ\[1\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[2\] " "No output dependent on input pin \"Data_BUS_READ\[2\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[3\] " "No output dependent on input pin \"Data_BUS_READ\[3\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[4\] " "No output dependent on input pin \"Data_BUS_READ\[4\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[5\] " "No output dependent on input pin \"Data_BUS_READ\[5\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[6\] " "No output dependent on input pin \"Data_BUS_READ\[6\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[7\] " "No output dependent on input pin \"Data_BUS_READ\[7\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[8\] " "No output dependent on input pin \"Data_BUS_READ\[8\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[9\] " "No output dependent on input pin \"Data_BUS_READ\[9\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[10\] " "No output dependent on input pin \"Data_BUS_READ\[10\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[11\] " "No output dependent on input pin \"Data_BUS_READ\[11\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[12\] " "No output dependent on input pin \"Data_BUS_READ\[12\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[13\] " "No output dependent on input pin \"Data_BUS_READ\[13\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[14\] " "No output dependent on input pin \"Data_BUS_READ\[14\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[15\] " "No output dependent on input pin \"Data_BUS_READ\[15\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[16\] " "No output dependent on input pin \"Data_BUS_READ\[16\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[17\] " "No output dependent on input pin \"Data_BUS_READ\[17\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[18\] " "No output dependent on input pin \"Data_BUS_READ\[18\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[19\] " "No output dependent on input pin \"Data_BUS_READ\[19\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[20\] " "No output dependent on input pin \"Data_BUS_READ\[20\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[21\] " "No output dependent on input pin \"Data_BUS_READ\[21\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[22\] " "No output dependent on input pin \"Data_BUS_READ\[22\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[23\] " "No output dependent on input pin \"Data_BUS_READ\[23\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[24\] " "No output dependent on input pin \"Data_BUS_READ\[24\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[25\] " "No output dependent on input pin \"Data_BUS_READ\[25\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[26\] " "No output dependent on input pin \"Data_BUS_READ\[26\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[27\] " "No output dependent on input pin \"Data_BUS_READ\[27\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[28\] " "No output dependent on input pin \"Data_BUS_READ\[28\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[29\] " "No output dependent on input pin \"Data_BUS_READ\[29\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[30\] " "No output dependent on input pin \"Data_BUS_READ\[30\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_BUS_READ\[31\] " "No output dependent on input pin \"Data_BUS_READ\[31\]\"" {  } { { "cpu.v" "" { Text "D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/cpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658361316687 "|cpu|Data_BUS_READ[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1658361316687 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3234 " "Implemented 3234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1658361316689 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1658361316689 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3036 " "Implemented 3036 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1658361316689 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1658361316689 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1658361316689 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1658361316689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658361316716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 20 20:55:16 2022 " "Processing ended: Wed Jul 20 20:55:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658361316716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658361316716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658361316716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658361316716 ""}
