#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon May 20 22:58:26 2024
# Process ID: 1555376
# Current directory: /home/decastel/Desktop/myfiles/cs629_proj/fpga
# Command line: vivado FinalProject.xpr
# Log file: /home/decastel/Desktop/myfiles/cs629_proj/fpga/vivado.log
# Journal file: /home/decastel/Desktop/myfiles/cs629_proj/fpga/vivado.jou
# Running On: ic-xilinx-02, OS: Linux, CPU Frequency: 2992.968 MHz, CPU Physical cores: 8, Host memory: 16760 MB
#-----------------------------------------------------------
start_gui
open_project FinalProject.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/decastel/Desktop/myfiles/cs629_proj/fpga/FinalProject.srcs/sources_1/bd/TopBD/TopBD.bd}
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {TopBD_axi_uartlite_0_0 TopBD_processing_system7_0_0 TopBD_axi_interconnect_0_0 TopBD_xlconstant_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {TopBD_axi_uartlite_0_0 TopBD_processing_system7_0_0 TopBD_axi_interconnect_0_0 TopBD_xlconstant_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets CoreWrapper_0_M_AXI] [get_bd_cells CoreWrapper_0]
create_bd_cell -type module -reference CoreWrapper CoreWrapper_0
connect_bd_intf_net [get_bd_intf_pins CoreWrapper_0/M_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
connect_bd_net [get_bd_pins CoreWrapper_0/M_AXI_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
undo
connect_bd_net [get_bd_pins CoreWrapper_0/M_AXI_ARESETN] [get_bd_pins xlconstant_0/dout]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
set_property location {3 1199 -63} [get_bd_cells ila_0]
set_property location {2 730 -50} [get_bd_cells ila_0]
set_property CONFIG.C_INPUT_PIPE_STAGES {1} [get_bd_cells ila_0]
connect_bd_intf_net [get_bd_intf_pins ila_0/SLOT_0_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
save_bd_design
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
set_property -dict [list \
  CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_UART1_UART1_IO {MIO 24 .. 25} \
] [get_bd_cells processing_system7_0]
endgroup
assign_bd_address -target_address_space /CoreWrapper_0/M_AXI [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
assign_bd_address -target_address_space /CoreWrapper_0/M_AXI [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] -force
set_property offset 0x0 [get_bd_addr_segs {CoreWrapper_0/M_AXI/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property range 16M [get_bd_addr_segs {CoreWrapper_0/M_AXI/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property offset 0x0 [get_bd_addr_segs {CoreWrapper_0/M_AXI/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property offset 0x04000000 [get_bd_addr_segs {CoreWrapper_0/M_AXI/SEG_axi_uartlite_0_Reg}]
save_bd_design
report_ip_status -name ip_status 
close_bd_design [get_bd_designs TopBD]
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files /home/decastel/Desktop/myfiles/cs629_proj/build/mkCache.v] -no_script -reset -force -quiet
remove_files  /home/decastel/Desktop/myfiles/cs629_proj/build/mkCache.v
export_ip_user_files -of_objects  [get_files /home/decastel/Desktop/myfiles/cs629_proj/build/mkCache32.v] -no_script -reset -force -quiet
remove_files  /home/decastel/Desktop/myfiles/cs629_proj/build/mkCache32.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_bd_design {/home/decastel/Desktop/myfiles/cs629_proj/fpga/FinalProject.srcs/sources_1/bd/TopBD/TopBD.bd}
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
