{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749473247107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749473247107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 09 20:47:26 2025 " "Processing started: Mon Jun 09 20:47:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749473247107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749473247107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ffulladd_cla -c ffulladd_cla " "Command: quartus_map --read_settings_files=on --write_settings_files=off ffulladd_cla -c ffulladd_cla" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749473247107 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1749473247541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog_training/mutiply/cla/cla.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog_training/mutiply/cla/cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla " "Found entity 1: cla" {  } { { "../cla/cla.v" "" { Text "C:/Verilog_training/mutiply/cla/cla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749473247620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749473247620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog_training/mutiply/fulladd_cla/fulladd_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog_training/mutiply/fulladd_cla/fulladd_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladd_cla " "Found entity 1: fulladd_cla" {  } { { "../fulladd_cla/fulladd_cla.v" "" { Text "C:/Verilog_training/mutiply/fulladd_cla/fulladd_cla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749473247636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749473247636 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \")\" ffulladd_cla.v(10) " "Verilog HDL syntax error at ffulladd_cla.v(10) near text \"\[\";  expecting \")\"" {  } { { "ffulladd_cla.v" "" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1749473247636 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \")\" ffulladd_cla.v(11) " "Verilog HDL syntax error at ffulladd_cla.v(11) near text \"\[\";  expecting \")\"" {  } { { "ffulladd_cla.v" "" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1749473247636 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \")\" ffulladd_cla.v(12) " "Verilog HDL syntax error at ffulladd_cla.v(12) near text \"\[\";  expecting \")\"" {  } { { "ffulladd_cla.v" "" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1749473247636 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \")\" ffulladd_cla.v(13) " "Verilog HDL syntax error at ffulladd_cla.v(13) near text \"\[\";  expecting \")\"" {  } { { "ffulladd_cla.v" "" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1749473247636 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ffulladd_cla ffulladd_cla.v(1) " "Ignored design unit \"ffulladd_cla\" at ffulladd_cla.v(1) due to previous errors" {  } { { "ffulladd_cla.v" "" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1749473247636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffulladd_cla.v 0 0 " "Found 0 design units, including 0 entities, in source file ffulladd_cla.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749473247636 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "13054 " "Peak virtual memory: 13054 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749473247730 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 09 20:47:27 2025 " "Processing ended: Mon Jun 09 20:47:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749473247730 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749473247730 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749473247730 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749473247730 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus II Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749473248362 ""}
