    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; I2C_SCL
I2C_SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
I2C_SCL__0__MASK EQU 0x10
I2C_SCL__0__PC EQU CYREG_PRT12_PC4
I2C_SCL__0__PORT EQU 12
I2C_SCL__0__SHIFT EQU 4
I2C_SCL__AG EQU CYREG_PRT12_AG
I2C_SCL__BIE EQU CYREG_PRT12_BIE
I2C_SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
I2C_SCL__BYP EQU CYREG_PRT12_BYP
I2C_SCL__DM0 EQU CYREG_PRT12_DM0
I2C_SCL__DM1 EQU CYREG_PRT12_DM1
I2C_SCL__DM2 EQU CYREG_PRT12_DM2
I2C_SCL__DR EQU CYREG_PRT12_DR
I2C_SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
I2C_SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
I2C_SCL__MASK EQU 0x10
I2C_SCL__PORT EQU 12
I2C_SCL__PRT EQU CYREG_PRT12_PRT
I2C_SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
I2C_SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
I2C_SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
I2C_SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
I2C_SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
I2C_SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
I2C_SCL__PS EQU CYREG_PRT12_PS
I2C_SCL__SHIFT EQU 4
I2C_SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
I2C_SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
I2C_SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
I2C_SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
I2C_SCL__SLW EQU CYREG_PRT12_SLW

; I2C_SDA
I2C_SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
I2C_SDA__0__MASK EQU 0x20
I2C_SDA__0__PC EQU CYREG_PRT12_PC5
I2C_SDA__0__PORT EQU 12
I2C_SDA__0__SHIFT EQU 5
I2C_SDA__AG EQU CYREG_PRT12_AG
I2C_SDA__BIE EQU CYREG_PRT12_BIE
I2C_SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
I2C_SDA__BYP EQU CYREG_PRT12_BYP
I2C_SDA__DM0 EQU CYREG_PRT12_DM0
I2C_SDA__DM1 EQU CYREG_PRT12_DM1
I2C_SDA__DM2 EQU CYREG_PRT12_DM2
I2C_SDA__DR EQU CYREG_PRT12_DR
I2C_SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
I2C_SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
I2C_SDA__MASK EQU 0x20
I2C_SDA__PORT EQU 12
I2C_SDA__PRT EQU CYREG_PRT12_PRT
I2C_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
I2C_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
I2C_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
I2C_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
I2C_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
I2C_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
I2C_SDA__PS EQU CYREG_PRT12_PS
I2C_SDA__SHIFT EQU 5
I2C_SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
I2C_SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
I2C_SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
I2C_SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
I2C_SDA__SLW EQU CYREG_PRT12_SLW

; USBUART_arb_int
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_bus_reset
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_Dm
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW

; USBUART_Dp
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; USBUART_dp_int
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_1
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x100
USBUART_ep_1__INTC_NUMBER EQU 8
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_2
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x200
USBUART_ep_2__INTC_NUMBER EQU 9
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_3
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x400
USBUART_ep_3__INTC_NUMBER EQU 10
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ord_int
USBUART_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ord_int__INTC_MASK EQU 0x2000000
USBUART_ord_int__INTC_NUMBER EQU 25
USBUART_ord_int__INTC_PRIOR_NUM EQU 7
USBUART_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBUART_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_sof_int
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_USB
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; Echo_Clock
Echo_Clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Echo_Clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Echo_Clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Echo_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Echo_Clock__INDEX EQU 0x04
Echo_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Echo_Clock__PM_ACT_MSK EQU 0x10
Echo_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Echo_Clock__PM_STBY_MSK EQU 0x10

; EZI2C_Slave_I2C_Prim
EZI2C_Slave_I2C_Prim__ADR EQU CYREG_I2C_ADR
EZI2C_Slave_I2C_Prim__CFG EQU CYREG_I2C_CFG
EZI2C_Slave_I2C_Prim__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
EZI2C_Slave_I2C_Prim__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
EZI2C_Slave_I2C_Prim__CSR EQU CYREG_I2C_CSR
EZI2C_Slave_I2C_Prim__D EQU CYREG_I2C_D
EZI2C_Slave_I2C_Prim__MCSR EQU CYREG_I2C_MCSR
EZI2C_Slave_I2C_Prim__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
EZI2C_Slave_I2C_Prim__PM_ACT_MSK EQU 0x04
EZI2C_Slave_I2C_Prim__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
EZI2C_Slave_I2C_Prim__PM_STBY_MSK EQU 0x04
EZI2C_Slave_I2C_Prim__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
EZI2C_Slave_I2C_Prim__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
EZI2C_Slave_I2C_Prim__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
EZI2C_Slave_I2C_Prim__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
EZI2C_Slave_I2C_Prim__XCFG EQU CYREG_I2C_XCFG

; EZI2C_Slave_isr
EZI2C_Slave_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
EZI2C_Slave_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
EZI2C_Slave_isr__INTC_MASK EQU 0x8000
EZI2C_Slave_isr__INTC_NUMBER EQU 15
EZI2C_Slave_isr__INTC_PRIOR_NUM EQU 7
EZI2C_Slave_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
EZI2C_Slave_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
EZI2C_Slave_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Left_QuadDec_bQuadDec
Left_QuadDec_bQuadDec_Stsreg__0__MASK EQU 0x01
Left_QuadDec_bQuadDec_Stsreg__0__POS EQU 0
Left_QuadDec_bQuadDec_Stsreg__1__MASK EQU 0x02
Left_QuadDec_bQuadDec_Stsreg__1__POS EQU 1
Left_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Left_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Left_QuadDec_bQuadDec_Stsreg__2__MASK EQU 0x04
Left_QuadDec_bQuadDec_Stsreg__2__POS EQU 2
Left_QuadDec_bQuadDec_Stsreg__3__MASK EQU 0x08
Left_QuadDec_bQuadDec_Stsreg__3__POS EQU 3
Left_QuadDec_bQuadDec_Stsreg__MASK EQU 0x0F
Left_QuadDec_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
Left_QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Left_QuadDec_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST

; Left_QuadDec_Cnt16_CounterUDB
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST

; Left_QuadDec_isr
Left_QuadDec_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Left_QuadDec_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Left_QuadDec_isr__INTC_MASK EQU 0x20
Left_QuadDec_isr__INTC_NUMBER EQU 5
Left_QuadDec_isr__INTC_PRIOR_NUM EQU 7
Left_QuadDec_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
Left_QuadDec_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Left_QuadDec_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Mainloop_Pin
Mainloop_Pin__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Mainloop_Pin__0__MASK EQU 0x04
Mainloop_Pin__0__PC EQU CYREG_PRT12_PC2
Mainloop_Pin__0__PORT EQU 12
Mainloop_Pin__0__SHIFT EQU 2
Mainloop_Pin__AG EQU CYREG_PRT12_AG
Mainloop_Pin__BIE EQU CYREG_PRT12_BIE
Mainloop_Pin__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Mainloop_Pin__BYP EQU CYREG_PRT12_BYP
Mainloop_Pin__DM0 EQU CYREG_PRT12_DM0
Mainloop_Pin__DM1 EQU CYREG_PRT12_DM1
Mainloop_Pin__DM2 EQU CYREG_PRT12_DM2
Mainloop_Pin__DR EQU CYREG_PRT12_DR
Mainloop_Pin__INP_DIS EQU CYREG_PRT12_INP_DIS
Mainloop_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Mainloop_Pin__MASK EQU 0x04
Mainloop_Pin__PORT EQU 12
Mainloop_Pin__PRT EQU CYREG_PRT12_PRT
Mainloop_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Mainloop_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Mainloop_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Mainloop_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Mainloop_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Mainloop_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Mainloop_Pin__PS EQU CYREG_PRT12_PS
Mainloop_Pin__SHIFT EQU 2
Mainloop_Pin__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Mainloop_Pin__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Mainloop_Pin__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Mainloop_Pin__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Mainloop_Pin__SLW EQU CYREG_PRT12_SLW

; Rear_ADC_SAR_ADC_SAR
Rear_ADC_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
Rear_ADC_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
Rear_ADC_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
Rear_ADC_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
Rear_ADC_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
Rear_ADC_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
Rear_ADC_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
Rear_ADC_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
Rear_ADC_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
Rear_ADC_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
Rear_ADC_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
Rear_ADC_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
Rear_ADC_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
Rear_ADC_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
Rear_ADC_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
Rear_ADC_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
Rear_ADC_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
Rear_ADC_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
Rear_ADC_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
Rear_ADC_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; Rear_ADC_SAR_IRQ
Rear_ADC_SAR_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Rear_ADC_SAR_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Rear_ADC_SAR_IRQ__INTC_MASK EQU 0x40
Rear_ADC_SAR_IRQ__INTC_NUMBER EQU 6
Rear_ADC_SAR_IRQ__INTC_PRIOR_NUM EQU 7
Rear_ADC_SAR_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
Rear_ADC_SAR_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Rear_ADC_SAR_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Rear_ADC_SAR_theACLK
Rear_ADC_SAR_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Rear_ADC_SAR_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Rear_ADC_SAR_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Rear_ADC_SAR_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
Rear_ADC_SAR_theACLK__INDEX EQU 0x03
Rear_ADC_SAR_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Rear_ADC_SAR_theACLK__PM_ACT_MSK EQU 0x08
Rear_ADC_SAR_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Rear_ADC_SAR_theACLK__PM_STBY_MSK EQU 0x08

; Front_ADC_SAR_ADC_SAR
Front_ADC_SAR_ADC_SAR__CLK EQU CYREG_SAR1_CLK
Front_ADC_SAR_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
Front_ADC_SAR_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
Front_ADC_SAR_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
Front_ADC_SAR_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
Front_ADC_SAR_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
Front_ADC_SAR_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
Front_ADC_SAR_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
Front_ADC_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
Front_ADC_SAR_ADC_SAR__PM_ACT_MSK EQU 0x02
Front_ADC_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
Front_ADC_SAR_ADC_SAR__PM_STBY_MSK EQU 0x02
Front_ADC_SAR_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
Front_ADC_SAR_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
Front_ADC_SAR_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
Front_ADC_SAR_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
Front_ADC_SAR_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
Front_ADC_SAR_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
Front_ADC_SAR_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
Front_ADC_SAR_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; Front_ADC_SAR_IRQ
Front_ADC_SAR_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Front_ADC_SAR_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Front_ADC_SAR_IRQ__INTC_MASK EQU 0x10
Front_ADC_SAR_IRQ__INTC_NUMBER EQU 4
Front_ADC_SAR_IRQ__INTC_PRIOR_NUM EQU 7
Front_ADC_SAR_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
Front_ADC_SAR_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Front_ADC_SAR_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Front_ADC_SAR_theACLK
Front_ADC_SAR_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Front_ADC_SAR_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Front_ADC_SAR_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Front_ADC_SAR_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
Front_ADC_SAR_theACLK__INDEX EQU 0x02
Front_ADC_SAR_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Front_ADC_SAR_theACLK__PM_ACT_MSK EQU 0x04
Front_ADC_SAR_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Front_ADC_SAR_theACLK__PM_STBY_MSK EQU 0x04

; Left_HB25_PWM_Pin
Left_HB25_PWM_Pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Left_HB25_PWM_Pin__0__MASK EQU 0x02
Left_HB25_PWM_Pin__0__PC EQU CYREG_PRT2_PC1
Left_HB25_PWM_Pin__0__PORT EQU 2
Left_HB25_PWM_Pin__0__SHIFT EQU 1
Left_HB25_PWM_Pin__AG EQU CYREG_PRT2_AG
Left_HB25_PWM_Pin__AMUX EQU CYREG_PRT2_AMUX
Left_HB25_PWM_Pin__BIE EQU CYREG_PRT2_BIE
Left_HB25_PWM_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Left_HB25_PWM_Pin__BYP EQU CYREG_PRT2_BYP
Left_HB25_PWM_Pin__CTL EQU CYREG_PRT2_CTL
Left_HB25_PWM_Pin__DM0 EQU CYREG_PRT2_DM0
Left_HB25_PWM_Pin__DM1 EQU CYREG_PRT2_DM1
Left_HB25_PWM_Pin__DM2 EQU CYREG_PRT2_DM2
Left_HB25_PWM_Pin__DR EQU CYREG_PRT2_DR
Left_HB25_PWM_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
Left_HB25_PWM_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Left_HB25_PWM_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Left_HB25_PWM_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
Left_HB25_PWM_Pin__MASK EQU 0x02
Left_HB25_PWM_Pin__PORT EQU 2
Left_HB25_PWM_Pin__PRT EQU CYREG_PRT2_PRT
Left_HB25_PWM_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Left_HB25_PWM_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Left_HB25_PWM_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Left_HB25_PWM_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Left_HB25_PWM_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Left_HB25_PWM_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Left_HB25_PWM_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Left_HB25_PWM_Pin__PS EQU CYREG_PRT2_PS
Left_HB25_PWM_Pin__SHIFT EQU 1
Left_HB25_PWM_Pin__SLW EQU CYREG_PRT2_SLW

; Left_HB25_PWM_PWMUDB
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

; Left_PWM_1MHz
Left_PWM_1MHz__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Left_PWM_1MHz__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Left_PWM_1MHz__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Left_PWM_1MHz__CFG2_SRC_SEL_MASK EQU 0x07
Left_PWM_1MHz__INDEX EQU 0x05
Left_PWM_1MHz__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Left_PWM_1MHz__PM_ACT_MSK EQU 0x20
Left_PWM_1MHz__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Left_PWM_1MHz__PM_STBY_MSK EQU 0x20

; Rear_EOS_Intr
Rear_EOS_Intr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Rear_EOS_Intr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Rear_EOS_Intr__INTC_MASK EQU 0x04
Rear_EOS_Intr__INTC_NUMBER EQU 2
Rear_EOS_Intr__INTC_PRIOR_NUM EQU 7
Rear_EOS_Intr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
Rear_EOS_Intr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Rear_EOS_Intr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Right_QuadDec_bQuadDec
Right_QuadDec_bQuadDec_Stsreg__0__MASK EQU 0x01
Right_QuadDec_bQuadDec_Stsreg__0__POS EQU 0
Right_QuadDec_bQuadDec_Stsreg__1__MASK EQU 0x02
Right_QuadDec_bQuadDec_Stsreg__1__POS EQU 1
Right_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Right_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
Right_QuadDec_bQuadDec_Stsreg__2__MASK EQU 0x04
Right_QuadDec_bQuadDec_Stsreg__2__POS EQU 2
Right_QuadDec_bQuadDec_Stsreg__3__MASK EQU 0x08
Right_QuadDec_bQuadDec_Stsreg__3__POS EQU 3
Right_QuadDec_bQuadDec_Stsreg__MASK EQU 0x0F
Right_QuadDec_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
Right_QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Right_QuadDec_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST

; Right_QuadDec_Cnt16_CounterUDB
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST

; Right_QuadDec_isr
Right_QuadDec_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Right_QuadDec_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Right_QuadDec_isr__INTC_MASK EQU 0x80
Right_QuadDec_isr__INTC_NUMBER EQU 7
Right_QuadDec_isr__INTC_PRIOR_NUM EQU 7
Right_QuadDec_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
Right_QuadDec_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Right_QuadDec_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Front_EOS_Intr
Front_EOS_Intr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Front_EOS_Intr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Front_EOS_Intr__INTC_MASK EQU 0x01
Front_EOS_Intr__INTC_NUMBER EQU 0
Front_EOS_Intr__INTC_PRIOR_NUM EQU 7
Front_EOS_Intr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Front_EOS_Intr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Front_EOS_Intr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Infrared_Pin_0
Infrared_Pin_0__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Infrared_Pin_0__0__MASK EQU 0x01
Infrared_Pin_0__0__PC EQU CYREG_PRT3_PC0
Infrared_Pin_0__0__PORT EQU 3
Infrared_Pin_0__0__SHIFT EQU 0
Infrared_Pin_0__AG EQU CYREG_PRT3_AG
Infrared_Pin_0__AMUX EQU CYREG_PRT3_AMUX
Infrared_Pin_0__BIE EQU CYREG_PRT3_BIE
Infrared_Pin_0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Infrared_Pin_0__BYP EQU CYREG_PRT3_BYP
Infrared_Pin_0__CTL EQU CYREG_PRT3_CTL
Infrared_Pin_0__DM0 EQU CYREG_PRT3_DM0
Infrared_Pin_0__DM1 EQU CYREG_PRT3_DM1
Infrared_Pin_0__DM2 EQU CYREG_PRT3_DM2
Infrared_Pin_0__DR EQU CYREG_PRT3_DR
Infrared_Pin_0__INP_DIS EQU CYREG_PRT3_INP_DIS
Infrared_Pin_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Infrared_Pin_0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Infrared_Pin_0__LCD_EN EQU CYREG_PRT3_LCD_EN
Infrared_Pin_0__MASK EQU 0x01
Infrared_Pin_0__PORT EQU 3
Infrared_Pin_0__PRT EQU CYREG_PRT3_PRT
Infrared_Pin_0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Infrared_Pin_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Infrared_Pin_0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Infrared_Pin_0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Infrared_Pin_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Infrared_Pin_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Infrared_Pin_0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Infrared_Pin_0__PS EQU CYREG_PRT3_PS
Infrared_Pin_0__SHIFT EQU 0
Infrared_Pin_0__SLW EQU CYREG_PRT3_SLW

; Infrared_Pin_1
Infrared_Pin_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Infrared_Pin_1__0__MASK EQU 0x02
Infrared_Pin_1__0__PC EQU CYREG_PRT3_PC1
Infrared_Pin_1__0__PORT EQU 3
Infrared_Pin_1__0__SHIFT EQU 1
Infrared_Pin_1__AG EQU CYREG_PRT3_AG
Infrared_Pin_1__AMUX EQU CYREG_PRT3_AMUX
Infrared_Pin_1__BIE EQU CYREG_PRT3_BIE
Infrared_Pin_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Infrared_Pin_1__BYP EQU CYREG_PRT3_BYP
Infrared_Pin_1__CTL EQU CYREG_PRT3_CTL
Infrared_Pin_1__DM0 EQU CYREG_PRT3_DM0
Infrared_Pin_1__DM1 EQU CYREG_PRT3_DM1
Infrared_Pin_1__DM2 EQU CYREG_PRT3_DM2
Infrared_Pin_1__DR EQU CYREG_PRT3_DR
Infrared_Pin_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Infrared_Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Infrared_Pin_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Infrared_Pin_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Infrared_Pin_1__MASK EQU 0x02
Infrared_Pin_1__PORT EQU 3
Infrared_Pin_1__PRT EQU CYREG_PRT3_PRT
Infrared_Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Infrared_Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Infrared_Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Infrared_Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Infrared_Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Infrared_Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Infrared_Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Infrared_Pin_1__PS EQU CYREG_PRT3_PS
Infrared_Pin_1__SHIFT EQU 1
Infrared_Pin_1__SLW EQU CYREG_PRT3_SLW

; Infrared_Pin_2
Infrared_Pin_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Infrared_Pin_2__0__MASK EQU 0x04
Infrared_Pin_2__0__PC EQU CYREG_PRT3_PC2
Infrared_Pin_2__0__PORT EQU 3
Infrared_Pin_2__0__SHIFT EQU 2
Infrared_Pin_2__AG EQU CYREG_PRT3_AG
Infrared_Pin_2__AMUX EQU CYREG_PRT3_AMUX
Infrared_Pin_2__BIE EQU CYREG_PRT3_BIE
Infrared_Pin_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Infrared_Pin_2__BYP EQU CYREG_PRT3_BYP
Infrared_Pin_2__CTL EQU CYREG_PRT3_CTL
Infrared_Pin_2__DM0 EQU CYREG_PRT3_DM0
Infrared_Pin_2__DM1 EQU CYREG_PRT3_DM1
Infrared_Pin_2__DM2 EQU CYREG_PRT3_DM2
Infrared_Pin_2__DR EQU CYREG_PRT3_DR
Infrared_Pin_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Infrared_Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Infrared_Pin_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Infrared_Pin_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Infrared_Pin_2__MASK EQU 0x04
Infrared_Pin_2__PORT EQU 3
Infrared_Pin_2__PRT EQU CYREG_PRT3_PRT
Infrared_Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Infrared_Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Infrared_Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Infrared_Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Infrared_Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Infrared_Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Infrared_Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Infrared_Pin_2__PS EQU CYREG_PRT3_PS
Infrared_Pin_2__SHIFT EQU 2
Infrared_Pin_2__SLW EQU CYREG_PRT3_SLW

; Infrared_Pin_3
Infrared_Pin_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Infrared_Pin_3__0__MASK EQU 0x08
Infrared_Pin_3__0__PC EQU CYREG_PRT3_PC3
Infrared_Pin_3__0__PORT EQU 3
Infrared_Pin_3__0__SHIFT EQU 3
Infrared_Pin_3__AG EQU CYREG_PRT3_AG
Infrared_Pin_3__AMUX EQU CYREG_PRT3_AMUX
Infrared_Pin_3__BIE EQU CYREG_PRT3_BIE
Infrared_Pin_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Infrared_Pin_3__BYP EQU CYREG_PRT3_BYP
Infrared_Pin_3__CTL EQU CYREG_PRT3_CTL
Infrared_Pin_3__DM0 EQU CYREG_PRT3_DM0
Infrared_Pin_3__DM1 EQU CYREG_PRT3_DM1
Infrared_Pin_3__DM2 EQU CYREG_PRT3_DM2
Infrared_Pin_3__DR EQU CYREG_PRT3_DR
Infrared_Pin_3__INP_DIS EQU CYREG_PRT3_INP_DIS
Infrared_Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Infrared_Pin_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Infrared_Pin_3__LCD_EN EQU CYREG_PRT3_LCD_EN
Infrared_Pin_3__MASK EQU 0x08
Infrared_Pin_3__PORT EQU 3
Infrared_Pin_3__PRT EQU CYREG_PRT3_PRT
Infrared_Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Infrared_Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Infrared_Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Infrared_Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Infrared_Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Infrared_Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Infrared_Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Infrared_Pin_3__PS EQU CYREG_PRT3_PS
Infrared_Pin_3__SHIFT EQU 3
Infrared_Pin_3__SLW EQU CYREG_PRT3_SLW

; Infrared_Pin_4
Infrared_Pin_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Infrared_Pin_4__0__MASK EQU 0x10
Infrared_Pin_4__0__PC EQU CYREG_PRT3_PC4
Infrared_Pin_4__0__PORT EQU 3
Infrared_Pin_4__0__SHIFT EQU 4
Infrared_Pin_4__AG EQU CYREG_PRT3_AG
Infrared_Pin_4__AMUX EQU CYREG_PRT3_AMUX
Infrared_Pin_4__BIE EQU CYREG_PRT3_BIE
Infrared_Pin_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Infrared_Pin_4__BYP EQU CYREG_PRT3_BYP
Infrared_Pin_4__CTL EQU CYREG_PRT3_CTL
Infrared_Pin_4__DM0 EQU CYREG_PRT3_DM0
Infrared_Pin_4__DM1 EQU CYREG_PRT3_DM1
Infrared_Pin_4__DM2 EQU CYREG_PRT3_DM2
Infrared_Pin_4__DR EQU CYREG_PRT3_DR
Infrared_Pin_4__INP_DIS EQU CYREG_PRT3_INP_DIS
Infrared_Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Infrared_Pin_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Infrared_Pin_4__LCD_EN EQU CYREG_PRT3_LCD_EN
Infrared_Pin_4__MASK EQU 0x10
Infrared_Pin_4__PORT EQU 3
Infrared_Pin_4__PRT EQU CYREG_PRT3_PRT
Infrared_Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Infrared_Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Infrared_Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Infrared_Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Infrared_Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Infrared_Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Infrared_Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Infrared_Pin_4__PS EQU CYREG_PRT3_PS
Infrared_Pin_4__SHIFT EQU 4
Infrared_Pin_4__SLW EQU CYREG_PRT3_SLW

; Infrared_Pin_5
Infrared_Pin_5__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Infrared_Pin_5__0__MASK EQU 0x20
Infrared_Pin_5__0__PC EQU CYREG_PRT3_PC5
Infrared_Pin_5__0__PORT EQU 3
Infrared_Pin_5__0__SHIFT EQU 5
Infrared_Pin_5__AG EQU CYREG_PRT3_AG
Infrared_Pin_5__AMUX EQU CYREG_PRT3_AMUX
Infrared_Pin_5__BIE EQU CYREG_PRT3_BIE
Infrared_Pin_5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Infrared_Pin_5__BYP EQU CYREG_PRT3_BYP
Infrared_Pin_5__CTL EQU CYREG_PRT3_CTL
Infrared_Pin_5__DM0 EQU CYREG_PRT3_DM0
Infrared_Pin_5__DM1 EQU CYREG_PRT3_DM1
Infrared_Pin_5__DM2 EQU CYREG_PRT3_DM2
Infrared_Pin_5__DR EQU CYREG_PRT3_DR
Infrared_Pin_5__INP_DIS EQU CYREG_PRT3_INP_DIS
Infrared_Pin_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Infrared_Pin_5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Infrared_Pin_5__LCD_EN EQU CYREG_PRT3_LCD_EN
Infrared_Pin_5__MASK EQU 0x20
Infrared_Pin_5__PORT EQU 3
Infrared_Pin_5__PRT EQU CYREG_PRT3_PRT
Infrared_Pin_5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Infrared_Pin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Infrared_Pin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Infrared_Pin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Infrared_Pin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Infrared_Pin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Infrared_Pin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Infrared_Pin_5__PS EQU CYREG_PRT3_PS
Infrared_Pin_5__SHIFT EQU 5
Infrared_Pin_5__SLW EQU CYREG_PRT3_SLW

; Infrared_Pin_6
Infrared_Pin_6__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Infrared_Pin_6__0__MASK EQU 0x40
Infrared_Pin_6__0__PC EQU CYREG_PRT3_PC6
Infrared_Pin_6__0__PORT EQU 3
Infrared_Pin_6__0__SHIFT EQU 6
Infrared_Pin_6__AG EQU CYREG_PRT3_AG
Infrared_Pin_6__AMUX EQU CYREG_PRT3_AMUX
Infrared_Pin_6__BIE EQU CYREG_PRT3_BIE
Infrared_Pin_6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Infrared_Pin_6__BYP EQU CYREG_PRT3_BYP
Infrared_Pin_6__CTL EQU CYREG_PRT3_CTL
Infrared_Pin_6__DM0 EQU CYREG_PRT3_DM0
Infrared_Pin_6__DM1 EQU CYREG_PRT3_DM1
Infrared_Pin_6__DM2 EQU CYREG_PRT3_DM2
Infrared_Pin_6__DR EQU CYREG_PRT3_DR
Infrared_Pin_6__INP_DIS EQU CYREG_PRT3_INP_DIS
Infrared_Pin_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Infrared_Pin_6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Infrared_Pin_6__LCD_EN EQU CYREG_PRT3_LCD_EN
Infrared_Pin_6__MASK EQU 0x40
Infrared_Pin_6__PORT EQU 3
Infrared_Pin_6__PRT EQU CYREG_PRT3_PRT
Infrared_Pin_6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Infrared_Pin_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Infrared_Pin_6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Infrared_Pin_6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Infrared_Pin_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Infrared_Pin_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Infrared_Pin_6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Infrared_Pin_6__PS EQU CYREG_PRT3_PS
Infrared_Pin_6__SHIFT EQU 6
Infrared_Pin_6__SLW EQU CYREG_PRT3_SLW

; Infrared_Pin_7
Infrared_Pin_7__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Infrared_Pin_7__0__MASK EQU 0x80
Infrared_Pin_7__0__PC EQU CYREG_PRT3_PC7
Infrared_Pin_7__0__PORT EQU 3
Infrared_Pin_7__0__SHIFT EQU 7
Infrared_Pin_7__AG EQU CYREG_PRT3_AG
Infrared_Pin_7__AMUX EQU CYREG_PRT3_AMUX
Infrared_Pin_7__BIE EQU CYREG_PRT3_BIE
Infrared_Pin_7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Infrared_Pin_7__BYP EQU CYREG_PRT3_BYP
Infrared_Pin_7__CTL EQU CYREG_PRT3_CTL
Infrared_Pin_7__DM0 EQU CYREG_PRT3_DM0
Infrared_Pin_7__DM1 EQU CYREG_PRT3_DM1
Infrared_Pin_7__DM2 EQU CYREG_PRT3_DM2
Infrared_Pin_7__DR EQU CYREG_PRT3_DR
Infrared_Pin_7__INP_DIS EQU CYREG_PRT3_INP_DIS
Infrared_Pin_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Infrared_Pin_7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Infrared_Pin_7__LCD_EN EQU CYREG_PRT3_LCD_EN
Infrared_Pin_7__MASK EQU 0x80
Infrared_Pin_7__PORT EQU 3
Infrared_Pin_7__PRT EQU CYREG_PRT3_PRT
Infrared_Pin_7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Infrared_Pin_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Infrared_Pin_7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Infrared_Pin_7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Infrared_Pin_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Infrared_Pin_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Infrared_Pin_7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Infrared_Pin_7__PS EQU CYREG_PRT3_PS
Infrared_Pin_7__SHIFT EQU 7
Infrared_Pin_7__SLW EQU CYREG_PRT3_SLW

; Infrared_Pin_8
Infrared_Pin_8__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Infrared_Pin_8__0__MASK EQU 0x01
Infrared_Pin_8__0__PC EQU CYREG_PRT0_PC0
Infrared_Pin_8__0__PORT EQU 0
Infrared_Pin_8__0__SHIFT EQU 0
Infrared_Pin_8__AG EQU CYREG_PRT0_AG
Infrared_Pin_8__AMUX EQU CYREG_PRT0_AMUX
Infrared_Pin_8__BIE EQU CYREG_PRT0_BIE
Infrared_Pin_8__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Infrared_Pin_8__BYP EQU CYREG_PRT0_BYP
Infrared_Pin_8__CTL EQU CYREG_PRT0_CTL
Infrared_Pin_8__DM0 EQU CYREG_PRT0_DM0
Infrared_Pin_8__DM1 EQU CYREG_PRT0_DM1
Infrared_Pin_8__DM2 EQU CYREG_PRT0_DM2
Infrared_Pin_8__DR EQU CYREG_PRT0_DR
Infrared_Pin_8__INP_DIS EQU CYREG_PRT0_INP_DIS
Infrared_Pin_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Infrared_Pin_8__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Infrared_Pin_8__LCD_EN EQU CYREG_PRT0_LCD_EN
Infrared_Pin_8__MASK EQU 0x01
Infrared_Pin_8__PORT EQU 0
Infrared_Pin_8__PRT EQU CYREG_PRT0_PRT
Infrared_Pin_8__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Infrared_Pin_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Infrared_Pin_8__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Infrared_Pin_8__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Infrared_Pin_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Infrared_Pin_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Infrared_Pin_8__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Infrared_Pin_8__PS EQU CYREG_PRT0_PS
Infrared_Pin_8__SHIFT EQU 0
Infrared_Pin_8__SLW EQU CYREG_PRT0_SLW

; Infrared_Pin_9
Infrared_Pin_9__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Infrared_Pin_9__0__MASK EQU 0x02
Infrared_Pin_9__0__PC EQU CYREG_PRT0_PC1
Infrared_Pin_9__0__PORT EQU 0
Infrared_Pin_9__0__SHIFT EQU 1
Infrared_Pin_9__AG EQU CYREG_PRT0_AG
Infrared_Pin_9__AMUX EQU CYREG_PRT0_AMUX
Infrared_Pin_9__BIE EQU CYREG_PRT0_BIE
Infrared_Pin_9__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Infrared_Pin_9__BYP EQU CYREG_PRT0_BYP
Infrared_Pin_9__CTL EQU CYREG_PRT0_CTL
Infrared_Pin_9__DM0 EQU CYREG_PRT0_DM0
Infrared_Pin_9__DM1 EQU CYREG_PRT0_DM1
Infrared_Pin_9__DM2 EQU CYREG_PRT0_DM2
Infrared_Pin_9__DR EQU CYREG_PRT0_DR
Infrared_Pin_9__INP_DIS EQU CYREG_PRT0_INP_DIS
Infrared_Pin_9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Infrared_Pin_9__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Infrared_Pin_9__LCD_EN EQU CYREG_PRT0_LCD_EN
Infrared_Pin_9__MASK EQU 0x02
Infrared_Pin_9__PORT EQU 0
Infrared_Pin_9__PRT EQU CYREG_PRT0_PRT
Infrared_Pin_9__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Infrared_Pin_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Infrared_Pin_9__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Infrared_Pin_9__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Infrared_Pin_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Infrared_Pin_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Infrared_Pin_9__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Infrared_Pin_9__PS EQU CYREG_PRT0_PS
Infrared_Pin_9__SHIFT EQU 1
Infrared_Pin_9__SLW EQU CYREG_PRT0_SLW

; Left_Encoder_A
Left_Encoder_A__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Left_Encoder_A__0__MASK EQU 0x04
Left_Encoder_A__0__PC EQU CYREG_PRT2_PC2
Left_Encoder_A__0__PORT EQU 2
Left_Encoder_A__0__SHIFT EQU 2
Left_Encoder_A__AG EQU CYREG_PRT2_AG
Left_Encoder_A__AMUX EQU CYREG_PRT2_AMUX
Left_Encoder_A__BIE EQU CYREG_PRT2_BIE
Left_Encoder_A__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Left_Encoder_A__BYP EQU CYREG_PRT2_BYP
Left_Encoder_A__CTL EQU CYREG_PRT2_CTL
Left_Encoder_A__DM0 EQU CYREG_PRT2_DM0
Left_Encoder_A__DM1 EQU CYREG_PRT2_DM1
Left_Encoder_A__DM2 EQU CYREG_PRT2_DM2
Left_Encoder_A__DR EQU CYREG_PRT2_DR
Left_Encoder_A__INP_DIS EQU CYREG_PRT2_INP_DIS
Left_Encoder_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Left_Encoder_A__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Left_Encoder_A__LCD_EN EQU CYREG_PRT2_LCD_EN
Left_Encoder_A__MASK EQU 0x04
Left_Encoder_A__PORT EQU 2
Left_Encoder_A__PRT EQU CYREG_PRT2_PRT
Left_Encoder_A__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Left_Encoder_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Left_Encoder_A__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Left_Encoder_A__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Left_Encoder_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Left_Encoder_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Left_Encoder_A__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Left_Encoder_A__PS EQU CYREG_PRT2_PS
Left_Encoder_A__SHIFT EQU 2
Left_Encoder_A__SLW EQU CYREG_PRT2_SLW

; Left_Encoder_B
Left_Encoder_B__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Left_Encoder_B__0__MASK EQU 0x08
Left_Encoder_B__0__PC EQU CYREG_PRT2_PC3
Left_Encoder_B__0__PORT EQU 2
Left_Encoder_B__0__SHIFT EQU 3
Left_Encoder_B__AG EQU CYREG_PRT2_AG
Left_Encoder_B__AMUX EQU CYREG_PRT2_AMUX
Left_Encoder_B__BIE EQU CYREG_PRT2_BIE
Left_Encoder_B__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Left_Encoder_B__BYP EQU CYREG_PRT2_BYP
Left_Encoder_B__CTL EQU CYREG_PRT2_CTL
Left_Encoder_B__DM0 EQU CYREG_PRT2_DM0
Left_Encoder_B__DM1 EQU CYREG_PRT2_DM1
Left_Encoder_B__DM2 EQU CYREG_PRT2_DM2
Left_Encoder_B__DR EQU CYREG_PRT2_DR
Left_Encoder_B__INP_DIS EQU CYREG_PRT2_INP_DIS
Left_Encoder_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Left_Encoder_B__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Left_Encoder_B__LCD_EN EQU CYREG_PRT2_LCD_EN
Left_Encoder_B__MASK EQU 0x08
Left_Encoder_B__PORT EQU 2
Left_Encoder_B__PRT EQU CYREG_PRT2_PRT
Left_Encoder_B__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Left_Encoder_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Left_Encoder_B__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Left_Encoder_B__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Left_Encoder_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Left_Encoder_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Left_Encoder_B__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Left_Encoder_B__PS EQU CYREG_PRT2_PS
Left_Encoder_B__SHIFT EQU 3
Left_Encoder_B__SLW EQU CYREG_PRT2_SLW

; Rear_Echo_Intr
Rear_Echo_Intr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Rear_Echo_Intr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Rear_Echo_Intr__INTC_MASK EQU 0x08
Rear_Echo_Intr__INTC_NUMBER EQU 3
Rear_Echo_Intr__INTC_PRIOR_NUM EQU 7
Rear_Echo_Intr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
Rear_Echo_Intr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Rear_Echo_Intr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Rear_Trigger_0
Rear_Trigger_0__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
Rear_Trigger_0__0__MASK EQU 0x01
Rear_Trigger_0__0__PC EQU CYREG_PRT4_PC0
Rear_Trigger_0__0__PORT EQU 4
Rear_Trigger_0__0__SHIFT EQU 0
Rear_Trigger_0__AG EQU CYREG_PRT4_AG
Rear_Trigger_0__AMUX EQU CYREG_PRT4_AMUX
Rear_Trigger_0__BIE EQU CYREG_PRT4_BIE
Rear_Trigger_0__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Rear_Trigger_0__BYP EQU CYREG_PRT4_BYP
Rear_Trigger_0__CTL EQU CYREG_PRT4_CTL
Rear_Trigger_0__DM0 EQU CYREG_PRT4_DM0
Rear_Trigger_0__DM1 EQU CYREG_PRT4_DM1
Rear_Trigger_0__DM2 EQU CYREG_PRT4_DM2
Rear_Trigger_0__DR EQU CYREG_PRT4_DR
Rear_Trigger_0__INP_DIS EQU CYREG_PRT4_INP_DIS
Rear_Trigger_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Rear_Trigger_0__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Rear_Trigger_0__LCD_EN EQU CYREG_PRT4_LCD_EN
Rear_Trigger_0__MASK EQU 0x01
Rear_Trigger_0__PORT EQU 4
Rear_Trigger_0__PRT EQU CYREG_PRT4_PRT
Rear_Trigger_0__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Rear_Trigger_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Rear_Trigger_0__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Rear_Trigger_0__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Rear_Trigger_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Rear_Trigger_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Rear_Trigger_0__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Rear_Trigger_0__PS EQU CYREG_PRT4_PS
Rear_Trigger_0__SHIFT EQU 0
Rear_Trigger_0__SLW EQU CYREG_PRT4_SLW

; Rear_Trigger_1
Rear_Trigger_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
Rear_Trigger_1__0__MASK EQU 0x02
Rear_Trigger_1__0__PC EQU CYREG_PRT4_PC1
Rear_Trigger_1__0__PORT EQU 4
Rear_Trigger_1__0__SHIFT EQU 1
Rear_Trigger_1__AG EQU CYREG_PRT4_AG
Rear_Trigger_1__AMUX EQU CYREG_PRT4_AMUX
Rear_Trigger_1__BIE EQU CYREG_PRT4_BIE
Rear_Trigger_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Rear_Trigger_1__BYP EQU CYREG_PRT4_BYP
Rear_Trigger_1__CTL EQU CYREG_PRT4_CTL
Rear_Trigger_1__DM0 EQU CYREG_PRT4_DM0
Rear_Trigger_1__DM1 EQU CYREG_PRT4_DM1
Rear_Trigger_1__DM2 EQU CYREG_PRT4_DM2
Rear_Trigger_1__DR EQU CYREG_PRT4_DR
Rear_Trigger_1__INP_DIS EQU CYREG_PRT4_INP_DIS
Rear_Trigger_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Rear_Trigger_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Rear_Trigger_1__LCD_EN EQU CYREG_PRT4_LCD_EN
Rear_Trigger_1__MASK EQU 0x02
Rear_Trigger_1__PORT EQU 4
Rear_Trigger_1__PRT EQU CYREG_PRT4_PRT
Rear_Trigger_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Rear_Trigger_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Rear_Trigger_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Rear_Trigger_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Rear_Trigger_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Rear_Trigger_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Rear_Trigger_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Rear_Trigger_1__PS EQU CYREG_PRT4_PS
Rear_Trigger_1__SHIFT EQU 1
Rear_Trigger_1__SLW EQU CYREG_PRT4_SLW

; Rear_Trigger_2
Rear_Trigger_2__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
Rear_Trigger_2__0__MASK EQU 0x04
Rear_Trigger_2__0__PC EQU CYREG_PRT4_PC2
Rear_Trigger_2__0__PORT EQU 4
Rear_Trigger_2__0__SHIFT EQU 2
Rear_Trigger_2__AG EQU CYREG_PRT4_AG
Rear_Trigger_2__AMUX EQU CYREG_PRT4_AMUX
Rear_Trigger_2__BIE EQU CYREG_PRT4_BIE
Rear_Trigger_2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Rear_Trigger_2__BYP EQU CYREG_PRT4_BYP
Rear_Trigger_2__CTL EQU CYREG_PRT4_CTL
Rear_Trigger_2__DM0 EQU CYREG_PRT4_DM0
Rear_Trigger_2__DM1 EQU CYREG_PRT4_DM1
Rear_Trigger_2__DM2 EQU CYREG_PRT4_DM2
Rear_Trigger_2__DR EQU CYREG_PRT4_DR
Rear_Trigger_2__INP_DIS EQU CYREG_PRT4_INP_DIS
Rear_Trigger_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Rear_Trigger_2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Rear_Trigger_2__LCD_EN EQU CYREG_PRT4_LCD_EN
Rear_Trigger_2__MASK EQU 0x04
Rear_Trigger_2__PORT EQU 4
Rear_Trigger_2__PRT EQU CYREG_PRT4_PRT
Rear_Trigger_2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Rear_Trigger_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Rear_Trigger_2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Rear_Trigger_2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Rear_Trigger_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Rear_Trigger_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Rear_Trigger_2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Rear_Trigger_2__PS EQU CYREG_PRT4_PS
Rear_Trigger_2__SHIFT EQU 2
Rear_Trigger_2__SLW EQU CYREG_PRT4_SLW

; Rear_Trigger_3
Rear_Trigger_3__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
Rear_Trigger_3__0__MASK EQU 0x08
Rear_Trigger_3__0__PC EQU CYREG_PRT4_PC3
Rear_Trigger_3__0__PORT EQU 4
Rear_Trigger_3__0__SHIFT EQU 3
Rear_Trigger_3__AG EQU CYREG_PRT4_AG
Rear_Trigger_3__AMUX EQU CYREG_PRT4_AMUX
Rear_Trigger_3__BIE EQU CYREG_PRT4_BIE
Rear_Trigger_3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Rear_Trigger_3__BYP EQU CYREG_PRT4_BYP
Rear_Trigger_3__CTL EQU CYREG_PRT4_CTL
Rear_Trigger_3__DM0 EQU CYREG_PRT4_DM0
Rear_Trigger_3__DM1 EQU CYREG_PRT4_DM1
Rear_Trigger_3__DM2 EQU CYREG_PRT4_DM2
Rear_Trigger_3__DR EQU CYREG_PRT4_DR
Rear_Trigger_3__INP_DIS EQU CYREG_PRT4_INP_DIS
Rear_Trigger_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Rear_Trigger_3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Rear_Trigger_3__LCD_EN EQU CYREG_PRT4_LCD_EN
Rear_Trigger_3__MASK EQU 0x08
Rear_Trigger_3__PORT EQU 4
Rear_Trigger_3__PRT EQU CYREG_PRT4_PRT
Rear_Trigger_3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Rear_Trigger_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Rear_Trigger_3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Rear_Trigger_3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Rear_Trigger_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Rear_Trigger_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Rear_Trigger_3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Rear_Trigger_3__PS EQU CYREG_PRT4_PS
Rear_Trigger_3__SHIFT EQU 3
Rear_Trigger_3__SLW EQU CYREG_PRT4_SLW

; Rear_Trigger_4
Rear_Trigger_4__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
Rear_Trigger_4__0__MASK EQU 0x10
Rear_Trigger_4__0__PC EQU CYREG_PRT4_PC4
Rear_Trigger_4__0__PORT EQU 4
Rear_Trigger_4__0__SHIFT EQU 4
Rear_Trigger_4__AG EQU CYREG_PRT4_AG
Rear_Trigger_4__AMUX EQU CYREG_PRT4_AMUX
Rear_Trigger_4__BIE EQU CYREG_PRT4_BIE
Rear_Trigger_4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Rear_Trigger_4__BYP EQU CYREG_PRT4_BYP
Rear_Trigger_4__CTL EQU CYREG_PRT4_CTL
Rear_Trigger_4__DM0 EQU CYREG_PRT4_DM0
Rear_Trigger_4__DM1 EQU CYREG_PRT4_DM1
Rear_Trigger_4__DM2 EQU CYREG_PRT4_DM2
Rear_Trigger_4__DR EQU CYREG_PRT4_DR
Rear_Trigger_4__INP_DIS EQU CYREG_PRT4_INP_DIS
Rear_Trigger_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Rear_Trigger_4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Rear_Trigger_4__LCD_EN EQU CYREG_PRT4_LCD_EN
Rear_Trigger_4__MASK EQU 0x10
Rear_Trigger_4__PORT EQU 4
Rear_Trigger_4__PRT EQU CYREG_PRT4_PRT
Rear_Trigger_4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Rear_Trigger_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Rear_Trigger_4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Rear_Trigger_4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Rear_Trigger_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Rear_Trigger_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Rear_Trigger_4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Rear_Trigger_4__PS EQU CYREG_PRT4_PS
Rear_Trigger_4__SHIFT EQU 4
Rear_Trigger_4__SLW EQU CYREG_PRT4_SLW

; Rear_Trigger_5
Rear_Trigger_5__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
Rear_Trigger_5__0__MASK EQU 0x20
Rear_Trigger_5__0__PC EQU CYREG_PRT4_PC5
Rear_Trigger_5__0__PORT EQU 4
Rear_Trigger_5__0__SHIFT EQU 5
Rear_Trigger_5__AG EQU CYREG_PRT4_AG
Rear_Trigger_5__AMUX EQU CYREG_PRT4_AMUX
Rear_Trigger_5__BIE EQU CYREG_PRT4_BIE
Rear_Trigger_5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Rear_Trigger_5__BYP EQU CYREG_PRT4_BYP
Rear_Trigger_5__CTL EQU CYREG_PRT4_CTL
Rear_Trigger_5__DM0 EQU CYREG_PRT4_DM0
Rear_Trigger_5__DM1 EQU CYREG_PRT4_DM1
Rear_Trigger_5__DM2 EQU CYREG_PRT4_DM2
Rear_Trigger_5__DR EQU CYREG_PRT4_DR
Rear_Trigger_5__INP_DIS EQU CYREG_PRT4_INP_DIS
Rear_Trigger_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Rear_Trigger_5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Rear_Trigger_5__LCD_EN EQU CYREG_PRT4_LCD_EN
Rear_Trigger_5__MASK EQU 0x20
Rear_Trigger_5__PORT EQU 4
Rear_Trigger_5__PRT EQU CYREG_PRT4_PRT
Rear_Trigger_5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Rear_Trigger_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Rear_Trigger_5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Rear_Trigger_5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Rear_Trigger_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Rear_Trigger_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Rear_Trigger_5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Rear_Trigger_5__PS EQU CYREG_PRT4_PS
Rear_Trigger_5__SHIFT EQU 5
Rear_Trigger_5__SLW EQU CYREG_PRT4_SLW

; Rear_Trigger_6
Rear_Trigger_6__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
Rear_Trigger_6__0__MASK EQU 0x40
Rear_Trigger_6__0__PC EQU CYREG_PRT4_PC6
Rear_Trigger_6__0__PORT EQU 4
Rear_Trigger_6__0__SHIFT EQU 6
Rear_Trigger_6__AG EQU CYREG_PRT4_AG
Rear_Trigger_6__AMUX EQU CYREG_PRT4_AMUX
Rear_Trigger_6__BIE EQU CYREG_PRT4_BIE
Rear_Trigger_6__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Rear_Trigger_6__BYP EQU CYREG_PRT4_BYP
Rear_Trigger_6__CTL EQU CYREG_PRT4_CTL
Rear_Trigger_6__DM0 EQU CYREG_PRT4_DM0
Rear_Trigger_6__DM1 EQU CYREG_PRT4_DM1
Rear_Trigger_6__DM2 EQU CYREG_PRT4_DM2
Rear_Trigger_6__DR EQU CYREG_PRT4_DR
Rear_Trigger_6__INP_DIS EQU CYREG_PRT4_INP_DIS
Rear_Trigger_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Rear_Trigger_6__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Rear_Trigger_6__LCD_EN EQU CYREG_PRT4_LCD_EN
Rear_Trigger_6__MASK EQU 0x40
Rear_Trigger_6__PORT EQU 4
Rear_Trigger_6__PRT EQU CYREG_PRT4_PRT
Rear_Trigger_6__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Rear_Trigger_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Rear_Trigger_6__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Rear_Trigger_6__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Rear_Trigger_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Rear_Trigger_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Rear_Trigger_6__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Rear_Trigger_6__PS EQU CYREG_PRT4_PS
Rear_Trigger_6__SHIFT EQU 6
Rear_Trigger_6__SLW EQU CYREG_PRT4_SLW

; Rear_Trigger_7
Rear_Trigger_7__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
Rear_Trigger_7__0__MASK EQU 0x80
Rear_Trigger_7__0__PC EQU CYREG_PRT4_PC7
Rear_Trigger_7__0__PORT EQU 4
Rear_Trigger_7__0__SHIFT EQU 7
Rear_Trigger_7__AG EQU CYREG_PRT4_AG
Rear_Trigger_7__AMUX EQU CYREG_PRT4_AMUX
Rear_Trigger_7__BIE EQU CYREG_PRT4_BIE
Rear_Trigger_7__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Rear_Trigger_7__BYP EQU CYREG_PRT4_BYP
Rear_Trigger_7__CTL EQU CYREG_PRT4_CTL
Rear_Trigger_7__DM0 EQU CYREG_PRT4_DM0
Rear_Trigger_7__DM1 EQU CYREG_PRT4_DM1
Rear_Trigger_7__DM2 EQU CYREG_PRT4_DM2
Rear_Trigger_7__DR EQU CYREG_PRT4_DR
Rear_Trigger_7__INP_DIS EQU CYREG_PRT4_INP_DIS
Rear_Trigger_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Rear_Trigger_7__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Rear_Trigger_7__LCD_EN EQU CYREG_PRT4_LCD_EN
Rear_Trigger_7__MASK EQU 0x80
Rear_Trigger_7__PORT EQU 4
Rear_Trigger_7__PRT EQU CYREG_PRT4_PRT
Rear_Trigger_7__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Rear_Trigger_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Rear_Trigger_7__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Rear_Trigger_7__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Rear_Trigger_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Rear_Trigger_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Rear_Trigger_7__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Rear_Trigger_7__PS EQU CYREG_PRT4_PS
Rear_Trigger_7__SHIFT EQU 7
Rear_Trigger_7__SLW EQU CYREG_PRT4_SLW

; Right_HB25_PWM_Pin
Right_HB25_PWM_Pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Right_HB25_PWM_Pin__0__MASK EQU 0x20
Right_HB25_PWM_Pin__0__PC EQU CYREG_PRT2_PC5
Right_HB25_PWM_Pin__0__PORT EQU 2
Right_HB25_PWM_Pin__0__SHIFT EQU 5
Right_HB25_PWM_Pin__AG EQU CYREG_PRT2_AG
Right_HB25_PWM_Pin__AMUX EQU CYREG_PRT2_AMUX
Right_HB25_PWM_Pin__BIE EQU CYREG_PRT2_BIE
Right_HB25_PWM_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Right_HB25_PWM_Pin__BYP EQU CYREG_PRT2_BYP
Right_HB25_PWM_Pin__CTL EQU CYREG_PRT2_CTL
Right_HB25_PWM_Pin__DM0 EQU CYREG_PRT2_DM0
Right_HB25_PWM_Pin__DM1 EQU CYREG_PRT2_DM1
Right_HB25_PWM_Pin__DM2 EQU CYREG_PRT2_DM2
Right_HB25_PWM_Pin__DR EQU CYREG_PRT2_DR
Right_HB25_PWM_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
Right_HB25_PWM_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Right_HB25_PWM_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Right_HB25_PWM_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
Right_HB25_PWM_Pin__MASK EQU 0x20
Right_HB25_PWM_Pin__PORT EQU 2
Right_HB25_PWM_Pin__PRT EQU CYREG_PRT2_PRT
Right_HB25_PWM_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Right_HB25_PWM_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Right_HB25_PWM_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Right_HB25_PWM_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Right_HB25_PWM_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Right_HB25_PWM_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Right_HB25_PWM_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Right_HB25_PWM_Pin__PS EQU CYREG_PRT2_PS
Right_HB25_PWM_Pin__SHIFT EQU 5
Right_HB25_PWM_Pin__SLW EQU CYREG_PRT2_SLW

; Right_HB25_PWM_PWMUDB
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB15_F1

; Right_PWM_1MHz
Right_PWM_1MHz__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Right_PWM_1MHz__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Right_PWM_1MHz__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Right_PWM_1MHz__CFG2_SRC_SEL_MASK EQU 0x07
Right_PWM_1MHz__INDEX EQU 0x06
Right_PWM_1MHz__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Right_PWM_1MHz__PM_ACT_MSK EQU 0x40
Right_PWM_1MHz__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Right_PWM_1MHz__PM_STBY_MSK EQU 0x40

; Front_Echo_Intr
Front_Echo_Intr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Front_Echo_Intr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Front_Echo_Intr__INTC_MASK EQU 0x02
Front_Echo_Intr__INTC_NUMBER EQU 1
Front_Echo_Intr__INTC_PRIOR_NUM EQU 7
Front_Echo_Intr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Front_Echo_Intr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Front_Echo_Intr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Front_Trigger_0
Front_Trigger_0__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Front_Trigger_0__0__MASK EQU 0x01
Front_Trigger_0__0__PC EQU CYREG_IO_PC_PRT15_PC0
Front_Trigger_0__0__PORT EQU 15
Front_Trigger_0__0__SHIFT EQU 0
Front_Trigger_0__AG EQU CYREG_PRT15_AG
Front_Trigger_0__AMUX EQU CYREG_PRT15_AMUX
Front_Trigger_0__BIE EQU CYREG_PRT15_BIE
Front_Trigger_0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Front_Trigger_0__BYP EQU CYREG_PRT15_BYP
Front_Trigger_0__CTL EQU CYREG_PRT15_CTL
Front_Trigger_0__DM0 EQU CYREG_PRT15_DM0
Front_Trigger_0__DM1 EQU CYREG_PRT15_DM1
Front_Trigger_0__DM2 EQU CYREG_PRT15_DM2
Front_Trigger_0__DR EQU CYREG_PRT15_DR
Front_Trigger_0__INP_DIS EQU CYREG_PRT15_INP_DIS
Front_Trigger_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Front_Trigger_0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Front_Trigger_0__LCD_EN EQU CYREG_PRT15_LCD_EN
Front_Trigger_0__MASK EQU 0x01
Front_Trigger_0__PORT EQU 15
Front_Trigger_0__PRT EQU CYREG_PRT15_PRT
Front_Trigger_0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Front_Trigger_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Front_Trigger_0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Front_Trigger_0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Front_Trigger_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Front_Trigger_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Front_Trigger_0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Front_Trigger_0__PS EQU CYREG_PRT15_PS
Front_Trigger_0__SHIFT EQU 0
Front_Trigger_0__SLW EQU CYREG_PRT15_SLW

; Front_Trigger_1
Front_Trigger_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Front_Trigger_1__0__MASK EQU 0x02
Front_Trigger_1__0__PC EQU CYREG_IO_PC_PRT15_PC1
Front_Trigger_1__0__PORT EQU 15
Front_Trigger_1__0__SHIFT EQU 1
Front_Trigger_1__AG EQU CYREG_PRT15_AG
Front_Trigger_1__AMUX EQU CYREG_PRT15_AMUX
Front_Trigger_1__BIE EQU CYREG_PRT15_BIE
Front_Trigger_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Front_Trigger_1__BYP EQU CYREG_PRT15_BYP
Front_Trigger_1__CTL EQU CYREG_PRT15_CTL
Front_Trigger_1__DM0 EQU CYREG_PRT15_DM0
Front_Trigger_1__DM1 EQU CYREG_PRT15_DM1
Front_Trigger_1__DM2 EQU CYREG_PRT15_DM2
Front_Trigger_1__DR EQU CYREG_PRT15_DR
Front_Trigger_1__INP_DIS EQU CYREG_PRT15_INP_DIS
Front_Trigger_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Front_Trigger_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Front_Trigger_1__LCD_EN EQU CYREG_PRT15_LCD_EN
Front_Trigger_1__MASK EQU 0x02
Front_Trigger_1__PORT EQU 15
Front_Trigger_1__PRT EQU CYREG_PRT15_PRT
Front_Trigger_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Front_Trigger_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Front_Trigger_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Front_Trigger_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Front_Trigger_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Front_Trigger_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Front_Trigger_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Front_Trigger_1__PS EQU CYREG_PRT15_PS
Front_Trigger_1__SHIFT EQU 1
Front_Trigger_1__SLW EQU CYREG_PRT15_SLW

; Front_Trigger_2
Front_Trigger_2__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Front_Trigger_2__0__MASK EQU 0x04
Front_Trigger_2__0__PC EQU CYREG_IO_PC_PRT15_PC2
Front_Trigger_2__0__PORT EQU 15
Front_Trigger_2__0__SHIFT EQU 2
Front_Trigger_2__AG EQU CYREG_PRT15_AG
Front_Trigger_2__AMUX EQU CYREG_PRT15_AMUX
Front_Trigger_2__BIE EQU CYREG_PRT15_BIE
Front_Trigger_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Front_Trigger_2__BYP EQU CYREG_PRT15_BYP
Front_Trigger_2__CTL EQU CYREG_PRT15_CTL
Front_Trigger_2__DM0 EQU CYREG_PRT15_DM0
Front_Trigger_2__DM1 EQU CYREG_PRT15_DM1
Front_Trigger_2__DM2 EQU CYREG_PRT15_DM2
Front_Trigger_2__DR EQU CYREG_PRT15_DR
Front_Trigger_2__INP_DIS EQU CYREG_PRT15_INP_DIS
Front_Trigger_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Front_Trigger_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Front_Trigger_2__LCD_EN EQU CYREG_PRT15_LCD_EN
Front_Trigger_2__MASK EQU 0x04
Front_Trigger_2__PORT EQU 15
Front_Trigger_2__PRT EQU CYREG_PRT15_PRT
Front_Trigger_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Front_Trigger_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Front_Trigger_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Front_Trigger_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Front_Trigger_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Front_Trigger_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Front_Trigger_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Front_Trigger_2__PS EQU CYREG_PRT15_PS
Front_Trigger_2__SHIFT EQU 2
Front_Trigger_2__SLW EQU CYREG_PRT15_SLW

; Front_Trigger_3
Front_Trigger_3__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Front_Trigger_3__0__MASK EQU 0x08
Front_Trigger_3__0__PC EQU CYREG_IO_PC_PRT15_PC3
Front_Trigger_3__0__PORT EQU 15
Front_Trigger_3__0__SHIFT EQU 3
Front_Trigger_3__AG EQU CYREG_PRT15_AG
Front_Trigger_3__AMUX EQU CYREG_PRT15_AMUX
Front_Trigger_3__BIE EQU CYREG_PRT15_BIE
Front_Trigger_3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Front_Trigger_3__BYP EQU CYREG_PRT15_BYP
Front_Trigger_3__CTL EQU CYREG_PRT15_CTL
Front_Trigger_3__DM0 EQU CYREG_PRT15_DM0
Front_Trigger_3__DM1 EQU CYREG_PRT15_DM1
Front_Trigger_3__DM2 EQU CYREG_PRT15_DM2
Front_Trigger_3__DR EQU CYREG_PRT15_DR
Front_Trigger_3__INP_DIS EQU CYREG_PRT15_INP_DIS
Front_Trigger_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Front_Trigger_3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Front_Trigger_3__LCD_EN EQU CYREG_PRT15_LCD_EN
Front_Trigger_3__MASK EQU 0x08
Front_Trigger_3__PORT EQU 15
Front_Trigger_3__PRT EQU CYREG_PRT15_PRT
Front_Trigger_3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Front_Trigger_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Front_Trigger_3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Front_Trigger_3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Front_Trigger_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Front_Trigger_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Front_Trigger_3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Front_Trigger_3__PS EQU CYREG_PRT15_PS
Front_Trigger_3__SHIFT EQU 3
Front_Trigger_3__SLW EQU CYREG_PRT15_SLW

; Front_Trigger_4
Front_Trigger_4__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Front_Trigger_4__0__MASK EQU 0x01
Front_Trigger_4__0__PC EQU CYREG_PRT12_PC0
Front_Trigger_4__0__PORT EQU 12
Front_Trigger_4__0__SHIFT EQU 0
Front_Trigger_4__AG EQU CYREG_PRT12_AG
Front_Trigger_4__BIE EQU CYREG_PRT12_BIE
Front_Trigger_4__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Front_Trigger_4__BYP EQU CYREG_PRT12_BYP
Front_Trigger_4__DM0 EQU CYREG_PRT12_DM0
Front_Trigger_4__DM1 EQU CYREG_PRT12_DM1
Front_Trigger_4__DM2 EQU CYREG_PRT12_DM2
Front_Trigger_4__DR EQU CYREG_PRT12_DR
Front_Trigger_4__INP_DIS EQU CYREG_PRT12_INP_DIS
Front_Trigger_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Front_Trigger_4__MASK EQU 0x01
Front_Trigger_4__PORT EQU 12
Front_Trigger_4__PRT EQU CYREG_PRT12_PRT
Front_Trigger_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Front_Trigger_4__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Front_Trigger_4__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Front_Trigger_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Front_Trigger_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Front_Trigger_4__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Front_Trigger_4__PS EQU CYREG_PRT12_PS
Front_Trigger_4__SHIFT EQU 0
Front_Trigger_4__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Front_Trigger_4__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Front_Trigger_4__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Front_Trigger_4__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Front_Trigger_4__SLW EQU CYREG_PRT12_SLW

; Front_Trigger_5
Front_Trigger_5__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
Front_Trigger_5__0__MASK EQU 0x02
Front_Trigger_5__0__PC EQU CYREG_PRT12_PC1
Front_Trigger_5__0__PORT EQU 12
Front_Trigger_5__0__SHIFT EQU 1
Front_Trigger_5__AG EQU CYREG_PRT12_AG
Front_Trigger_5__BIE EQU CYREG_PRT12_BIE
Front_Trigger_5__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Front_Trigger_5__BYP EQU CYREG_PRT12_BYP
Front_Trigger_5__DM0 EQU CYREG_PRT12_DM0
Front_Trigger_5__DM1 EQU CYREG_PRT12_DM1
Front_Trigger_5__DM2 EQU CYREG_PRT12_DM2
Front_Trigger_5__DR EQU CYREG_PRT12_DR
Front_Trigger_5__INP_DIS EQU CYREG_PRT12_INP_DIS
Front_Trigger_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Front_Trigger_5__MASK EQU 0x02
Front_Trigger_5__PORT EQU 12
Front_Trigger_5__PRT EQU CYREG_PRT12_PRT
Front_Trigger_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Front_Trigger_5__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Front_Trigger_5__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Front_Trigger_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Front_Trigger_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Front_Trigger_5__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Front_Trigger_5__PS EQU CYREG_PRT12_PS
Front_Trigger_5__SHIFT EQU 1
Front_Trigger_5__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Front_Trigger_5__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Front_Trigger_5__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Front_Trigger_5__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Front_Trigger_5__SLW EQU CYREG_PRT12_SLW

; Front_Trigger_6
Front_Trigger_6__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Front_Trigger_6__0__MASK EQU 0x40
Front_Trigger_6__0__PC EQU CYREG_PRT1_PC6
Front_Trigger_6__0__PORT EQU 1
Front_Trigger_6__0__SHIFT EQU 6
Front_Trigger_6__AG EQU CYREG_PRT1_AG
Front_Trigger_6__AMUX EQU CYREG_PRT1_AMUX
Front_Trigger_6__BIE EQU CYREG_PRT1_BIE
Front_Trigger_6__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Front_Trigger_6__BYP EQU CYREG_PRT1_BYP
Front_Trigger_6__CTL EQU CYREG_PRT1_CTL
Front_Trigger_6__DM0 EQU CYREG_PRT1_DM0
Front_Trigger_6__DM1 EQU CYREG_PRT1_DM1
Front_Trigger_6__DM2 EQU CYREG_PRT1_DM2
Front_Trigger_6__DR EQU CYREG_PRT1_DR
Front_Trigger_6__INP_DIS EQU CYREG_PRT1_INP_DIS
Front_Trigger_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Front_Trigger_6__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Front_Trigger_6__LCD_EN EQU CYREG_PRT1_LCD_EN
Front_Trigger_6__MASK EQU 0x40
Front_Trigger_6__PORT EQU 1
Front_Trigger_6__PRT EQU CYREG_PRT1_PRT
Front_Trigger_6__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Front_Trigger_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Front_Trigger_6__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Front_Trigger_6__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Front_Trigger_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Front_Trigger_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Front_Trigger_6__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Front_Trigger_6__PS EQU CYREG_PRT1_PS
Front_Trigger_6__SHIFT EQU 6
Front_Trigger_6__SLW EQU CYREG_PRT1_SLW

; Front_Trigger_7
Front_Trigger_7__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Front_Trigger_7__0__MASK EQU 0x80
Front_Trigger_7__0__PC EQU CYREG_PRT1_PC7
Front_Trigger_7__0__PORT EQU 1
Front_Trigger_7__0__SHIFT EQU 7
Front_Trigger_7__AG EQU CYREG_PRT1_AG
Front_Trigger_7__AMUX EQU CYREG_PRT1_AMUX
Front_Trigger_7__BIE EQU CYREG_PRT1_BIE
Front_Trigger_7__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Front_Trigger_7__BYP EQU CYREG_PRT1_BYP
Front_Trigger_7__CTL EQU CYREG_PRT1_CTL
Front_Trigger_7__DM0 EQU CYREG_PRT1_DM0
Front_Trigger_7__DM1 EQU CYREG_PRT1_DM1
Front_Trigger_7__DM2 EQU CYREG_PRT1_DM2
Front_Trigger_7__DR EQU CYREG_PRT1_DR
Front_Trigger_7__INP_DIS EQU CYREG_PRT1_INP_DIS
Front_Trigger_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Front_Trigger_7__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Front_Trigger_7__LCD_EN EQU CYREG_PRT1_LCD_EN
Front_Trigger_7__MASK EQU 0x80
Front_Trigger_7__PORT EQU 1
Front_Trigger_7__PRT EQU CYREG_PRT1_PRT
Front_Trigger_7__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Front_Trigger_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Front_Trigger_7__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Front_Trigger_7__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Front_Trigger_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Front_Trigger_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Front_Trigger_7__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Front_Trigger_7__PS EQU CYREG_PRT1_PS
Front_Trigger_7__SHIFT EQU 7
Front_Trigger_7__SLW EQU CYREG_PRT1_SLW

; Infrared_Pin_10
Infrared_Pin_10__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Infrared_Pin_10__0__MASK EQU 0x04
Infrared_Pin_10__0__PC EQU CYREG_PRT0_PC2
Infrared_Pin_10__0__PORT EQU 0
Infrared_Pin_10__0__SHIFT EQU 2
Infrared_Pin_10__AG EQU CYREG_PRT0_AG
Infrared_Pin_10__AMUX EQU CYREG_PRT0_AMUX
Infrared_Pin_10__BIE EQU CYREG_PRT0_BIE
Infrared_Pin_10__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Infrared_Pin_10__BYP EQU CYREG_PRT0_BYP
Infrared_Pin_10__CTL EQU CYREG_PRT0_CTL
Infrared_Pin_10__DM0 EQU CYREG_PRT0_DM0
Infrared_Pin_10__DM1 EQU CYREG_PRT0_DM1
Infrared_Pin_10__DM2 EQU CYREG_PRT0_DM2
Infrared_Pin_10__DR EQU CYREG_PRT0_DR
Infrared_Pin_10__INP_DIS EQU CYREG_PRT0_INP_DIS
Infrared_Pin_10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Infrared_Pin_10__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Infrared_Pin_10__LCD_EN EQU CYREG_PRT0_LCD_EN
Infrared_Pin_10__MASK EQU 0x04
Infrared_Pin_10__PORT EQU 0
Infrared_Pin_10__PRT EQU CYREG_PRT0_PRT
Infrared_Pin_10__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Infrared_Pin_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Infrared_Pin_10__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Infrared_Pin_10__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Infrared_Pin_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Infrared_Pin_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Infrared_Pin_10__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Infrared_Pin_10__PS EQU CYREG_PRT0_PS
Infrared_Pin_10__SHIFT EQU 2
Infrared_Pin_10__SLW EQU CYREG_PRT0_SLW

; Infrared_Pin_11
Infrared_Pin_11__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Infrared_Pin_11__0__MASK EQU 0x08
Infrared_Pin_11__0__PC EQU CYREG_PRT0_PC3
Infrared_Pin_11__0__PORT EQU 0
Infrared_Pin_11__0__SHIFT EQU 3
Infrared_Pin_11__AG EQU CYREG_PRT0_AG
Infrared_Pin_11__AMUX EQU CYREG_PRT0_AMUX
Infrared_Pin_11__BIE EQU CYREG_PRT0_BIE
Infrared_Pin_11__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Infrared_Pin_11__BYP EQU CYREG_PRT0_BYP
Infrared_Pin_11__CTL EQU CYREG_PRT0_CTL
Infrared_Pin_11__DM0 EQU CYREG_PRT0_DM0
Infrared_Pin_11__DM1 EQU CYREG_PRT0_DM1
Infrared_Pin_11__DM2 EQU CYREG_PRT0_DM2
Infrared_Pin_11__DR EQU CYREG_PRT0_DR
Infrared_Pin_11__INP_DIS EQU CYREG_PRT0_INP_DIS
Infrared_Pin_11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Infrared_Pin_11__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Infrared_Pin_11__LCD_EN EQU CYREG_PRT0_LCD_EN
Infrared_Pin_11__MASK EQU 0x08
Infrared_Pin_11__PORT EQU 0
Infrared_Pin_11__PRT EQU CYREG_PRT0_PRT
Infrared_Pin_11__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Infrared_Pin_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Infrared_Pin_11__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Infrared_Pin_11__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Infrared_Pin_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Infrared_Pin_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Infrared_Pin_11__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Infrared_Pin_11__PS EQU CYREG_PRT0_PS
Infrared_Pin_11__SHIFT EQU 3
Infrared_Pin_11__SLW EQU CYREG_PRT0_SLW

; Infrared_Pin_12
Infrared_Pin_12__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Infrared_Pin_12__0__MASK EQU 0x10
Infrared_Pin_12__0__PC EQU CYREG_PRT0_PC4
Infrared_Pin_12__0__PORT EQU 0
Infrared_Pin_12__0__SHIFT EQU 4
Infrared_Pin_12__AG EQU CYREG_PRT0_AG
Infrared_Pin_12__AMUX EQU CYREG_PRT0_AMUX
Infrared_Pin_12__BIE EQU CYREG_PRT0_BIE
Infrared_Pin_12__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Infrared_Pin_12__BYP EQU CYREG_PRT0_BYP
Infrared_Pin_12__CTL EQU CYREG_PRT0_CTL
Infrared_Pin_12__DM0 EQU CYREG_PRT0_DM0
Infrared_Pin_12__DM1 EQU CYREG_PRT0_DM1
Infrared_Pin_12__DM2 EQU CYREG_PRT0_DM2
Infrared_Pin_12__DR EQU CYREG_PRT0_DR
Infrared_Pin_12__INP_DIS EQU CYREG_PRT0_INP_DIS
Infrared_Pin_12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Infrared_Pin_12__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Infrared_Pin_12__LCD_EN EQU CYREG_PRT0_LCD_EN
Infrared_Pin_12__MASK EQU 0x10
Infrared_Pin_12__PORT EQU 0
Infrared_Pin_12__PRT EQU CYREG_PRT0_PRT
Infrared_Pin_12__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Infrared_Pin_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Infrared_Pin_12__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Infrared_Pin_12__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Infrared_Pin_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Infrared_Pin_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Infrared_Pin_12__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Infrared_Pin_12__PS EQU CYREG_PRT0_PS
Infrared_Pin_12__SHIFT EQU 4
Infrared_Pin_12__SLW EQU CYREG_PRT0_SLW

; Infrared_Pin_13
Infrared_Pin_13__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Infrared_Pin_13__0__MASK EQU 0x20
Infrared_Pin_13__0__PC EQU CYREG_PRT0_PC5
Infrared_Pin_13__0__PORT EQU 0
Infrared_Pin_13__0__SHIFT EQU 5
Infrared_Pin_13__AG EQU CYREG_PRT0_AG
Infrared_Pin_13__AMUX EQU CYREG_PRT0_AMUX
Infrared_Pin_13__BIE EQU CYREG_PRT0_BIE
Infrared_Pin_13__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Infrared_Pin_13__BYP EQU CYREG_PRT0_BYP
Infrared_Pin_13__CTL EQU CYREG_PRT0_CTL
Infrared_Pin_13__DM0 EQU CYREG_PRT0_DM0
Infrared_Pin_13__DM1 EQU CYREG_PRT0_DM1
Infrared_Pin_13__DM2 EQU CYREG_PRT0_DM2
Infrared_Pin_13__DR EQU CYREG_PRT0_DR
Infrared_Pin_13__INP_DIS EQU CYREG_PRT0_INP_DIS
Infrared_Pin_13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Infrared_Pin_13__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Infrared_Pin_13__LCD_EN EQU CYREG_PRT0_LCD_EN
Infrared_Pin_13__MASK EQU 0x20
Infrared_Pin_13__PORT EQU 0
Infrared_Pin_13__PRT EQU CYREG_PRT0_PRT
Infrared_Pin_13__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Infrared_Pin_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Infrared_Pin_13__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Infrared_Pin_13__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Infrared_Pin_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Infrared_Pin_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Infrared_Pin_13__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Infrared_Pin_13__PS EQU CYREG_PRT0_PS
Infrared_Pin_13__SHIFT EQU 5
Infrared_Pin_13__SLW EQU CYREG_PRT0_SLW

; Infrared_Pin_14
Infrared_Pin_14__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Infrared_Pin_14__0__MASK EQU 0x40
Infrared_Pin_14__0__PC EQU CYREG_PRT0_PC6
Infrared_Pin_14__0__PORT EQU 0
Infrared_Pin_14__0__SHIFT EQU 6
Infrared_Pin_14__AG EQU CYREG_PRT0_AG
Infrared_Pin_14__AMUX EQU CYREG_PRT0_AMUX
Infrared_Pin_14__BIE EQU CYREG_PRT0_BIE
Infrared_Pin_14__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Infrared_Pin_14__BYP EQU CYREG_PRT0_BYP
Infrared_Pin_14__CTL EQU CYREG_PRT0_CTL
Infrared_Pin_14__DM0 EQU CYREG_PRT0_DM0
Infrared_Pin_14__DM1 EQU CYREG_PRT0_DM1
Infrared_Pin_14__DM2 EQU CYREG_PRT0_DM2
Infrared_Pin_14__DR EQU CYREG_PRT0_DR
Infrared_Pin_14__INP_DIS EQU CYREG_PRT0_INP_DIS
Infrared_Pin_14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Infrared_Pin_14__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Infrared_Pin_14__LCD_EN EQU CYREG_PRT0_LCD_EN
Infrared_Pin_14__MASK EQU 0x40
Infrared_Pin_14__PORT EQU 0
Infrared_Pin_14__PRT EQU CYREG_PRT0_PRT
Infrared_Pin_14__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Infrared_Pin_14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Infrared_Pin_14__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Infrared_Pin_14__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Infrared_Pin_14__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Infrared_Pin_14__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Infrared_Pin_14__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Infrared_Pin_14__PS EQU CYREG_PRT0_PS
Infrared_Pin_14__SHIFT EQU 6
Infrared_Pin_14__SLW EQU CYREG_PRT0_SLW

; Infrared_Pin_15
Infrared_Pin_15__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Infrared_Pin_15__0__MASK EQU 0x80
Infrared_Pin_15__0__PC EQU CYREG_PRT0_PC7
Infrared_Pin_15__0__PORT EQU 0
Infrared_Pin_15__0__SHIFT EQU 7
Infrared_Pin_15__AG EQU CYREG_PRT0_AG
Infrared_Pin_15__AMUX EQU CYREG_PRT0_AMUX
Infrared_Pin_15__BIE EQU CYREG_PRT0_BIE
Infrared_Pin_15__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Infrared_Pin_15__BYP EQU CYREG_PRT0_BYP
Infrared_Pin_15__CTL EQU CYREG_PRT0_CTL
Infrared_Pin_15__DM0 EQU CYREG_PRT0_DM0
Infrared_Pin_15__DM1 EQU CYREG_PRT0_DM1
Infrared_Pin_15__DM2 EQU CYREG_PRT0_DM2
Infrared_Pin_15__DR EQU CYREG_PRT0_DR
Infrared_Pin_15__INP_DIS EQU CYREG_PRT0_INP_DIS
Infrared_Pin_15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Infrared_Pin_15__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Infrared_Pin_15__LCD_EN EQU CYREG_PRT0_LCD_EN
Infrared_Pin_15__MASK EQU 0x80
Infrared_Pin_15__PORT EQU 0
Infrared_Pin_15__PRT EQU CYREG_PRT0_PRT
Infrared_Pin_15__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Infrared_Pin_15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Infrared_Pin_15__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Infrared_Pin_15__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Infrared_Pin_15__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Infrared_Pin_15__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Infrared_Pin_15__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Infrared_Pin_15__PS EQU CYREG_PRT0_PS
Infrared_Pin_15__SHIFT EQU 7
Infrared_Pin_15__SLW EQU CYREG_PRT0_SLW

; Rear_Echo_Pin_0
Rear_Echo_Pin_0__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
Rear_Echo_Pin_0__0__MASK EQU 0x01
Rear_Echo_Pin_0__0__PC EQU CYREG_PRT5_PC0
Rear_Echo_Pin_0__0__PORT EQU 5
Rear_Echo_Pin_0__0__SHIFT EQU 0
Rear_Echo_Pin_0__AG EQU CYREG_PRT5_AG
Rear_Echo_Pin_0__AMUX EQU CYREG_PRT5_AMUX
Rear_Echo_Pin_0__BIE EQU CYREG_PRT5_BIE
Rear_Echo_Pin_0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rear_Echo_Pin_0__BYP EQU CYREG_PRT5_BYP
Rear_Echo_Pin_0__CTL EQU CYREG_PRT5_CTL
Rear_Echo_Pin_0__DM0 EQU CYREG_PRT5_DM0
Rear_Echo_Pin_0__DM1 EQU CYREG_PRT5_DM1
Rear_Echo_Pin_0__DM2 EQU CYREG_PRT5_DM2
Rear_Echo_Pin_0__DR EQU CYREG_PRT5_DR
Rear_Echo_Pin_0__INP_DIS EQU CYREG_PRT5_INP_DIS
Rear_Echo_Pin_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Rear_Echo_Pin_0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rear_Echo_Pin_0__LCD_EN EQU CYREG_PRT5_LCD_EN
Rear_Echo_Pin_0__MASK EQU 0x01
Rear_Echo_Pin_0__PORT EQU 5
Rear_Echo_Pin_0__PRT EQU CYREG_PRT5_PRT
Rear_Echo_Pin_0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rear_Echo_Pin_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rear_Echo_Pin_0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rear_Echo_Pin_0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rear_Echo_Pin_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rear_Echo_Pin_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rear_Echo_Pin_0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rear_Echo_Pin_0__PS EQU CYREG_PRT5_PS
Rear_Echo_Pin_0__SHIFT EQU 0
Rear_Echo_Pin_0__SLW EQU CYREG_PRT5_SLW

; Rear_Echo_Pin_1
Rear_Echo_Pin_1__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
Rear_Echo_Pin_1__0__MASK EQU 0x02
Rear_Echo_Pin_1__0__PC EQU CYREG_PRT5_PC1
Rear_Echo_Pin_1__0__PORT EQU 5
Rear_Echo_Pin_1__0__SHIFT EQU 1
Rear_Echo_Pin_1__AG EQU CYREG_PRT5_AG
Rear_Echo_Pin_1__AMUX EQU CYREG_PRT5_AMUX
Rear_Echo_Pin_1__BIE EQU CYREG_PRT5_BIE
Rear_Echo_Pin_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rear_Echo_Pin_1__BYP EQU CYREG_PRT5_BYP
Rear_Echo_Pin_1__CTL EQU CYREG_PRT5_CTL
Rear_Echo_Pin_1__DM0 EQU CYREG_PRT5_DM0
Rear_Echo_Pin_1__DM1 EQU CYREG_PRT5_DM1
Rear_Echo_Pin_1__DM2 EQU CYREG_PRT5_DM2
Rear_Echo_Pin_1__DR EQU CYREG_PRT5_DR
Rear_Echo_Pin_1__INP_DIS EQU CYREG_PRT5_INP_DIS
Rear_Echo_Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Rear_Echo_Pin_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rear_Echo_Pin_1__LCD_EN EQU CYREG_PRT5_LCD_EN
Rear_Echo_Pin_1__MASK EQU 0x02
Rear_Echo_Pin_1__PORT EQU 5
Rear_Echo_Pin_1__PRT EQU CYREG_PRT5_PRT
Rear_Echo_Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rear_Echo_Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rear_Echo_Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rear_Echo_Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rear_Echo_Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rear_Echo_Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rear_Echo_Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rear_Echo_Pin_1__PS EQU CYREG_PRT5_PS
Rear_Echo_Pin_1__SHIFT EQU 1
Rear_Echo_Pin_1__SLW EQU CYREG_PRT5_SLW

; Rear_Echo_Pin_2
Rear_Echo_Pin_2__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
Rear_Echo_Pin_2__0__MASK EQU 0x04
Rear_Echo_Pin_2__0__PC EQU CYREG_PRT5_PC2
Rear_Echo_Pin_2__0__PORT EQU 5
Rear_Echo_Pin_2__0__SHIFT EQU 2
Rear_Echo_Pin_2__AG EQU CYREG_PRT5_AG
Rear_Echo_Pin_2__AMUX EQU CYREG_PRT5_AMUX
Rear_Echo_Pin_2__BIE EQU CYREG_PRT5_BIE
Rear_Echo_Pin_2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rear_Echo_Pin_2__BYP EQU CYREG_PRT5_BYP
Rear_Echo_Pin_2__CTL EQU CYREG_PRT5_CTL
Rear_Echo_Pin_2__DM0 EQU CYREG_PRT5_DM0
Rear_Echo_Pin_2__DM1 EQU CYREG_PRT5_DM1
Rear_Echo_Pin_2__DM2 EQU CYREG_PRT5_DM2
Rear_Echo_Pin_2__DR EQU CYREG_PRT5_DR
Rear_Echo_Pin_2__INP_DIS EQU CYREG_PRT5_INP_DIS
Rear_Echo_Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Rear_Echo_Pin_2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rear_Echo_Pin_2__LCD_EN EQU CYREG_PRT5_LCD_EN
Rear_Echo_Pin_2__MASK EQU 0x04
Rear_Echo_Pin_2__PORT EQU 5
Rear_Echo_Pin_2__PRT EQU CYREG_PRT5_PRT
Rear_Echo_Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rear_Echo_Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rear_Echo_Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rear_Echo_Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rear_Echo_Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rear_Echo_Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rear_Echo_Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rear_Echo_Pin_2__PS EQU CYREG_PRT5_PS
Rear_Echo_Pin_2__SHIFT EQU 2
Rear_Echo_Pin_2__SLW EQU CYREG_PRT5_SLW

; Rear_Echo_Pin_3
Rear_Echo_Pin_3__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
Rear_Echo_Pin_3__0__MASK EQU 0x08
Rear_Echo_Pin_3__0__PC EQU CYREG_PRT5_PC3
Rear_Echo_Pin_3__0__PORT EQU 5
Rear_Echo_Pin_3__0__SHIFT EQU 3
Rear_Echo_Pin_3__AG EQU CYREG_PRT5_AG
Rear_Echo_Pin_3__AMUX EQU CYREG_PRT5_AMUX
Rear_Echo_Pin_3__BIE EQU CYREG_PRT5_BIE
Rear_Echo_Pin_3__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rear_Echo_Pin_3__BYP EQU CYREG_PRT5_BYP
Rear_Echo_Pin_3__CTL EQU CYREG_PRT5_CTL
Rear_Echo_Pin_3__DM0 EQU CYREG_PRT5_DM0
Rear_Echo_Pin_3__DM1 EQU CYREG_PRT5_DM1
Rear_Echo_Pin_3__DM2 EQU CYREG_PRT5_DM2
Rear_Echo_Pin_3__DR EQU CYREG_PRT5_DR
Rear_Echo_Pin_3__INP_DIS EQU CYREG_PRT5_INP_DIS
Rear_Echo_Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Rear_Echo_Pin_3__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rear_Echo_Pin_3__LCD_EN EQU CYREG_PRT5_LCD_EN
Rear_Echo_Pin_3__MASK EQU 0x08
Rear_Echo_Pin_3__PORT EQU 5
Rear_Echo_Pin_3__PRT EQU CYREG_PRT5_PRT
Rear_Echo_Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rear_Echo_Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rear_Echo_Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rear_Echo_Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rear_Echo_Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rear_Echo_Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rear_Echo_Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rear_Echo_Pin_3__PS EQU CYREG_PRT5_PS
Rear_Echo_Pin_3__SHIFT EQU 3
Rear_Echo_Pin_3__SLW EQU CYREG_PRT5_SLW

; Rear_Echo_Pin_4
Rear_Echo_Pin_4__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
Rear_Echo_Pin_4__0__MASK EQU 0x10
Rear_Echo_Pin_4__0__PC EQU CYREG_PRT5_PC4
Rear_Echo_Pin_4__0__PORT EQU 5
Rear_Echo_Pin_4__0__SHIFT EQU 4
Rear_Echo_Pin_4__AG EQU CYREG_PRT5_AG
Rear_Echo_Pin_4__AMUX EQU CYREG_PRT5_AMUX
Rear_Echo_Pin_4__BIE EQU CYREG_PRT5_BIE
Rear_Echo_Pin_4__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rear_Echo_Pin_4__BYP EQU CYREG_PRT5_BYP
Rear_Echo_Pin_4__CTL EQU CYREG_PRT5_CTL
Rear_Echo_Pin_4__DM0 EQU CYREG_PRT5_DM0
Rear_Echo_Pin_4__DM1 EQU CYREG_PRT5_DM1
Rear_Echo_Pin_4__DM2 EQU CYREG_PRT5_DM2
Rear_Echo_Pin_4__DR EQU CYREG_PRT5_DR
Rear_Echo_Pin_4__INP_DIS EQU CYREG_PRT5_INP_DIS
Rear_Echo_Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Rear_Echo_Pin_4__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rear_Echo_Pin_4__LCD_EN EQU CYREG_PRT5_LCD_EN
Rear_Echo_Pin_4__MASK EQU 0x10
Rear_Echo_Pin_4__PORT EQU 5
Rear_Echo_Pin_4__PRT EQU CYREG_PRT5_PRT
Rear_Echo_Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rear_Echo_Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rear_Echo_Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rear_Echo_Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rear_Echo_Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rear_Echo_Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rear_Echo_Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rear_Echo_Pin_4__PS EQU CYREG_PRT5_PS
Rear_Echo_Pin_4__SHIFT EQU 4
Rear_Echo_Pin_4__SLW EQU CYREG_PRT5_SLW

; Rear_Echo_Pin_5
Rear_Echo_Pin_5__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
Rear_Echo_Pin_5__0__MASK EQU 0x20
Rear_Echo_Pin_5__0__PC EQU CYREG_PRT5_PC5
Rear_Echo_Pin_5__0__PORT EQU 5
Rear_Echo_Pin_5__0__SHIFT EQU 5
Rear_Echo_Pin_5__AG EQU CYREG_PRT5_AG
Rear_Echo_Pin_5__AMUX EQU CYREG_PRT5_AMUX
Rear_Echo_Pin_5__BIE EQU CYREG_PRT5_BIE
Rear_Echo_Pin_5__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rear_Echo_Pin_5__BYP EQU CYREG_PRT5_BYP
Rear_Echo_Pin_5__CTL EQU CYREG_PRT5_CTL
Rear_Echo_Pin_5__DM0 EQU CYREG_PRT5_DM0
Rear_Echo_Pin_5__DM1 EQU CYREG_PRT5_DM1
Rear_Echo_Pin_5__DM2 EQU CYREG_PRT5_DM2
Rear_Echo_Pin_5__DR EQU CYREG_PRT5_DR
Rear_Echo_Pin_5__INP_DIS EQU CYREG_PRT5_INP_DIS
Rear_Echo_Pin_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Rear_Echo_Pin_5__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rear_Echo_Pin_5__LCD_EN EQU CYREG_PRT5_LCD_EN
Rear_Echo_Pin_5__MASK EQU 0x20
Rear_Echo_Pin_5__PORT EQU 5
Rear_Echo_Pin_5__PRT EQU CYREG_PRT5_PRT
Rear_Echo_Pin_5__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rear_Echo_Pin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rear_Echo_Pin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rear_Echo_Pin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rear_Echo_Pin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rear_Echo_Pin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rear_Echo_Pin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rear_Echo_Pin_5__PS EQU CYREG_PRT5_PS
Rear_Echo_Pin_5__SHIFT EQU 5
Rear_Echo_Pin_5__SLW EQU CYREG_PRT5_SLW

; Rear_Echo_Pin_6
Rear_Echo_Pin_6__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
Rear_Echo_Pin_6__0__MASK EQU 0x40
Rear_Echo_Pin_6__0__PC EQU CYREG_PRT5_PC6
Rear_Echo_Pin_6__0__PORT EQU 5
Rear_Echo_Pin_6__0__SHIFT EQU 6
Rear_Echo_Pin_6__AG EQU CYREG_PRT5_AG
Rear_Echo_Pin_6__AMUX EQU CYREG_PRT5_AMUX
Rear_Echo_Pin_6__BIE EQU CYREG_PRT5_BIE
Rear_Echo_Pin_6__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rear_Echo_Pin_6__BYP EQU CYREG_PRT5_BYP
Rear_Echo_Pin_6__CTL EQU CYREG_PRT5_CTL
Rear_Echo_Pin_6__DM0 EQU CYREG_PRT5_DM0
Rear_Echo_Pin_6__DM1 EQU CYREG_PRT5_DM1
Rear_Echo_Pin_6__DM2 EQU CYREG_PRT5_DM2
Rear_Echo_Pin_6__DR EQU CYREG_PRT5_DR
Rear_Echo_Pin_6__INP_DIS EQU CYREG_PRT5_INP_DIS
Rear_Echo_Pin_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Rear_Echo_Pin_6__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rear_Echo_Pin_6__LCD_EN EQU CYREG_PRT5_LCD_EN
Rear_Echo_Pin_6__MASK EQU 0x40
Rear_Echo_Pin_6__PORT EQU 5
Rear_Echo_Pin_6__PRT EQU CYREG_PRT5_PRT
Rear_Echo_Pin_6__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rear_Echo_Pin_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rear_Echo_Pin_6__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rear_Echo_Pin_6__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rear_Echo_Pin_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rear_Echo_Pin_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rear_Echo_Pin_6__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rear_Echo_Pin_6__PS EQU CYREG_PRT5_PS
Rear_Echo_Pin_6__SHIFT EQU 6
Rear_Echo_Pin_6__SLW EQU CYREG_PRT5_SLW

; Rear_Echo_Pin_7
Rear_Echo_Pin_7__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
Rear_Echo_Pin_7__0__MASK EQU 0x80
Rear_Echo_Pin_7__0__PC EQU CYREG_PRT5_PC7
Rear_Echo_Pin_7__0__PORT EQU 5
Rear_Echo_Pin_7__0__SHIFT EQU 7
Rear_Echo_Pin_7__AG EQU CYREG_PRT5_AG
Rear_Echo_Pin_7__AMUX EQU CYREG_PRT5_AMUX
Rear_Echo_Pin_7__BIE EQU CYREG_PRT5_BIE
Rear_Echo_Pin_7__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rear_Echo_Pin_7__BYP EQU CYREG_PRT5_BYP
Rear_Echo_Pin_7__CTL EQU CYREG_PRT5_CTL
Rear_Echo_Pin_7__DM0 EQU CYREG_PRT5_DM0
Rear_Echo_Pin_7__DM1 EQU CYREG_PRT5_DM1
Rear_Echo_Pin_7__DM2 EQU CYREG_PRT5_DM2
Rear_Echo_Pin_7__DR EQU CYREG_PRT5_DR
Rear_Echo_Pin_7__INP_DIS EQU CYREG_PRT5_INP_DIS
Rear_Echo_Pin_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Rear_Echo_Pin_7__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rear_Echo_Pin_7__LCD_EN EQU CYREG_PRT5_LCD_EN
Rear_Echo_Pin_7__MASK EQU 0x80
Rear_Echo_Pin_7__PORT EQU 5
Rear_Echo_Pin_7__PRT EQU CYREG_PRT5_PRT
Rear_Echo_Pin_7__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rear_Echo_Pin_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rear_Echo_Pin_7__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rear_Echo_Pin_7__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rear_Echo_Pin_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rear_Echo_Pin_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rear_Echo_Pin_7__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rear_Echo_Pin_7__PS EQU CYREG_PRT5_PS
Rear_Echo_Pin_7__SHIFT EQU 7
Rear_Echo_Pin_7__SLW EQU CYREG_PRT5_SLW

; Rear_Echo_Timer_TimerUDB
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
Rear_Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB11_F1
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL

; Right_Encoder_A
Right_Encoder_A__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Right_Encoder_A__0__MASK EQU 0x40
Right_Encoder_A__0__PC EQU CYREG_PRT2_PC6
Right_Encoder_A__0__PORT EQU 2
Right_Encoder_A__0__SHIFT EQU 6
Right_Encoder_A__AG EQU CYREG_PRT2_AG
Right_Encoder_A__AMUX EQU CYREG_PRT2_AMUX
Right_Encoder_A__BIE EQU CYREG_PRT2_BIE
Right_Encoder_A__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Right_Encoder_A__BYP EQU CYREG_PRT2_BYP
Right_Encoder_A__CTL EQU CYREG_PRT2_CTL
Right_Encoder_A__DM0 EQU CYREG_PRT2_DM0
Right_Encoder_A__DM1 EQU CYREG_PRT2_DM1
Right_Encoder_A__DM2 EQU CYREG_PRT2_DM2
Right_Encoder_A__DR EQU CYREG_PRT2_DR
Right_Encoder_A__INP_DIS EQU CYREG_PRT2_INP_DIS
Right_Encoder_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Right_Encoder_A__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Right_Encoder_A__LCD_EN EQU CYREG_PRT2_LCD_EN
Right_Encoder_A__MASK EQU 0x40
Right_Encoder_A__PORT EQU 2
Right_Encoder_A__PRT EQU CYREG_PRT2_PRT
Right_Encoder_A__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Right_Encoder_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Right_Encoder_A__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Right_Encoder_A__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Right_Encoder_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Right_Encoder_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Right_Encoder_A__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Right_Encoder_A__PS EQU CYREG_PRT2_PS
Right_Encoder_A__SHIFT EQU 6
Right_Encoder_A__SLW EQU CYREG_PRT2_SLW

; Right_Encoder_B
Right_Encoder_B__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Right_Encoder_B__0__MASK EQU 0x80
Right_Encoder_B__0__PC EQU CYREG_PRT2_PC7
Right_Encoder_B__0__PORT EQU 2
Right_Encoder_B__0__SHIFT EQU 7
Right_Encoder_B__AG EQU CYREG_PRT2_AG
Right_Encoder_B__AMUX EQU CYREG_PRT2_AMUX
Right_Encoder_B__BIE EQU CYREG_PRT2_BIE
Right_Encoder_B__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Right_Encoder_B__BYP EQU CYREG_PRT2_BYP
Right_Encoder_B__CTL EQU CYREG_PRT2_CTL
Right_Encoder_B__DM0 EQU CYREG_PRT2_DM0
Right_Encoder_B__DM1 EQU CYREG_PRT2_DM1
Right_Encoder_B__DM2 EQU CYREG_PRT2_DM2
Right_Encoder_B__DR EQU CYREG_PRT2_DR
Right_Encoder_B__INP_DIS EQU CYREG_PRT2_INP_DIS
Right_Encoder_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Right_Encoder_B__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Right_Encoder_B__LCD_EN EQU CYREG_PRT2_LCD_EN
Right_Encoder_B__MASK EQU 0x80
Right_Encoder_B__PORT EQU 2
Right_Encoder_B__PRT EQU CYREG_PRT2_PRT
Right_Encoder_B__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Right_Encoder_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Right_Encoder_B__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Right_Encoder_B__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Right_Encoder_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Right_Encoder_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Right_Encoder_B__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Right_Encoder_B__PS EQU CYREG_PRT2_PS
Right_Encoder_B__SHIFT EQU 7
Right_Encoder_B__SLW EQU CYREG_PRT2_SLW

; Front_Echo_Pin_0
Front_Echo_Pin_0__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
Front_Echo_Pin_0__0__MASK EQU 0x04
Front_Echo_Pin_0__0__PC EQU CYREG_PRT6_PC2
Front_Echo_Pin_0__0__PORT EQU 6
Front_Echo_Pin_0__0__SHIFT EQU 2
Front_Echo_Pin_0__AG EQU CYREG_PRT6_AG
Front_Echo_Pin_0__AMUX EQU CYREG_PRT6_AMUX
Front_Echo_Pin_0__BIE EQU CYREG_PRT6_BIE
Front_Echo_Pin_0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Front_Echo_Pin_0__BYP EQU CYREG_PRT6_BYP
Front_Echo_Pin_0__CTL EQU CYREG_PRT6_CTL
Front_Echo_Pin_0__DM0 EQU CYREG_PRT6_DM0
Front_Echo_Pin_0__DM1 EQU CYREG_PRT6_DM1
Front_Echo_Pin_0__DM2 EQU CYREG_PRT6_DM2
Front_Echo_Pin_0__DR EQU CYREG_PRT6_DR
Front_Echo_Pin_0__INP_DIS EQU CYREG_PRT6_INP_DIS
Front_Echo_Pin_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Front_Echo_Pin_0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Front_Echo_Pin_0__LCD_EN EQU CYREG_PRT6_LCD_EN
Front_Echo_Pin_0__MASK EQU 0x04
Front_Echo_Pin_0__PORT EQU 6
Front_Echo_Pin_0__PRT EQU CYREG_PRT6_PRT
Front_Echo_Pin_0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Front_Echo_Pin_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Front_Echo_Pin_0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Front_Echo_Pin_0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Front_Echo_Pin_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Front_Echo_Pin_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Front_Echo_Pin_0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Front_Echo_Pin_0__PS EQU CYREG_PRT6_PS
Front_Echo_Pin_0__SHIFT EQU 2
Front_Echo_Pin_0__SLW EQU CYREG_PRT6_SLW

; Front_Echo_Pin_1
Front_Echo_Pin_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
Front_Echo_Pin_1__0__MASK EQU 0x08
Front_Echo_Pin_1__0__PC EQU CYREG_PRT6_PC3
Front_Echo_Pin_1__0__PORT EQU 6
Front_Echo_Pin_1__0__SHIFT EQU 3
Front_Echo_Pin_1__AG EQU CYREG_PRT6_AG
Front_Echo_Pin_1__AMUX EQU CYREG_PRT6_AMUX
Front_Echo_Pin_1__BIE EQU CYREG_PRT6_BIE
Front_Echo_Pin_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Front_Echo_Pin_1__BYP EQU CYREG_PRT6_BYP
Front_Echo_Pin_1__CTL EQU CYREG_PRT6_CTL
Front_Echo_Pin_1__DM0 EQU CYREG_PRT6_DM0
Front_Echo_Pin_1__DM1 EQU CYREG_PRT6_DM1
Front_Echo_Pin_1__DM2 EQU CYREG_PRT6_DM2
Front_Echo_Pin_1__DR EQU CYREG_PRT6_DR
Front_Echo_Pin_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Front_Echo_Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Front_Echo_Pin_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Front_Echo_Pin_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Front_Echo_Pin_1__MASK EQU 0x08
Front_Echo_Pin_1__PORT EQU 6
Front_Echo_Pin_1__PRT EQU CYREG_PRT6_PRT
Front_Echo_Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Front_Echo_Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Front_Echo_Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Front_Echo_Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Front_Echo_Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Front_Echo_Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Front_Echo_Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Front_Echo_Pin_1__PS EQU CYREG_PRT6_PS
Front_Echo_Pin_1__SHIFT EQU 3
Front_Echo_Pin_1__SLW EQU CYREG_PRT6_SLW

; Front_Echo_Pin_2
Front_Echo_Pin_2__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
Front_Echo_Pin_2__0__MASK EQU 0x10
Front_Echo_Pin_2__0__PC EQU CYREG_PRT6_PC4
Front_Echo_Pin_2__0__PORT EQU 6
Front_Echo_Pin_2__0__SHIFT EQU 4
Front_Echo_Pin_2__AG EQU CYREG_PRT6_AG
Front_Echo_Pin_2__AMUX EQU CYREG_PRT6_AMUX
Front_Echo_Pin_2__BIE EQU CYREG_PRT6_BIE
Front_Echo_Pin_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Front_Echo_Pin_2__BYP EQU CYREG_PRT6_BYP
Front_Echo_Pin_2__CTL EQU CYREG_PRT6_CTL
Front_Echo_Pin_2__DM0 EQU CYREG_PRT6_DM0
Front_Echo_Pin_2__DM1 EQU CYREG_PRT6_DM1
Front_Echo_Pin_2__DM2 EQU CYREG_PRT6_DM2
Front_Echo_Pin_2__DR EQU CYREG_PRT6_DR
Front_Echo_Pin_2__INP_DIS EQU CYREG_PRT6_INP_DIS
Front_Echo_Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Front_Echo_Pin_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Front_Echo_Pin_2__LCD_EN EQU CYREG_PRT6_LCD_EN
Front_Echo_Pin_2__MASK EQU 0x10
Front_Echo_Pin_2__PORT EQU 6
Front_Echo_Pin_2__PRT EQU CYREG_PRT6_PRT
Front_Echo_Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Front_Echo_Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Front_Echo_Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Front_Echo_Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Front_Echo_Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Front_Echo_Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Front_Echo_Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Front_Echo_Pin_2__PS EQU CYREG_PRT6_PS
Front_Echo_Pin_2__SHIFT EQU 4
Front_Echo_Pin_2__SLW EQU CYREG_PRT6_SLW

; Front_Echo_Pin_3
Front_Echo_Pin_3__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
Front_Echo_Pin_3__0__MASK EQU 0x20
Front_Echo_Pin_3__0__PC EQU CYREG_PRT6_PC5
Front_Echo_Pin_3__0__PORT EQU 6
Front_Echo_Pin_3__0__SHIFT EQU 5
Front_Echo_Pin_3__AG EQU CYREG_PRT6_AG
Front_Echo_Pin_3__AMUX EQU CYREG_PRT6_AMUX
Front_Echo_Pin_3__BIE EQU CYREG_PRT6_BIE
Front_Echo_Pin_3__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Front_Echo_Pin_3__BYP EQU CYREG_PRT6_BYP
Front_Echo_Pin_3__CTL EQU CYREG_PRT6_CTL
Front_Echo_Pin_3__DM0 EQU CYREG_PRT6_DM0
Front_Echo_Pin_3__DM1 EQU CYREG_PRT6_DM1
Front_Echo_Pin_3__DM2 EQU CYREG_PRT6_DM2
Front_Echo_Pin_3__DR EQU CYREG_PRT6_DR
Front_Echo_Pin_3__INP_DIS EQU CYREG_PRT6_INP_DIS
Front_Echo_Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Front_Echo_Pin_3__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Front_Echo_Pin_3__LCD_EN EQU CYREG_PRT6_LCD_EN
Front_Echo_Pin_3__MASK EQU 0x20
Front_Echo_Pin_3__PORT EQU 6
Front_Echo_Pin_3__PRT EQU CYREG_PRT6_PRT
Front_Echo_Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Front_Echo_Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Front_Echo_Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Front_Echo_Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Front_Echo_Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Front_Echo_Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Front_Echo_Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Front_Echo_Pin_3__PS EQU CYREG_PRT6_PS
Front_Echo_Pin_3__SHIFT EQU 5
Front_Echo_Pin_3__SLW EQU CYREG_PRT6_SLW

; Front_Echo_Pin_4
Front_Echo_Pin_4__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
Front_Echo_Pin_4__0__MASK EQU 0x40
Front_Echo_Pin_4__0__PC EQU CYREG_PRT6_PC6
Front_Echo_Pin_4__0__PORT EQU 6
Front_Echo_Pin_4__0__SHIFT EQU 6
Front_Echo_Pin_4__AG EQU CYREG_PRT6_AG
Front_Echo_Pin_4__AMUX EQU CYREG_PRT6_AMUX
Front_Echo_Pin_4__BIE EQU CYREG_PRT6_BIE
Front_Echo_Pin_4__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Front_Echo_Pin_4__BYP EQU CYREG_PRT6_BYP
Front_Echo_Pin_4__CTL EQU CYREG_PRT6_CTL
Front_Echo_Pin_4__DM0 EQU CYREG_PRT6_DM0
Front_Echo_Pin_4__DM1 EQU CYREG_PRT6_DM1
Front_Echo_Pin_4__DM2 EQU CYREG_PRT6_DM2
Front_Echo_Pin_4__DR EQU CYREG_PRT6_DR
Front_Echo_Pin_4__INP_DIS EQU CYREG_PRT6_INP_DIS
Front_Echo_Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Front_Echo_Pin_4__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Front_Echo_Pin_4__LCD_EN EQU CYREG_PRT6_LCD_EN
Front_Echo_Pin_4__MASK EQU 0x40
Front_Echo_Pin_4__PORT EQU 6
Front_Echo_Pin_4__PRT EQU CYREG_PRT6_PRT
Front_Echo_Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Front_Echo_Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Front_Echo_Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Front_Echo_Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Front_Echo_Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Front_Echo_Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Front_Echo_Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Front_Echo_Pin_4__PS EQU CYREG_PRT6_PS
Front_Echo_Pin_4__SHIFT EQU 6
Front_Echo_Pin_4__SLW EQU CYREG_PRT6_SLW

; Front_Echo_Pin_5
Front_Echo_Pin_5__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
Front_Echo_Pin_5__0__MASK EQU 0x80
Front_Echo_Pin_5__0__PC EQU CYREG_PRT6_PC7
Front_Echo_Pin_5__0__PORT EQU 6
Front_Echo_Pin_5__0__SHIFT EQU 7
Front_Echo_Pin_5__AG EQU CYREG_PRT6_AG
Front_Echo_Pin_5__AMUX EQU CYREG_PRT6_AMUX
Front_Echo_Pin_5__BIE EQU CYREG_PRT6_BIE
Front_Echo_Pin_5__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Front_Echo_Pin_5__BYP EQU CYREG_PRT6_BYP
Front_Echo_Pin_5__CTL EQU CYREG_PRT6_CTL
Front_Echo_Pin_5__DM0 EQU CYREG_PRT6_DM0
Front_Echo_Pin_5__DM1 EQU CYREG_PRT6_DM1
Front_Echo_Pin_5__DM2 EQU CYREG_PRT6_DM2
Front_Echo_Pin_5__DR EQU CYREG_PRT6_DR
Front_Echo_Pin_5__INP_DIS EQU CYREG_PRT6_INP_DIS
Front_Echo_Pin_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Front_Echo_Pin_5__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Front_Echo_Pin_5__LCD_EN EQU CYREG_PRT6_LCD_EN
Front_Echo_Pin_5__MASK EQU 0x80
Front_Echo_Pin_5__PORT EQU 6
Front_Echo_Pin_5__PRT EQU CYREG_PRT6_PRT
Front_Echo_Pin_5__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Front_Echo_Pin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Front_Echo_Pin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Front_Echo_Pin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Front_Echo_Pin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Front_Echo_Pin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Front_Echo_Pin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Front_Echo_Pin_5__PS EQU CYREG_PRT6_PS
Front_Echo_Pin_5__SHIFT EQU 7
Front_Echo_Pin_5__SLW EQU CYREG_PRT6_SLW

; Front_Echo_Pin_6
Front_Echo_Pin_6__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Front_Echo_Pin_6__0__MASK EQU 0x10
Front_Echo_Pin_6__0__PC EQU CYREG_IO_PC_PRT15_PC4
Front_Echo_Pin_6__0__PORT EQU 15
Front_Echo_Pin_6__0__SHIFT EQU 4
Front_Echo_Pin_6__AG EQU CYREG_PRT15_AG
Front_Echo_Pin_6__AMUX EQU CYREG_PRT15_AMUX
Front_Echo_Pin_6__BIE EQU CYREG_PRT15_BIE
Front_Echo_Pin_6__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Front_Echo_Pin_6__BYP EQU CYREG_PRT15_BYP
Front_Echo_Pin_6__CTL EQU CYREG_PRT15_CTL
Front_Echo_Pin_6__DM0 EQU CYREG_PRT15_DM0
Front_Echo_Pin_6__DM1 EQU CYREG_PRT15_DM1
Front_Echo_Pin_6__DM2 EQU CYREG_PRT15_DM2
Front_Echo_Pin_6__DR EQU CYREG_PRT15_DR
Front_Echo_Pin_6__INP_DIS EQU CYREG_PRT15_INP_DIS
Front_Echo_Pin_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Front_Echo_Pin_6__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Front_Echo_Pin_6__LCD_EN EQU CYREG_PRT15_LCD_EN
Front_Echo_Pin_6__MASK EQU 0x10
Front_Echo_Pin_6__PORT EQU 15
Front_Echo_Pin_6__PRT EQU CYREG_PRT15_PRT
Front_Echo_Pin_6__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Front_Echo_Pin_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Front_Echo_Pin_6__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Front_Echo_Pin_6__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Front_Echo_Pin_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Front_Echo_Pin_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Front_Echo_Pin_6__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Front_Echo_Pin_6__PS EQU CYREG_PRT15_PS
Front_Echo_Pin_6__SHIFT EQU 4
Front_Echo_Pin_6__SLW EQU CYREG_PRT15_SLW

; Front_Echo_Pin_7
Front_Echo_Pin_7__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Front_Echo_Pin_7__0__MASK EQU 0x20
Front_Echo_Pin_7__0__PC EQU CYREG_IO_PC_PRT15_PC5
Front_Echo_Pin_7__0__PORT EQU 15
Front_Echo_Pin_7__0__SHIFT EQU 5
Front_Echo_Pin_7__AG EQU CYREG_PRT15_AG
Front_Echo_Pin_7__AMUX EQU CYREG_PRT15_AMUX
Front_Echo_Pin_7__BIE EQU CYREG_PRT15_BIE
Front_Echo_Pin_7__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Front_Echo_Pin_7__BYP EQU CYREG_PRT15_BYP
Front_Echo_Pin_7__CTL EQU CYREG_PRT15_CTL
Front_Echo_Pin_7__DM0 EQU CYREG_PRT15_DM0
Front_Echo_Pin_7__DM1 EQU CYREG_PRT15_DM1
Front_Echo_Pin_7__DM2 EQU CYREG_PRT15_DM2
Front_Echo_Pin_7__DR EQU CYREG_PRT15_DR
Front_Echo_Pin_7__INP_DIS EQU CYREG_PRT15_INP_DIS
Front_Echo_Pin_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Front_Echo_Pin_7__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Front_Echo_Pin_7__LCD_EN EQU CYREG_PRT15_LCD_EN
Front_Echo_Pin_7__MASK EQU 0x20
Front_Echo_Pin_7__PORT EQU 15
Front_Echo_Pin_7__PRT EQU CYREG_PRT15_PRT
Front_Echo_Pin_7__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Front_Echo_Pin_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Front_Echo_Pin_7__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Front_Echo_Pin_7__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Front_Echo_Pin_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Front_Echo_Pin_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Front_Echo_Pin_7__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Front_Echo_Pin_7__PS EQU CYREG_PRT15_PS
Front_Echo_Pin_7__SHIFT EQU 5
Front_Echo_Pin_7__SLW EQU CYREG_PRT15_SLW

; Front_Echo_Timer_TimerUDB
Front_Echo_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Front_Echo_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Front_Echo_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Front_Echo_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
Front_Echo_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Front_Echo_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
Front_Echo_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Front_Echo_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Front_Echo_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Front_Echo_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Front_Echo_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Front_Echo_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
Front_Echo_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Front_Echo_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Front_Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Front_Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
Front_Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
Front_Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

; Rear_Trigger_Reg
Rear_Trigger_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Rear_Trigger_Reg_Sync_ctrl_reg__0__POS EQU 0
Rear_Trigger_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
Rear_Trigger_Reg_Sync_ctrl_reg__1__POS EQU 1
Rear_Trigger_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Rear_Trigger_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
Rear_Trigger_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Rear_Trigger_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB11_CTL
Rear_Trigger_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Rear_Trigger_Reg_Sync_ctrl_reg__MASK EQU 0x03
Rear_Trigger_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Rear_Trigger_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Rear_Trigger_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB11_MSK

; Front_Trigger_Reg
Front_Trigger_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Front_Trigger_Reg_Sync_ctrl_reg__0__POS EQU 0
Front_Trigger_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
Front_Trigger_Reg_Sync_ctrl_reg__1__POS EQU 1
Front_Trigger_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Front_Trigger_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Front_Trigger_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Front_Trigger_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Front_Trigger_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Front_Trigger_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Front_Trigger_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Front_Trigger_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Front_Trigger_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Front_Trigger_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Front_Trigger_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
Front_Trigger_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Front_Trigger_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB12_CTL
Front_Trigger_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Front_Trigger_Reg_Sync_ctrl_reg__MASK EQU 0x03
Front_Trigger_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Front_Trigger_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Front_Trigger_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB12_MSK

; Left_Encoder_Clock
Left_Encoder_Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Left_Encoder_Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Left_Encoder_Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Left_Encoder_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Left_Encoder_Clock__INDEX EQU 0x01
Left_Encoder_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Left_Encoder_Clock__PM_ACT_MSK EQU 0x02
Left_Encoder_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Left_Encoder_Clock__PM_STBY_MSK EQU 0x02

; Right_Encoder_Clock
Right_Encoder_Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Right_Encoder_Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Right_Encoder_Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Right_Encoder_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Right_Encoder_Clock__INDEX EQU 0x00
Right_Encoder_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Right_Encoder_Clock__PM_ACT_MSK EQU 0x01
Right_Encoder_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Right_Encoder_Clock__PM_STBY_MSK EQU 0x01

; Left_HB25_Enable_Pin
Left_HB25_Enable_Pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Left_HB25_Enable_Pin__0__MASK EQU 0x01
Left_HB25_Enable_Pin__0__PC EQU CYREG_PRT2_PC0
Left_HB25_Enable_Pin__0__PORT EQU 2
Left_HB25_Enable_Pin__0__SHIFT EQU 0
Left_HB25_Enable_Pin__AG EQU CYREG_PRT2_AG
Left_HB25_Enable_Pin__AMUX EQU CYREG_PRT2_AMUX
Left_HB25_Enable_Pin__BIE EQU CYREG_PRT2_BIE
Left_HB25_Enable_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Left_HB25_Enable_Pin__BYP EQU CYREG_PRT2_BYP
Left_HB25_Enable_Pin__CTL EQU CYREG_PRT2_CTL
Left_HB25_Enable_Pin__DM0 EQU CYREG_PRT2_DM0
Left_HB25_Enable_Pin__DM1 EQU CYREG_PRT2_DM1
Left_HB25_Enable_Pin__DM2 EQU CYREG_PRT2_DM2
Left_HB25_Enable_Pin__DR EQU CYREG_PRT2_DR
Left_HB25_Enable_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
Left_HB25_Enable_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Left_HB25_Enable_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Left_HB25_Enable_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
Left_HB25_Enable_Pin__MASK EQU 0x01
Left_HB25_Enable_Pin__PORT EQU 2
Left_HB25_Enable_Pin__PRT EQU CYREG_PRT2_PRT
Left_HB25_Enable_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Left_HB25_Enable_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Left_HB25_Enable_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Left_HB25_Enable_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Left_HB25_Enable_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Left_HB25_Enable_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Left_HB25_Enable_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Left_HB25_Enable_Pin__PS EQU CYREG_PRT2_PS
Left_HB25_Enable_Pin__SHIFT EQU 0
Left_HB25_Enable_Pin__SLW EQU CYREG_PRT2_SLW

; Right_HB25_Enable_Pin
Right_HB25_Enable_Pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Right_HB25_Enable_Pin__0__MASK EQU 0x10
Right_HB25_Enable_Pin__0__PC EQU CYREG_PRT2_PC4
Right_HB25_Enable_Pin__0__PORT EQU 2
Right_HB25_Enable_Pin__0__SHIFT EQU 4
Right_HB25_Enable_Pin__AG EQU CYREG_PRT2_AG
Right_HB25_Enable_Pin__AMUX EQU CYREG_PRT2_AMUX
Right_HB25_Enable_Pin__BIE EQU CYREG_PRT2_BIE
Right_HB25_Enable_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Right_HB25_Enable_Pin__BYP EQU CYREG_PRT2_BYP
Right_HB25_Enable_Pin__CTL EQU CYREG_PRT2_CTL
Right_HB25_Enable_Pin__DM0 EQU CYREG_PRT2_DM0
Right_HB25_Enable_Pin__DM1 EQU CYREG_PRT2_DM1
Right_HB25_Enable_Pin__DM2 EQU CYREG_PRT2_DM2
Right_HB25_Enable_Pin__DR EQU CYREG_PRT2_DR
Right_HB25_Enable_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
Right_HB25_Enable_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Right_HB25_Enable_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Right_HB25_Enable_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
Right_HB25_Enable_Pin__MASK EQU 0x10
Right_HB25_Enable_Pin__PORT EQU 2
Right_HB25_Enable_Pin__PRT EQU CYREG_PRT2_PRT
Right_HB25_Enable_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Right_HB25_Enable_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Right_HB25_Enable_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Right_HB25_Enable_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Right_HB25_Enable_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Right_HB25_Enable_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Right_HB25_Enable_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Right_HB25_Enable_Pin__PS EQU CYREG_PRT2_PS
Right_HB25_Enable_Pin__SHIFT EQU 4
Right_HB25_Enable_Pin__SLW EQU CYREG_PRT2_SLW

; Rear_Trigger_Select_Reg
Rear_Trigger_Select_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Rear_Trigger_Select_Reg_Sync_ctrl_reg__0__POS EQU 0
Rear_Trigger_Select_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
Rear_Trigger_Select_Reg_Sync_ctrl_reg__1__POS EQU 1
Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Rear_Trigger_Select_Reg_Sync_ctrl_reg__2__MASK EQU 0x04
Rear_Trigger_Select_Reg_Sync_ctrl_reg__2__POS EQU 2
Rear_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__MASK EQU 0x07
Rear_Trigger_Select_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Rear_Trigger_Select_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; Front_Trigger_Select_Reg
Front_Trigger_Select_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Front_Trigger_Select_Reg_Sync_ctrl_reg__0__POS EQU 0
Front_Trigger_Select_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
Front_Trigger_Select_Reg_Sync_ctrl_reg__1__POS EQU 1
Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Front_Trigger_Select_Reg_Sync_ctrl_reg__2__MASK EQU 0x04
Front_Trigger_Select_Reg_Sync_ctrl_reg__2__POS EQU 2
Front_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__MASK EQU 0x07
Front_Trigger_Select_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Front_Trigger_Select_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E160069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000080FA
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
