Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct 13 16:29:05 2017
| Host         : DESKTOP-OAHKD4V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vga_module_timing_summary_routed.rpt -rpx vga_module_timing_summary_routed.rpx
| Design       : vga_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.558        0.000                      0                  455        0.153        0.000                      0                  455        4.500        0.000                       0                   267  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.558        0.000                      0                  455        0.153        0.000                      0                  455        4.500        0.000                       0                   267  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 CHANGE_BOX_SIZE/current_val_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOX/Letter_loc_x_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.199ns  (logic 4.714ns (51.243%)  route 4.485ns (48.757%))
  Logic Levels:           12  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.624     5.145    CHANGE_BOX_SIZE/CLK
    SLICE_X3Y21          FDCE                                         r  CHANGE_BOX_SIZE/current_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  CHANGE_BOX_SIZE/current_val_reg[1]/Q
                         net (fo=36, routed)          0.854     6.456    BOX/current_val_reg[2][0]
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.580 r  BOX/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.580    BOX/plusOp_carry_i_2_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.932 r  BOX/plusOp_carry/O[3]
                         net (fo=16, routed)          0.838     7.770    BOX/O[3]
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.306     8.076 r  BOX/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.076    BOX/i__carry_i_4__1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.452 r  BOX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.452    BOX/plusOp_inferred__0/i__carry_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.671 r  BOX/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=10, routed)          0.546     9.217    BOX/C[4]
    SLICE_X6Y31          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.718     9.935 r  BOX/plusOp_inferred__1/i__carry__0/O[2]
                         net (fo=3, routed)           0.470    10.405    BOX/plusOp69[7]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.301    10.706 r  BOX/minusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.706    BOX/minusOp_carry__0_i_2_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.107 r  BOX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.107    BOX/minusOp_carry__0_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  BOX/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.541    11.982    BOX/minusOp_carry__1_n_6
    SLICE_X8Y30          LUT2 (Prop_lut2_I1_O)        0.303    12.285 r  BOX/p_1_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.285    BOX/p_1_out_carry__1_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    12.777 f  BOX/p_1_out_carry__1/CO[1]
                         net (fo=2, routed)           0.683    13.460    BOX/p_1_out_carry__1_n_2
    SLICE_X6Y29          LUT5 (Prop_lut5_I4_O)        0.332    13.792 r  BOX/Letter_loc_x[9]_i_1/O
                         net (fo=10, routed)          0.553    14.345    BOX/Letter_loc_x
    SLICE_X6Y29          FDPE                                         r  BOX/Letter_loc_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.506    14.847    BOX/clk_IBUF_BUFG
    SLICE_X6Y29          FDPE                                         r  BOX/Letter_loc_x_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y29          FDPE (Setup_fdpe_C_CE)      -0.169    14.903    BOX/Letter_loc_x_reg[0]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.345    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 CHANGE_BOX_SIZE/current_val_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOX/Letter_loc_x_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.149ns  (logic 4.714ns (51.523%)  route 4.435ns (48.477%))
  Logic Levels:           12  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.624     5.145    CHANGE_BOX_SIZE/CLK
    SLICE_X3Y21          FDCE                                         r  CHANGE_BOX_SIZE/current_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  CHANGE_BOX_SIZE/current_val_reg[1]/Q
                         net (fo=36, routed)          0.854     6.456    BOX/current_val_reg[2][0]
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.580 r  BOX/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.580    BOX/plusOp_carry_i_2_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.932 r  BOX/plusOp_carry/O[3]
                         net (fo=16, routed)          0.838     7.770    BOX/O[3]
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.306     8.076 r  BOX/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.076    BOX/i__carry_i_4__1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.452 r  BOX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.452    BOX/plusOp_inferred__0/i__carry_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.671 r  BOX/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=10, routed)          0.546     9.217    BOX/C[4]
    SLICE_X6Y31          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.718     9.935 r  BOX/plusOp_inferred__1/i__carry__0/O[2]
                         net (fo=3, routed)           0.470    10.405    BOX/plusOp69[7]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.301    10.706 r  BOX/minusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.706    BOX/minusOp_carry__0_i_2_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.107 r  BOX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.107    BOX/minusOp_carry__0_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  BOX/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.541    11.982    BOX/minusOp_carry__1_n_6
    SLICE_X8Y30          LUT2 (Prop_lut2_I1_O)        0.303    12.285 r  BOX/p_1_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.285    BOX/p_1_out_carry__1_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    12.777 f  BOX/p_1_out_carry__1/CO[1]
                         net (fo=2, routed)           0.683    13.460    BOX/p_1_out_carry__1_n_2
    SLICE_X6Y29          LUT5 (Prop_lut5_I4_O)        0.332    13.792 r  BOX/Letter_loc_x[9]_i_1/O
                         net (fo=10, routed)          0.503    14.295    BOX/Letter_loc_x
    SLICE_X5Y29          FDCE                                         r  BOX/Letter_loc_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.506    14.847    BOX/clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  BOX/Letter_loc_x_reg[1]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y29          FDCE (Setup_fdce_C_CE)      -0.205    14.867    BOX/Letter_loc_x_reg[1]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -14.295    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 CHANGE_BOX_SIZE/current_val_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOX/Letter_loc_x_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.149ns  (logic 4.714ns (51.523%)  route 4.435ns (48.477%))
  Logic Levels:           12  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.624     5.145    CHANGE_BOX_SIZE/CLK
    SLICE_X3Y21          FDCE                                         r  CHANGE_BOX_SIZE/current_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  CHANGE_BOX_SIZE/current_val_reg[1]/Q
                         net (fo=36, routed)          0.854     6.456    BOX/current_val_reg[2][0]
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.580 r  BOX/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.580    BOX/plusOp_carry_i_2_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.932 r  BOX/plusOp_carry/O[3]
                         net (fo=16, routed)          0.838     7.770    BOX/O[3]
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.306     8.076 r  BOX/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.076    BOX/i__carry_i_4__1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.452 r  BOX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.452    BOX/plusOp_inferred__0/i__carry_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.671 r  BOX/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=10, routed)          0.546     9.217    BOX/C[4]
    SLICE_X6Y31          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.718     9.935 r  BOX/plusOp_inferred__1/i__carry__0/O[2]
                         net (fo=3, routed)           0.470    10.405    BOX/plusOp69[7]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.301    10.706 r  BOX/minusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.706    BOX/minusOp_carry__0_i_2_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.107 r  BOX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.107    BOX/minusOp_carry__0_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  BOX/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.541    11.982    BOX/minusOp_carry__1_n_6
    SLICE_X8Y30          LUT2 (Prop_lut2_I1_O)        0.303    12.285 r  BOX/p_1_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.285    BOX/p_1_out_carry__1_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    12.777 f  BOX/p_1_out_carry__1/CO[1]
                         net (fo=2, routed)           0.683    13.460    BOX/p_1_out_carry__1_n_2
    SLICE_X6Y29          LUT5 (Prop_lut5_I4_O)        0.332    13.792 r  BOX/Letter_loc_x[9]_i_1/O
                         net (fo=10, routed)          0.503    14.295    BOX/Letter_loc_x
    SLICE_X5Y29          FDPE                                         r  BOX/Letter_loc_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.506    14.847    BOX/clk_IBUF_BUFG
    SLICE_X5Y29          FDPE                                         r  BOX/Letter_loc_x_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y29          FDPE (Setup_fdpe_C_CE)      -0.205    14.867    BOX/Letter_loc_x_reg[2]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -14.295    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 CHANGE_BOX_SIZE/current_val_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOX/Letter_loc_x_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.149ns  (logic 4.714ns (51.523%)  route 4.435ns (48.477%))
  Logic Levels:           12  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.624     5.145    CHANGE_BOX_SIZE/CLK
    SLICE_X3Y21          FDCE                                         r  CHANGE_BOX_SIZE/current_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  CHANGE_BOX_SIZE/current_val_reg[1]/Q
                         net (fo=36, routed)          0.854     6.456    BOX/current_val_reg[2][0]
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.580 r  BOX/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.580    BOX/plusOp_carry_i_2_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.932 r  BOX/plusOp_carry/O[3]
                         net (fo=16, routed)          0.838     7.770    BOX/O[3]
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.306     8.076 r  BOX/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.076    BOX/i__carry_i_4__1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.452 r  BOX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.452    BOX/plusOp_inferred__0/i__carry_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.671 r  BOX/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=10, routed)          0.546     9.217    BOX/C[4]
    SLICE_X6Y31          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.718     9.935 r  BOX/plusOp_inferred__1/i__carry__0/O[2]
                         net (fo=3, routed)           0.470    10.405    BOX/plusOp69[7]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.301    10.706 r  BOX/minusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.706    BOX/minusOp_carry__0_i_2_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.107 r  BOX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.107    BOX/minusOp_carry__0_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  BOX/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.541    11.982    BOX/minusOp_carry__1_n_6
    SLICE_X8Y30          LUT2 (Prop_lut2_I1_O)        0.303    12.285 r  BOX/p_1_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.285    BOX/p_1_out_carry__1_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    12.777 f  BOX/p_1_out_carry__1/CO[1]
                         net (fo=2, routed)           0.683    13.460    BOX/p_1_out_carry__1_n_2
    SLICE_X6Y29          LUT5 (Prop_lut5_I4_O)        0.332    13.792 r  BOX/Letter_loc_x[9]_i_1/O
                         net (fo=10, routed)          0.503    14.295    BOX/Letter_loc_x
    SLICE_X5Y29          FDCE                                         r  BOX/Letter_loc_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.506    14.847    BOX/clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  BOX/Letter_loc_x_reg[3]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y29          FDCE (Setup_fdce_C_CE)      -0.205    14.867    BOX/Letter_loc_x_reg[3]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -14.295    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 CHANGE_BOX_SIZE/current_val_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOX/Letter_loc_x_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.149ns  (logic 4.714ns (51.523%)  route 4.435ns (48.477%))
  Logic Levels:           12  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.624     5.145    CHANGE_BOX_SIZE/CLK
    SLICE_X3Y21          FDCE                                         r  CHANGE_BOX_SIZE/current_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  CHANGE_BOX_SIZE/current_val_reg[1]/Q
                         net (fo=36, routed)          0.854     6.456    BOX/current_val_reg[2][0]
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.580 r  BOX/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.580    BOX/plusOp_carry_i_2_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.932 r  BOX/plusOp_carry/O[3]
                         net (fo=16, routed)          0.838     7.770    BOX/O[3]
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.306     8.076 r  BOX/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.076    BOX/i__carry_i_4__1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.452 r  BOX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.452    BOX/plusOp_inferred__0/i__carry_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.671 r  BOX/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=10, routed)          0.546     9.217    BOX/C[4]
    SLICE_X6Y31          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.718     9.935 r  BOX/plusOp_inferred__1/i__carry__0/O[2]
                         net (fo=3, routed)           0.470    10.405    BOX/plusOp69[7]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.301    10.706 r  BOX/minusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.706    BOX/minusOp_carry__0_i_2_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.107 r  BOX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.107    BOX/minusOp_carry__0_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  BOX/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.541    11.982    BOX/minusOp_carry__1_n_6
    SLICE_X8Y30          LUT2 (Prop_lut2_I1_O)        0.303    12.285 r  BOX/p_1_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.285    BOX/p_1_out_carry__1_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    12.777 f  BOX/p_1_out_carry__1/CO[1]
                         net (fo=2, routed)           0.683    13.460    BOX/p_1_out_carry__1_n_2
    SLICE_X6Y29          LUT5 (Prop_lut5_I4_O)        0.332    13.792 r  BOX/Letter_loc_x[9]_i_1/O
                         net (fo=10, routed)          0.503    14.295    BOX/Letter_loc_x
    SLICE_X5Y29          FDCE                                         r  BOX/Letter_loc_x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.506    14.847    BOX/clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  BOX/Letter_loc_x_reg[4]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y29          FDCE (Setup_fdce_C_CE)      -0.205    14.867    BOX/Letter_loc_x_reg[4]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -14.295    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 CHANGE_BOX_SIZE/current_val_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOX/Letter_loc_x_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 4.714ns (51.559%)  route 4.429ns (48.441%))
  Logic Levels:           12  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.624     5.145    CHANGE_BOX_SIZE/CLK
    SLICE_X3Y21          FDCE                                         r  CHANGE_BOX_SIZE/current_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  CHANGE_BOX_SIZE/current_val_reg[1]/Q
                         net (fo=36, routed)          0.854     6.456    BOX/current_val_reg[2][0]
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.580 r  BOX/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.580    BOX/plusOp_carry_i_2_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.932 r  BOX/plusOp_carry/O[3]
                         net (fo=16, routed)          0.838     7.770    BOX/O[3]
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.306     8.076 r  BOX/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.076    BOX/i__carry_i_4__1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.452 r  BOX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.452    BOX/plusOp_inferred__0/i__carry_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.671 r  BOX/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=10, routed)          0.546     9.217    BOX/C[4]
    SLICE_X6Y31          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.718     9.935 r  BOX/plusOp_inferred__1/i__carry__0/O[2]
                         net (fo=3, routed)           0.470    10.405    BOX/plusOp69[7]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.301    10.706 r  BOX/minusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.706    BOX/minusOp_carry__0_i_2_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.107 r  BOX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.107    BOX/minusOp_carry__0_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  BOX/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.541    11.982    BOX/minusOp_carry__1_n_6
    SLICE_X8Y30          LUT2 (Prop_lut2_I1_O)        0.303    12.285 r  BOX/p_1_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.285    BOX/p_1_out_carry__1_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    12.777 f  BOX/p_1_out_carry__1/CO[1]
                         net (fo=2, routed)           0.683    13.460    BOX/p_1_out_carry__1_n_2
    SLICE_X6Y29          LUT5 (Prop_lut5_I4_O)        0.332    13.792 r  BOX/Letter_loc_x[9]_i_1/O
                         net (fo=10, routed)          0.497    14.288    BOX/Letter_loc_x
    SLICE_X5Y30          FDCE                                         r  BOX/Letter_loc_x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.506    14.847    BOX/clk_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  BOX/Letter_loc_x_reg[5]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y30          FDCE (Setup_fdce_C_CE)      -0.205    14.867    BOX/Letter_loc_x_reg[5]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -14.288    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 CHANGE_BOX_SIZE/current_val_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOX/Letter_loc_x_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 4.714ns (51.559%)  route 4.429ns (48.441%))
  Logic Levels:           12  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.624     5.145    CHANGE_BOX_SIZE/CLK
    SLICE_X3Y21          FDCE                                         r  CHANGE_BOX_SIZE/current_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  CHANGE_BOX_SIZE/current_val_reg[1]/Q
                         net (fo=36, routed)          0.854     6.456    BOX/current_val_reg[2][0]
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.580 r  BOX/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.580    BOX/plusOp_carry_i_2_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.932 r  BOX/plusOp_carry/O[3]
                         net (fo=16, routed)          0.838     7.770    BOX/O[3]
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.306     8.076 r  BOX/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.076    BOX/i__carry_i_4__1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.452 r  BOX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.452    BOX/plusOp_inferred__0/i__carry_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.671 r  BOX/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=10, routed)          0.546     9.217    BOX/C[4]
    SLICE_X6Y31          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.718     9.935 r  BOX/plusOp_inferred__1/i__carry__0/O[2]
                         net (fo=3, routed)           0.470    10.405    BOX/plusOp69[7]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.301    10.706 r  BOX/minusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.706    BOX/minusOp_carry__0_i_2_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.107 r  BOX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.107    BOX/minusOp_carry__0_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  BOX/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.541    11.982    BOX/minusOp_carry__1_n_6
    SLICE_X8Y30          LUT2 (Prop_lut2_I1_O)        0.303    12.285 r  BOX/p_1_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.285    BOX/p_1_out_carry__1_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    12.777 f  BOX/p_1_out_carry__1/CO[1]
                         net (fo=2, routed)           0.683    13.460    BOX/p_1_out_carry__1_n_2
    SLICE_X6Y29          LUT5 (Prop_lut5_I4_O)        0.332    13.792 r  BOX/Letter_loc_x[9]_i_1/O
                         net (fo=10, routed)          0.497    14.288    BOX/Letter_loc_x
    SLICE_X5Y30          FDPE                                         r  BOX/Letter_loc_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.506    14.847    BOX/clk_IBUF_BUFG
    SLICE_X5Y30          FDPE                                         r  BOX/Letter_loc_x_reg[6]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y30          FDPE (Setup_fdpe_C_CE)      -0.205    14.867    BOX/Letter_loc_x_reg[6]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -14.288    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 CHANGE_BOX_SIZE/current_val_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOX/Letter_loc_x_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 4.714ns (51.559%)  route 4.429ns (48.441%))
  Logic Levels:           12  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.624     5.145    CHANGE_BOX_SIZE/CLK
    SLICE_X3Y21          FDCE                                         r  CHANGE_BOX_SIZE/current_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  CHANGE_BOX_SIZE/current_val_reg[1]/Q
                         net (fo=36, routed)          0.854     6.456    BOX/current_val_reg[2][0]
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.580 r  BOX/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.580    BOX/plusOp_carry_i_2_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.932 r  BOX/plusOp_carry/O[3]
                         net (fo=16, routed)          0.838     7.770    BOX/O[3]
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.306     8.076 r  BOX/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.076    BOX/i__carry_i_4__1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.452 r  BOX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.452    BOX/plusOp_inferred__0/i__carry_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.671 r  BOX/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=10, routed)          0.546     9.217    BOX/C[4]
    SLICE_X6Y31          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.718     9.935 r  BOX/plusOp_inferred__1/i__carry__0/O[2]
                         net (fo=3, routed)           0.470    10.405    BOX/plusOp69[7]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.301    10.706 r  BOX/minusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.706    BOX/minusOp_carry__0_i_2_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.107 r  BOX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.107    BOX/minusOp_carry__0_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  BOX/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.541    11.982    BOX/minusOp_carry__1_n_6
    SLICE_X8Y30          LUT2 (Prop_lut2_I1_O)        0.303    12.285 r  BOX/p_1_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.285    BOX/p_1_out_carry__1_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    12.777 f  BOX/p_1_out_carry__1/CO[1]
                         net (fo=2, routed)           0.683    13.460    BOX/p_1_out_carry__1_n_2
    SLICE_X6Y29          LUT5 (Prop_lut5_I4_O)        0.332    13.792 r  BOX/Letter_loc_x[9]_i_1/O
                         net (fo=10, routed)          0.497    14.288    BOX/Letter_loc_x
    SLICE_X5Y30          FDPE                                         r  BOX/Letter_loc_x_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.506    14.847    BOX/clk_IBUF_BUFG
    SLICE_X5Y30          FDPE                                         r  BOX/Letter_loc_x_reg[7]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y30          FDPE (Setup_fdpe_C_CE)      -0.205    14.867    BOX/Letter_loc_x_reg[7]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -14.288    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 CHANGE_BOX_SIZE/current_val_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOX/Letter_loc_x_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 4.714ns (51.559%)  route 4.429ns (48.441%))
  Logic Levels:           12  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.624     5.145    CHANGE_BOX_SIZE/CLK
    SLICE_X3Y21          FDCE                                         r  CHANGE_BOX_SIZE/current_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  CHANGE_BOX_SIZE/current_val_reg[1]/Q
                         net (fo=36, routed)          0.854     6.456    BOX/current_val_reg[2][0]
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.580 r  BOX/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.580    BOX/plusOp_carry_i_2_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.932 r  BOX/plusOp_carry/O[3]
                         net (fo=16, routed)          0.838     7.770    BOX/O[3]
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.306     8.076 r  BOX/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.076    BOX/i__carry_i_4__1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.452 r  BOX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.452    BOX/plusOp_inferred__0/i__carry_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.671 r  BOX/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=10, routed)          0.546     9.217    BOX/C[4]
    SLICE_X6Y31          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.718     9.935 r  BOX/plusOp_inferred__1/i__carry__0/O[2]
                         net (fo=3, routed)           0.470    10.405    BOX/plusOp69[7]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.301    10.706 r  BOX/minusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.706    BOX/minusOp_carry__0_i_2_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.107 r  BOX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.107    BOX/minusOp_carry__0_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  BOX/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.541    11.982    BOX/minusOp_carry__1_n_6
    SLICE_X8Y30          LUT2 (Prop_lut2_I1_O)        0.303    12.285 r  BOX/p_1_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.285    BOX/p_1_out_carry__1_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    12.777 f  BOX/p_1_out_carry__1/CO[1]
                         net (fo=2, routed)           0.683    13.460    BOX/p_1_out_carry__1_n_2
    SLICE_X6Y29          LUT5 (Prop_lut5_I4_O)        0.332    13.792 r  BOX/Letter_loc_x[9]_i_1/O
                         net (fo=10, routed)          0.497    14.288    BOX/Letter_loc_x
    SLICE_X5Y30          FDPE                                         r  BOX/Letter_loc_x_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.506    14.847    BOX/clk_IBUF_BUFG
    SLICE_X5Y30          FDPE                                         r  BOX/Letter_loc_x_reg[8]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y30          FDPE (Setup_fdpe_C_CE)      -0.205    14.867    BOX/Letter_loc_x_reg[8]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -14.288    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 CHANGE_BOX_SIZE/current_val_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOX/Letter_loc_x_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 4.714ns (51.602%)  route 4.421ns (48.398%))
  Logic Levels:           12  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.624     5.145    CHANGE_BOX_SIZE/CLK
    SLICE_X3Y21          FDCE                                         r  CHANGE_BOX_SIZE/current_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  CHANGE_BOX_SIZE/current_val_reg[1]/Q
                         net (fo=36, routed)          0.854     6.456    BOX/current_val_reg[2][0]
    SLICE_X3Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.580 r  BOX/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     6.580    BOX/plusOp_carry_i_2_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     6.932 r  BOX/plusOp_carry/O[3]
                         net (fo=16, routed)          0.838     7.770    BOX/O[3]
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.306     8.076 r  BOX/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     8.076    BOX/i__carry_i_4__1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.452 r  BOX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.452    BOX/plusOp_inferred__0/i__carry_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.671 r  BOX/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=10, routed)          0.546     9.217    BOX/C[4]
    SLICE_X6Y31          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.718     9.935 r  BOX/plusOp_inferred__1/i__carry__0/O[2]
                         net (fo=3, routed)           0.470    10.405    BOX/plusOp69[7]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.301    10.706 r  BOX/minusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.706    BOX/minusOp_carry__0_i_2_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.107 r  BOX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.107    BOX/minusOp_carry__0_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.441 r  BOX/minusOp_carry__1/O[1]
                         net (fo=1, routed)           0.541    11.982    BOX/minusOp_carry__1_n_6
    SLICE_X8Y30          LUT2 (Prop_lut2_I1_O)        0.303    12.285 r  BOX/p_1_out_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.285    BOX/p_1_out_carry__1_i_1_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    12.777 f  BOX/p_1_out_carry__1/CO[1]
                         net (fo=2, routed)           0.683    13.460    BOX/p_1_out_carry__1_n_2
    SLICE_X6Y29          LUT5 (Prop_lut5_I4_O)        0.332    13.792 r  BOX/Letter_loc_x[9]_i_1/O
                         net (fo=10, routed)          0.489    14.281    BOX/Letter_loc_x
    SLICE_X5Y31          FDCE                                         r  BOX/Letter_loc_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.507    14.848    BOX/clk_IBUF_BUFG
    SLICE_X5Y31          FDCE                                         r  BOX/Letter_loc_x_reg[9]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X5Y31          FDCE (Setup_fdce_C_CE)      -0.205    14.868    BOX/Letter_loc_x_reg[9]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -14.281    
  -------------------------------------------------------------------
                         slack                                  0.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 BOX/redraw_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOX/redraw_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.562     1.445    BOX/clk_IBUF_BUFG
    SLICE_X11Y13         FDCE                                         r  BOX/redraw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  BOX/redraw_reg[0]/Q
                         net (fo=7, routed)           0.100     1.686    BOX/redraw[0]
    SLICE_X10Y13         LUT6 (Prop_lut6_I1_O)        0.045     1.731 r  BOX/redraw[5]_i_1/O
                         net (fo=1, routed)           0.000     1.731    BOX/redraw[5]_i_1_n_0
    SLICE_X10Y13         FDCE                                         r  BOX/redraw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.831     1.958    BOX/clk_IBUF_BUFG
    SLICE_X10Y13         FDCE                                         r  BOX/redraw_reg[5]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X10Y13         FDCE (Hold_fdce_C_D)         0.120     1.578    BOX/redraw_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 DEB_Sw5/asynch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB_Sw5/synch_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.006%)  route 0.109ns (36.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.589     1.472    DEB_Sw5/CLK
    SLICE_X1Y17          FDRE                                         r  DEB_Sw5/asynch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  DEB_Sw5/asynch_reg[1]/Q
                         net (fo=2, routed)           0.109     1.722    DEB_Sw5/p_0_in2_in
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  DEB_Sw5/synch_debounced_i_1__4/O
                         net (fo=1, routed)           0.000     1.767    DEB_Sw5/synch_debounced_i_1__4_n_0
    SLICE_X2Y17          FDRE                                         r  DEB_Sw5/synch_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.858     1.985    DEB_Sw5/CLK
    SLICE_X2Y17          FDRE                                         r  DEB_Sw5/synch_debounced_reg/C
                         clock pessimism             -0.499     1.486    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.121     1.607    DEB_Sw5/synch_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 DEB_But2/asynch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB_But2/asynch_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.107%)  route 0.135ns (48.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.475    DEB_But2/CLK
    SLICE_X0Y12          FDRE                                         r  DEB_But2/asynch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  DEB_But2/asynch_reg[0]/Q
                         net (fo=2, routed)           0.135     1.751    DEB_But2/p_0_in[1]
    SLICE_X4Y12          FDRE                                         r  DEB_But2/asynch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.860     1.987    DEB_But2/CLK
    SLICE_X4Y12          FDRE                                         r  DEB_But2/asynch_reg[1]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.070     1.579    DEB_But2/asynch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 DEB_Sw12/asynch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB_Sw12/synch_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.666%)  route 0.119ns (36.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.564     1.447    DEB_Sw12/CLK
    SLICE_X8Y38          FDRE                                         r  DEB_Sw12/asynch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  DEB_Sw12/asynch_reg[1]/Q
                         net (fo=2, routed)           0.119     1.730    DEB_Sw12/p_0_in2_in
    SLICE_X8Y37          LUT6 (Prop_lut6_I0_O)        0.045     1.775 r  DEB_Sw12/synch_debounced_i_1__11/O
                         net (fo=1, routed)           0.000     1.775    DEB_Sw12/synch_debounced_i_1__11_n_0
    SLICE_X8Y37          FDRE                                         r  DEB_Sw12/synch_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.832     1.959    DEB_Sw12/CLK
    SLICE_X8Y37          FDRE                                         r  DEB_Sw12/synch_debounced_reg/C
                         clock pessimism             -0.498     1.461    
    SLICE_X8Y37          FDRE (Hold_fdre_C_D)         0.121     1.582    DEB_Sw12/synch_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 DEB_Sw9/asynch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB_Sw9/synch_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.575%)  route 0.120ns (36.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.563     1.446    DEB_Sw9/CLK
    SLICE_X10Y37         FDRE                                         r  DEB_Sw9/asynch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  DEB_Sw9/asynch_reg[1]/Q
                         net (fo=2, routed)           0.120     1.730    DEB_Sw9/p_0_in2_in
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.045     1.775 r  DEB_Sw9/synch_debounced_i_1__8/O
                         net (fo=1, routed)           0.000     1.775    DEB_Sw9/synch_debounced_i_1__8_n_0
    SLICE_X9Y37          FDRE                                         r  DEB_Sw9/synch_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.832     1.959    DEB_Sw9/CLK
    SLICE_X9Y37          FDRE                                         r  DEB_Sw9/synch_debounced_reg/C
                         clock pessimism             -0.478     1.481    
    SLICE_X9Y37          FDRE (Hold_fdre_C_D)         0.092     1.573    DEB_Sw9/synch_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 DIVIDER/megaHzClock_25MHz/current_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/megaHzClock_25MHz/i_zero_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.591     1.474    DIVIDER/megaHzClock_25MHz/CLK
    SLICE_X7Y11          FDPE                                         r  DIVIDER/megaHzClock_25MHz/current_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDPE (Prop_fdpe_C_Q)         0.128     1.602 f  DIVIDER/megaHzClock_25MHz/current_count_reg[1]/Q
                         net (fo=2, routed)           0.068     1.670    DIVIDER/megaHzClock_25MHz/current_count[1]
    SLICE_X7Y11          LUT2 (Prop_lut2_I0_O)        0.099     1.769 r  DIVIDER/megaHzClock_25MHz/i_zero_i_1__1/O
                         net (fo=1, routed)           0.000     1.769    DIVIDER/megaHzClock_25MHz/eqOp
    SLICE_X7Y11          FDCE                                         r  DIVIDER/megaHzClock_25MHz/i_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.862     1.989    DIVIDER/megaHzClock_25MHz/CLK
    SLICE_X7Y11          FDCE                                         r  DIVIDER/megaHzClock_25MHz/i_zero_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X7Y11          FDCE (Hold_fdce_C_D)         0.092     1.566    DIVIDER/megaHzClock_25MHz/i_zero_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 VGA_SYNC/current_ver_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_SYNC/current_ver_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.049%)  route 0.151ns (41.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.561     1.444    VGA_SYNC/CLK
    SLICE_X10Y16         FDCE                                         r  VGA_SYNC/current_ver_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  VGA_SYNC/current_ver_pos_reg[6]/Q
                         net (fo=14, routed)          0.151     1.759    VGA_SYNC/current_ver_pos_reg__0[6]
    SLICE_X8Y16          LUT6 (Prop_lut6_I4_O)        0.045     1.804 r  VGA_SYNC/current_ver_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     1.804    VGA_SYNC/p_0_in__0[8]
    SLICE_X8Y16          FDCE                                         r  VGA_SYNC/current_ver_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.829     1.956    VGA_SYNC/CLK
    SLICE_X8Y16          FDCE                                         r  VGA_SYNC/current_ver_pos_reg[8]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X8Y16          FDCE (Hold_fdce_C_D)         0.120     1.598    VGA_SYNC/current_ver_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 DEB_Sw7/asynch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB_Sw7/synch_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.209ns (66.942%)  route 0.103ns (33.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.585     1.468    DEB_Sw7/CLK
    SLICE_X2Y21          FDRE                                         r  DEB_Sw7/asynch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  DEB_Sw7/asynch_reg[1]/Q
                         net (fo=2, routed)           0.103     1.735    DEB_Sw7/p_0_in2_in
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.045     1.780 r  DEB_Sw7/synch_debounced_i_1__6/O
                         net (fo=1, routed)           0.000     1.780    DEB_Sw7/synch_debounced_i_1__6_n_0
    SLICE_X1Y21          FDRE                                         r  DEB_Sw7/synch_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.854     1.981    DEB_Sw7/CLK
    SLICE_X1Y21          FDRE                                         r  DEB_Sw7/synch_debounced_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.092     1.574    DEB_Sw7/synch_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 BOX/redraw_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOX/redraw_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.538%)  route 0.105ns (33.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.562     1.445    BOX/clk_IBUF_BUFG
    SLICE_X10Y13         FDCE                                         r  BOX/redraw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  BOX/redraw_reg[5]/Q
                         net (fo=4, routed)           0.105     1.714    BOX/redraw[5]
    SLICE_X11Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.759 r  BOX/redraw[4]_i_1/O
                         net (fo=1, routed)           0.000     1.759    BOX/redraw[4]_i_1_n_0
    SLICE_X11Y13         FDCE                                         r  BOX/redraw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.831     1.958    BOX/clk_IBUF_BUFG
    SLICE_X11Y13         FDCE                                         r  BOX/redraw_reg[4]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X11Y13         FDCE (Hold_fdce_C_D)         0.092     1.550    BOX/redraw_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 VGA_SYNC/current_ver_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_SYNC/current_ver_pos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.543%)  route 0.088ns (26.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.562     1.445    VGA_SYNC/CLK
    SLICE_X10Y15         FDCE                                         r  VGA_SYNC/current_ver_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  VGA_SYNC/current_ver_pos_reg[3]/Q
                         net (fo=11, routed)          0.088     1.682    VGA_SYNC/current_ver_pos_reg__0[3]
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.098     1.780 r  VGA_SYNC/current_ver_pos[4]_i_1/O
                         net (fo=1, routed)           0.000     1.780    VGA_SYNC/p_0_in__0[4]
    SLICE_X10Y15         FDCE                                         r  VGA_SYNC/current_ver_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.830     1.957    VGA_SYNC/CLK
    SLICE_X10Y15         FDCE                                         r  VGA_SYNC/current_ver_pos_reg[4]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.121     1.566    VGA_SYNC/current_ver_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29    BOX/Letter_loc_x_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y29    BOX/Letter_loc_x_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y29    BOX/Letter_loc_x_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y29    BOX/Letter_loc_x_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y29    BOX/Letter_loc_x_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    BOX/Letter_loc_x_reg[5]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    BOX/Letter_loc_x_reg[6]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    BOX/Letter_loc_x_reg[7]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    BOX/Letter_loc_x_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   DEB_Sw9/asynch_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   DEB_Sw9/asynch_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y37    DEB_Sw9/synch_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y37    DEB_Sw9/synch_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y37    DEB_Sw9/synch_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y37    DEB_Sw9/synch_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y37    DEB_Sw9/synch_debounced_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    DEB_Sw10/asynch_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    DEB_Sw12/asynch_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    DEB_Sw12/synch_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    BOX/letter_move_dir_x_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20    BOX/letter_move_dir_y_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    CHANGE_BOX_SIZE/current_val_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    CHANGE_BOX_SIZE/current_val_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    STRIPES_DFF/count_pixels_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    STRIPES_DFF/count_pixels_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    STRIPES_DFF/count_pixels_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    STRIPES_DFF/count_pixels_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    STRIPES_DFF/count_pixels_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    VGA_SYNC/current_hor_pos_reg[9]/C



