static inline void F_1 ( T_1 * V_1 , T_1 V_2 )\r\n{\r\n* V_1 = V_2 ;\r\nF_2 ( ( V_3 ) V_1 , ( V_3 ) V_1 + 4 ) ;\r\n}\r\nstatic void F_3 ( T_1 * V_1 , long V_4 , T_1 V_5 )\r\n{\r\n#ifdef F_4\r\nF_1 ( V_1 , V_6 | V_5 | ( V_4 & 0x0000fffc ) ) ;\r\n#else\r\nF_1 ( V_1 , V_7 | V_5 | ( V_4 & 0x0000fffc ) ) ;\r\n#endif\r\n}\r\nstatic void F_5 ( T_1 * V_1 , long V_4 , T_1 V_5 )\r\n{\r\n#ifdef F_4\r\nF_1 ( V_1 , V_6 | V_5 | ( V_4 & 0x0000fffc ) ) ;\r\n#else\r\nF_1 ( V_1 , V_7 | V_5 | ( ( V_4 + 4 ) & 0x0000fffc ) ) ;\r\n#endif\r\n}\r\nstatic void F_6 ( T_1 * V_1 , long V_4 , T_1 V_5 )\r\n{\r\nF_1 ( V_1 , V_7 | V_5 | ( V_4 & 0x0000ffff ) ) ;\r\n}\r\nstatic void F_7 ( T_1 * V_1 , long V_4 , T_1 V_5 )\r\n{\r\n#ifdef F_4\r\nF_1 ( V_1 , V_8 | V_5 | ( V_4 & 0x0000fffc ) ) ;\r\n#else\r\nF_1 ( V_1 , V_9 | V_5 | ( ( V_4 + 4 ) & 0x0000fffc ) ) ;\r\n#endif\r\n}\r\nstatic void F_8 ( T_1 * V_1 , long V_4 , T_1 V_5 )\r\n{\r\nF_1 ( V_1 , V_9 | V_5 | ( V_4 & 0x0000fffc ) ) ;\r\n}\r\nstatic void F_9 ( T_1 * V_1 )\r\n{\r\nF_1 ( V_1 , V_10 ) ;\r\n}\r\nstatic void F_10 ( T_1 * V_1 , int V_4 )\r\n{\r\n#if F_11 ( V_11 ) && F_11 ( V_12 )\r\nif ( ( V_3 ) V_1 < ( V_3 ) & V_13 )\r\nreturn;\r\n#endif\r\nF_1 ( V_1 , V_14 | ( V_4 & V_15 ) ) ;\r\n}\r\nstatic T_1 * F_12 ( int V_16 )\r\n{\r\nT_1 * V_17 ;\r\nif ( ( V_18 + V_16 ) > F_13 ( V_19 ) ) {\r\nF_14 ( V_20 L_1 ,\r\nV_18 , V_16 ) ;\r\nV_21 = false ;\r\nreturn NULL ;\r\n}\r\nV_17 = ( void * ) & V_19 [ V_18 ] ;\r\nV_18 += V_16 ;\r\nreturn V_17 ;\r\n}\r\nstatic void F_15 ( T_1 * V_1 , T_1 V_5 )\r\n{\r\nT_1 * V_17 ;\r\nint V_22 ;\r\nint V_23 ;\r\nV_3 V_24 ;\r\nV_17 = F_12 ( V_25 * 4 ) ;\r\nif ( ! V_17 )\r\nreturn;\r\nV_22 = ( V_3 ) V_17 - ( V_3 ) V_1 ;\r\nV_24 = ( ( V_3 ) V_1 + 4 ) ;\r\nV_23 = V_24 - ( V_3 ) & V_17 [ V_26 ] ;\r\nif ( V_22 > V_27 ) {\r\nV_21 = false ;\r\nreturn;\r\n}\r\nmemcpy ( V_17 , V_28 , V_25 * 4 ) ;\r\nV_17 [ V_26 ] |= V_23 & V_15 ;\r\nswitch ( F_16 ( V_5 ) ) {\r\ncase 30 :\r\nF_3 ( & V_17 [ V_29 ] ,\r\nF_17 ( V_30 ) , V_31 ) ;\r\nbreak;\r\ncase 31 :\r\nF_3 ( & V_17 [ V_29 ] ,\r\nF_17 ( V_32 ) , V_31 ) ;\r\nbreak;\r\ndefault:\r\nV_17 [ V_29 ] |= V_5 ;\r\nbreak;\r\n}\r\nV_17 [ V_33 ] = * V_1 ;\r\nF_2 ( ( V_3 ) V_17 , ( V_3 ) V_17 + V_25 * 4 ) ;\r\nF_10 ( V_1 , V_22 ) ;\r\n}\r\nstatic void F_18 ( T_1 * V_1 , T_1 V_5 )\r\n{\r\nT_1 * V_17 ;\r\nint V_22 ;\r\nint V_23 ;\r\nV_3 V_24 ;\r\nV_17 = F_12 ( V_34 * 4 ) ;\r\nif ( ! V_17 )\r\nreturn;\r\nV_22 = ( V_3 ) V_17 - ( V_3 ) V_1 ;\r\nV_24 = ( ( V_3 ) V_1 + 4 ) ;\r\nV_23 = V_24 - ( V_3 ) & V_17 [ V_35 ] ;\r\nif ( V_22 > V_27 ) {\r\nV_21 = false ;\r\nreturn;\r\n}\r\nmemcpy ( V_17 , V_36 , V_34 * 4 ) ;\r\nV_17 [ V_35 ] |= V_23 & V_15 ;\r\nswitch ( F_16 ( V_5 ) ) {\r\ncase 30 :\r\nF_3 ( & V_17 [ V_37 ] ,\r\nF_17 ( V_30 ) , V_31 ) ;\r\nF_3 ( & V_17 [ V_38 ] ,\r\nF_17 ( V_30 ) , V_31 ) ;\r\nbreak;\r\ncase 31 :\r\nF_3 ( & V_17 [ V_37 ] ,\r\nF_17 ( V_32 ) , V_31 ) ;\r\nF_3 ( & V_17 [ V_38 ] ,\r\nF_17 ( V_32 ) , V_31 ) ;\r\nbreak;\r\ndefault:\r\nV_17 [ V_37 ] |= V_5 ;\r\nV_17 [ V_38 ] |= V_5 ;\r\nbreak;\r\n}\r\nV_17 [ V_39 ] = * V_1 ;\r\nF_2 ( ( V_3 ) V_17 , ( V_3 ) V_17 + V_34 * 4 ) ;\r\nF_10 ( V_1 , V_22 ) ;\r\n}\r\nstatic void F_19 ( T_1 * V_1 )\r\n{\r\nT_1 * V_17 ;\r\nint V_22 ;\r\nint V_23 ;\r\nV_3 V_24 ;\r\nV_17 = F_12 ( V_40 * 4 ) ;\r\nif ( ! V_17 )\r\nreturn;\r\nV_22 = ( V_3 ) V_17 - ( V_3 ) V_1 ;\r\nV_24 = ( ( V_3 ) V_1 + 4 ) ;\r\nV_23 = V_24 - ( V_3 ) & V_17 [ V_41 ] ;\r\nif ( V_22 > V_27 ) {\r\nV_21 = false ;\r\nreturn;\r\n}\r\nmemcpy ( V_17 , V_42 , V_40 * 4 ) ;\r\nV_17 [ V_41 ] |= V_23 & V_15 ;\r\nV_17 [ V_43 ] |= ( * V_1 & V_44 ) ;\r\nF_2 ( ( V_3 ) V_17 , ( V_3 ) V_17 + V_40 * 4 ) ;\r\nF_10 ( V_1 , V_22 ) ;\r\n}\r\nstatic void F_20 ( T_1 * V_1 , T_1 V_5 , T_1 V_45 )\r\n{\r\nT_1 * V_17 ;\r\nint V_22 ;\r\nint V_23 ;\r\nV_3 V_24 ;\r\nV_17 = F_12 ( V_46 * 4 ) ;\r\nif ( ! V_17 )\r\nreturn;\r\nV_22 = ( V_3 ) V_17 - ( V_3 ) V_1 ;\r\nV_24 = ( ( V_3 ) V_1 + 4 ) ;\r\nV_23 = V_24 - ( V_3 ) & V_17 [ V_47 ] ;\r\nif ( V_22 > V_27 ) {\r\nV_21 = false ;\r\nreturn;\r\n}\r\nmemcpy ( V_17 , V_48 , V_46 * 4 ) ;\r\nV_17 [ V_47 ] |= V_23 & V_15 ;\r\nV_17 [ V_49 ] |= ( V_45 << 10 ) ;\r\nV_17 [ V_50 ] |= V_5 ;\r\nV_17 [ V_51 ] = * V_1 ;\r\nF_2 ( ( V_3 ) V_17 , ( V_3 ) V_17 + V_46 * 4 ) ;\r\nF_10 ( V_1 , V_22 ) ;\r\n}\r\nstatic void F_21 ( void * V_52 )\r\n{\r\nT_1 * V_53 = V_52 ;\r\nV_3 V_54 [ 8 ] ;\r\nV_3 V_55 [ 8 ] ;\r\nV_54 [ 0 ] = V_56 ;\r\nV_54 [ 1 ] = V_56 ;\r\nF_22 ( V_54 , V_55 , V_57 | V_58 ) ;\r\n* V_53 = V_55 [ 0 ] ;\r\n}\r\nstatic void F_23 ( T_1 * V_1 , T_1 V_53 )\r\n{\r\nT_1 V_59 = * V_1 ;\r\nT_1 V_60 = V_59 & ~ V_61 ;\r\nT_1 V_62 = V_59 & V_61 ;\r\nswitch ( V_60 ) {\r\ncase V_63 :\r\nF_5 ( V_1 , F_17 ( V_64 ) , V_62 ) ;\r\nbreak;\r\ncase V_65 :\r\nF_5 ( V_1 , F_17 ( V_66 ) , V_62 ) ;\r\nbreak;\r\ncase V_67 :\r\nF_5 ( V_1 , F_17 ( V_68 ) , V_62 ) ;\r\nbreak;\r\ncase V_69 :\r\nF_5 ( V_1 , F_17 ( V_70 ) , V_62 ) ;\r\nbreak;\r\ncase V_71 :\r\nF_5 ( V_1 , F_17 ( V_72 ) , V_62 ) ;\r\nbreak;\r\ncase V_73 :\r\nF_5 ( V_1 , F_17 ( V_74 ) , V_62 ) ;\r\nbreak;\r\ncase V_75 :\r\nF_5 ( V_1 , F_17 ( V_76 ) , V_62 ) ;\r\nbreak;\r\ncase V_77 :\r\nF_5 ( V_1 , F_17 ( V_78 ) , V_62 ) ;\r\nbreak;\r\ncase V_79 :\r\nF_6 ( V_1 , F_17 ( V_80 ) , V_62 ) ;\r\nbreak;\r\ncase V_81 :\r\nF_7 ( V_1 , F_17 ( V_66 ) , V_62 ) ;\r\nbreak;\r\ncase V_82 :\r\nF_7 ( V_1 , F_17 ( V_68 ) , V_62 ) ;\r\nbreak;\r\ncase V_83 :\r\nF_7 ( V_1 , F_17 ( V_70 ) , V_62 ) ;\r\nbreak;\r\ncase V_84 :\r\nF_7 ( V_1 , F_17 ( V_72 ) , V_62 ) ;\r\nbreak;\r\ncase V_85 :\r\nF_7 ( V_1 , F_17 ( V_74 ) , V_62 ) ;\r\nbreak;\r\ncase V_86 :\r\nF_7 ( V_1 , F_17 ( V_76 ) , V_62 ) ;\r\nbreak;\r\ncase V_87 :\r\nF_7 ( V_1 , F_17 ( V_78 ) , V_62 ) ;\r\nbreak;\r\ncase V_88 :\r\nF_8 ( V_1 , F_17 ( V_80 ) , V_62 ) ;\r\nbreak;\r\ncase V_89 :\r\nF_9 ( V_1 ) ;\r\nbreak;\r\ncase V_90 :\r\nF_15 ( V_1 , V_62 ) ;\r\nbreak;\r\ncase V_91 :\r\ncase V_92 :\r\nF_18 ( V_1 , V_62 ) ;\r\nbreak;\r\n}\r\nswitch ( V_60 & ~ V_93 ) {\r\n#ifdef F_24\r\ncase V_94 :\r\nif ( V_53 & V_95 ) {\r\nT_1 V_96 = V_59 & V_93 ;\r\nF_20 ( V_1 , V_62 , V_96 ) ;\r\n}\r\nbreak;\r\nbreak;\r\n#endif\r\n}\r\nswitch ( V_59 ) {\r\n#ifdef F_25\r\ncase V_97 :\r\ncase V_98 :\r\nF_19 ( V_1 ) ;\r\nbreak;\r\n#endif\r\n}\r\n}\r\nstatic void F_26 ( void )\r\n{\r\nT_1 * V_17 ;\r\nT_1 * V_99 , * V_100 ;\r\nT_1 V_101 ;\r\nT_1 V_53 ;\r\nF_27 ( F_21 , & V_53 , 1 ) ;\r\nif ( F_28 ( V_101 , ( T_1 * ) V_56 ) ) {\r\nV_21 = false ;\r\nreturn;\r\n}\r\nV_99 = ( void * ) V_102 ;\r\nV_100 = ( void * ) V_103 ;\r\nfor ( V_17 = V_99 ; V_17 < V_100 ; V_17 ++ )\r\nF_23 ( V_17 , V_53 ) ;\r\nF_14 ( V_104 L_2 ,\r\nV_21 ? L_3 : L_4 ) ;\r\n}\r\nunsigned long F_22 ( unsigned long * V_54 ,\r\nunsigned long * V_55 ,\r\nunsigned long V_105 )\r\n{\r\nunsigned long register T_2 V_106 ( L_5 ) ;\r\nunsigned long register T_3 V_106 ( L_6 ) = V_54 [ 0 ] ;\r\nunsigned long register T_4 V_106 ( L_7 ) = V_54 [ 1 ] ;\r\nunsigned long register T_5 V_106 ( L_8 ) = V_54 [ 2 ] ;\r\nunsigned long register T_6 V_106 ( L_9 ) = V_54 [ 3 ] ;\r\nunsigned long register T_7 V_106 ( L_10 ) = V_54 [ 4 ] ;\r\nunsigned long register T_8 V_106 ( L_11 ) = V_54 [ 5 ] ;\r\nunsigned long register T_9 V_106 ( L_12 ) = V_54 [ 6 ] ;\r\nunsigned long register T_10 V_106 ( L_13 ) = V_54 [ 7 ] ;\r\nunsigned long register T_11 V_106 ( L_14 ) = V_105 ;\r\nunsigned long register T_12 V_106 ( L_15 ) ;\r\nasm volatile("bl kvm_hypercall_start"\r\n: "=r"(r0), "=r"(r3), "=r"(r4), "=r"(r5), "=r"(r6),\r\n"=r"(r7), "=r"(r8), "=r"(r9), "=r"(r10), "=r"(r11),\r\n"=r"(r12)\r\n: "r"(r3), "r"(r4), "r"(r5), "r"(r6), "r"(r7), "r"(r8),\r\n"r"(r9), "r"(r10), "r"(r11)\r\n: "memory", "cc", "xer", "ctr", "lr");\r\nV_55 [ 0 ] = T_4 ;\r\nV_55 [ 1 ] = T_5 ;\r\nV_55 [ 2 ] = T_6 ;\r\nV_55 [ 3 ] = T_7 ;\r\nV_55 [ 4 ] = T_8 ;\r\nV_55 [ 5 ] = T_9 ;\r\nV_55 [ 6 ] = T_10 ;\r\nV_55 [ 7 ] = T_11 ;\r\nreturn T_3 ;\r\n}\r\nstatic int F_29 ( void )\r\n{\r\nextern T_1 V_107 ;\r\nstruct V_108 * V_109 ;\r\nT_1 * V_110 ;\r\nint V_16 , V_111 ;\r\nV_109 = F_30 ( L_16 ) ;\r\nif ( ! V_109 )\r\nreturn - 1 ;\r\nV_110 = ( T_1 * ) F_31 ( V_109 , L_17 , & V_16 ) ;\r\nif ( V_16 % 4 )\r\nreturn - 1 ;\r\nif ( V_16 > ( 4 * 4 ) )\r\nreturn - 1 ;\r\nfor ( V_111 = 0 ; V_111 < ( V_16 / 4 ) ; V_111 ++ )\r\nF_1 ( & ( & V_107 ) [ V_111 ] , V_110 [ V_111 ] ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_13 void F_32 ( void )\r\n{\r\nunsigned long V_99 , V_100 ;\r\nV_99 = ( V_3 ) & V_19 [ V_18 + ( V_112 - 1 ) ] & V_113 ;\r\nV_100 = ( V_3 ) & V_19 [ F_13 ( V_19 ) ] & V_113 ;\r\nfor (; V_99 < V_100 ; V_99 += V_112 ) {\r\nF_33 ( F_34 ( V_99 ) ) ;\r\nF_35 ( F_34 ( V_99 ) ) ;\r\nF_36 ( V_99 ) ;\r\nV_114 ++ ;\r\n}\r\n}\r\nstatic int T_13 F_37 ( void )\r\n{\r\nif ( ! F_38 () )\r\ngoto V_115;\r\nif ( F_29 () )\r\ngoto V_115;\r\nif ( F_39 ( V_116 ) )\r\nF_26 () ;\r\n#ifdef F_40\r\nV_117 = 1 ;\r\n#endif\r\nV_115:\r\nF_32 () ;\r\nreturn 0 ;\r\n}
