***************************************************************************************
*                      PROJECT ARCHIVE SUMMARY REPORT
*
*                      (archive_project_summary.txt)
*
*  PLEASE READ THIS REPORT TO GET THE DETAILED INFORMATION ABOUT THE PROJECT DATA THAT
*  WAS ARCHIVED FOR THE CURRENT PROJECT
*
* The report is divided into following five sections:-
*
* Section (1) - PROJECT INFORMATION
*  This section provides the details of the current project that was archived
*
* Section (2) - INCLUDED/EXCLUDED RUNS
*  This section summarizes the list of design runs for which the results were included
*  or excluded from the archive
*
* Section (3) - ARCHIVED SOURCES
*  This section summarizes the list of files that were added to the archive
*
* Section (3.1) - INCLUDE FILES
*  This section summarizes the list of 'include' files that were added to the archive
*
* Section (3.1.1) - INCLUDE_DIRS SETTINGS
*  This section summarizes the 'verilog include directory' path settings, if any
*
* Section (3.2) - REMOTE SOURCES
*  This section summarizes the list of referenced 'remote' files that were 'imported'
*  into the archived project
*
* Section (3.3) - SOURCES SUMMARY
*  This section summarizes the list of all the files present in the archive
*
* Section (3.4) - REMOTE IP DEFINITIONS
*  This section summarizes the list of all the remote IP's present in the archive
*
* Section (4) - JOURNAL/LOG FILES
*  This section summarizes the list of journal/log files that were added to the archive
*
* Section (5) - CONFIGURATION SETTINGS/FILES
*  This section summarizes the configuration settings/files that were added to the archive
*
***************************************************************************************

Section (1) - PROJECT INFORMATION
---------------------------------
Name      = system_wrapper
Directory = C:/Users/Stu/Desktop/system_wrapper

WARNING: Please verify the compiled library directory path for the following property in the
         current project. The path may point to an invalid location after opening this project.
         This could happen if the project was unarchived in a location where this path is not
         accessible. To resolve this issue, please set this property with the desired path
         before launching simulation:-

Property = compxlib.xsim_compiled_library_dir
Path     = 

Section (2) - INCLUDED RUNS
---------------------------
The run results were included for the following runs in the archived project:-

<synth_1>
<design_1_blk_mem_gen_0_0_synth_1>
<design_1_processing_system7_0_0_synth_1>
<design_1_TopModule_0_0_synth_1>
<design_1_axi_bram_ctrl_0_0_synth_1>
<design_1_rst_ps7_0_50M_0_synth_1>
<impl_1>

Section (3) - ARCHIVED SOURCES
------------------------------
The following sub-sections describes the list of sources that were archived for the current project:-

Section (3.1) - INCLUDE FILES
-----------------------------
List of referenced 'RTL Include' files that were 'imported' into the archived project:-

None

Section (3.1.1) - INCLUDE_DIRS SETTINGS
---------------------------------------
List of the "INCLUDE_DIRS" fileset property settings that may or may not be applicable in the archived
project, since most the 'RTL Include' files referenced in the original project were 'imported' into the
archived project.

<sources_1> fileset RTL include directory paths (INCLUDE_DIRS):-
None

<sim_1> fileset RTL include directory paths (INCLUDE_DIRS):-
None

Section (3.2) - REMOTE SOURCES
------------------------------
List of referenced 'remote' design files that were 'imported' into the archived project:-

<design_1_TopModule_0_0>
c:/Users/Stu/Desktop/system_wrapper/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/9ce6/src/max.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/9ce6/src/dense_layer_pipe.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/9ce6/src/image.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/9ce6/src/dnn_pipe.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/9ce6/src/TopModule.v

<design_1_axi_bram_ctrl_0_0>
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/6273/simulation/blk_mem_gen_v8_3.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/6273/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd

<design_1_blk_mem_gen_0_0>
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/6273/simulation/blk_mem_gen_v8_3.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/6273/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd

<design_1_processing_system7_0_0>
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_local_params.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_vl_rfs.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_reg_params.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_reg_init.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_apis.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_axi_gp.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_axi_acp.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_axi_hp.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_aw_atc.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_b_atc.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_w_atc.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_atc.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_trace_buffer.v

<design_1_rst_ps7_0_50M_0>
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd

<constrs_1>
C:/Users/Stu/Desktop/system_wrapper/constraint.xdc

<sim_1>
None

<sources_1>
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_local_params.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_vl_rfs.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_reg_params.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_reg_init.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_apis.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_axi_gp.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_axi_acp.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_axi_hp.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_aw_atc.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_b_atc.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_w_atc.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_atc.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_trace_buffer.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/6273/simulation/blk_mem_gen_v8_3.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/6273/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/6273/simulation/blk_mem_gen_v8_3.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/6273/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
c:/Users/Stu/Desktop/system_wrapper/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/9ce6/src/max.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/9ce6/src/dense_layer_pipe.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/9ce6/src/image.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/9ce6/src/dnn_pipe.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/9ce6/src/TopModule.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/564d/simulation/fifo_generator_vlog_beh.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/564d/hdl/fifo_generator_v13_1_rfs.vhd
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/564d/hdl/fifo_generator_v13_1_rfs.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_0.vh
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/6273/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
c:/temp/PrjAr/_X_/system_wrapper.srcs/sources_1/bd/design_1/ipshared/564d/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
C:/Users/Stu/Desktop/system_wrapper/image.coe
C:/Users/Stu/Desktop/system_wrapper/fc1.coe

Section (3.3) - SOURCES SUMMARY
-------------------------------
List of all the source files present in the archived project:-

<sources_1>
./system_wrapper.srcs/sources_1/bd/design_1/design_1.bd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_local_params.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_vl_rfs.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_reg_params.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_reg_init.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_apis.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_axi_gp.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_axi_acp.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_axi_hp.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.vhdl
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.vhdl
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/design_1_processing_system7_0_0.hwdef
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.c
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.h
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init_gpl.c
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init_gpl.h
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.tcl
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.html
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_aw_atc.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_b_atc.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_w_atc.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_atc.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_trace_buffer.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xml
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.xci
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/6273/simulation/blk_mem_gen_v8_3.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_stub.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_stub.vhdl
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_sim_netlist.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_sim_netlist.vhdl
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_ooc.xdc
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/6273/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.xml
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.xci
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/6273/simulation/blk_mem_gen_v8_3.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_stub.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_stub.vhdl
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_sim_netlist.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_sim_netlist.vhdl
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/6273/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_ooc.xdc
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.xml
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/design_1_TopModule_0_0.xci
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/blk_mem_gen_2/blk_mem_gen_2.xci
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/blk_mem_gen_2/blk_mem_gen_2.mif
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/blk_mem_gen_2/simulation/blk_mem_gen_v8_3.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/blk_mem_gen_2/sim/blk_mem_gen_2.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/blk_mem_gen_2/blk_mem_gen_2_ooc.xdc
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/blk_mem_gen_2/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/blk_mem_gen_2/synth/blk_mem_gen_2.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/blk_mem_gen_2/blk_mem_gen_2.xml

./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/image.coe
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/9ce6/src/max.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/9ce6/src/dense_layer_pipe.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/9ce6/src/image.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/9ce6/src/dnn_pipe.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/9ce6/src/TopModule.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/sim/design_1_TopModule_0_0.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/design_1_TopModule_0_0.dcp
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/design_1_TopModule_0_0_stub.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/design_1_TopModule_0_0_stub.vhdl
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/design_1_TopModule_0_0_sim_netlist.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/design_1_TopModule_0_0_sim_netlist.vhdl
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/constraint.xdc
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/synth/design_1_TopModule_0_0.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/design_1_TopModule_0_0.xml
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xml
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xci
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_stub.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_stub.vhdl
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_sim_netlist.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_sim_netlist.vhdl
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_ooc.xdc
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xml
./system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/564d/simulation/fifo_generator_vlog_beh.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/564d/hdl/fifo_generator_v13_1_rfs.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/564d/hdl/fifo_generator_v13_1_rfs.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_0.vh
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/6273/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/564d/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xml
./system_wrapper.srcs/sources_1/bd/design_1/design_1.bmm
./system_wrapper.srcs/sources_1/bd/design_1/design_1_ooc.xdc
./system_wrapper.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
./system_wrapper.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
./system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
./system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
./system_wrapper.srcs/sources_1/imports/system_wrapper/image.coe
./system_wrapper.srcs/sources_1/imports/system_wrapper/fc1.coe
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe

<constrs_1>
./system_wrapper.srcs/constrs_1/imports/system_wrapper/constraint.xdc

<sim_1>
None

<design_1_blk_mem_gen_0_0>
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.xci
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/6273/simulation/blk_mem_gen_v8_3.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_stub.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_stub.vhdl
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_sim_netlist.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_sim_netlist.vhdl
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_ooc.xdc
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/6273/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.xml

<design_1_processing_system7_0_0>
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_local_params.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_vl_rfs.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_reg_params.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_reg_init.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_apis.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_axi_gp.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_axi_acp.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_5_axi_hp.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.vhdl
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.vhdl
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/design_1_processing_system7_0_0.hwdef
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.c
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.h
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init_gpl.c
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init_gpl.h
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.tcl
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/ps7_init.html
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_aw_atc.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_b_atc.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_w_atc.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_atc.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/8c13/hdl/verilog/processing_system7_v5_5_trace_buffer.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xml

<design_1_TopModule_0_0>
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/design_1_TopModule_0_0.xci
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/blk_mem_gen_2/blk_mem_gen_2.xci
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/blk_mem_gen_2/blk_mem_gen_2.mif
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/blk_mem_gen_2/simulation/blk_mem_gen_v8_3.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/blk_mem_gen_2/sim/blk_mem_gen_2.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/blk_mem_gen_2/blk_mem_gen_2_ooc.xdc
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/blk_mem_gen_2/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/blk_mem_gen_2/synth/blk_mem_gen_2.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/blk_mem_gen_2/blk_mem_gen_2.xml

./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/image.coe
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/9ce6/src/max.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/9ce6/src/dense_layer_pipe.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/9ce6/src/image.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/9ce6/src/dnn_pipe.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/9ce6/src/TopModule.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/sim/design_1_TopModule_0_0.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/design_1_TopModule_0_0.dcp
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/design_1_TopModule_0_0_stub.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/design_1_TopModule_0_0_stub.vhdl
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/design_1_TopModule_0_0_sim_netlist.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/design_1_TopModule_0_0_sim_netlist.vhdl
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/constraint.xdc
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/synth/design_1_TopModule_0_0.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/design_1_TopModule_0_0.xml

<design_1_axi_bram_ctrl_0_0>
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.xci
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/6273/simulation/blk_mem_gen_v8_3.v
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_stub.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_stub.vhdl
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_sim_netlist.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_sim_netlist.vhdl
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/6273/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_ooc.xdc
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.xml

<design_1_rst_ps7_0_50M_0>
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xci
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_stub.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_stub.vhdl
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_sim_netlist.v
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_sim_netlist.vhdl
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_ooc.xdc
./system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xml

Section (3.4) - REMOTE IP DEFINITIONS
-------------------------------------
List of all the remote IP's present in the archived project:-

<sources_1>
./system_wrapper.ipdefs/TopModule_0/

<design_1_blk_mem_gen_0_0>
None

<design_1_processing_system7_0_0>
None

<design_1_TopModule_0_0>
None

<design_1_axi_bram_ctrl_0_0>
None

<design_1_rst_ps7_0_50M_0>
None

Section (4) - JOURNAL/LOG FILES
-------------------------------
List of Journal/Log files that were added to the archived project:-

Source File = C:/Xilinx/Vivado/2016.4/bin/vivado.jou
Archived Location = ./system_wrapper/vivado.jou

Source File = C:/Xilinx/Vivado/2016.4/bin/vivado.log
Archived Location = ./system_wrapper/vivado.log

Section (5) - CONFIGURATION SETTINGS/FILES
------------------------------------------
List of configuration settings/files that were added to the archived project:-


