#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5574724f0cf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5574724f0e80 .scope module, "FIFO_controller_tb" "FIFO_controller_tb" 3 4;
 .timescale -9 -12;
P_0x5574724f1010 .param/l "ADDR_WIDTH" 0 3 7, +C4<00000000000000000000000000000100>;
P_0x5574724f1050 .param/l "CLK_PERIOD_NS" 0 3 6, +C4<00000000000000000000000000001010>;
v0x55747255d550_0 .var "clk_i", 0 0;
v0x55747255d610_0 .net "empty_o", 0 0, L_0x557472524a10;  1 drivers
v0x55747255d6e0_0 .net "full_o", 0 0, L_0x557472523ff0;  1 drivers
v0x55747255d7e0_0 .net "read_address_o", 3 0, L_0x5574725231a0;  1 drivers
v0x55747255d8b0_0 .var "read_i", 0 0;
v0x55747255d950_0 .var "reset_i", 0 0;
v0x55747255da20_0 .net "write_address_o", 3 0, L_0x557472522e80;  1 drivers
v0x55747255daf0_0 .var "write_i", 0 0;
S_0x557472539450 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 29, 3 29 0, S_0x5574724f0e80;
 .timescale -9 -12;
v0x55747253ede0_0 .var/2s "i", 31 0;
E_0x557472532740 .event negedge, v0x557472523020_0;
S_0x55747255c150 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 34, 3 34 0, S_0x5574724f0e80;
 .timescale -9 -12;
v0x55747253d580_0 .var/2s "i", 31 0;
S_0x55747255c340 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 39, 3 39 0, S_0x5574724f0e80;
 .timescale -9 -12;
v0x557472526610_0 .var/2s "i", 31 0;
S_0x55747255c540 .scope module, "UUT" "FIFO_controller" 3 15, 4 4 0, S_0x5574724f0e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "read_i";
    .port_info 3 /INPUT 1 "write_i";
    .port_info 4 /OUTPUT 1 "empty_o";
    .port_info 5 /OUTPUT 1 "full_o";
    .port_info 6 /OUTPUT 4 "write_address_o";
    .port_info 7 /OUTPUT 4 "read_address_o";
P_0x55747255c720 .param/l "ADDR_WIDTH" 1 4 6, +C4<00000000000000000000000000000100>;
L_0x557472522e80 .functor BUFZ 4, v0x55747255d370_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5574725231a0 .functor BUFZ 4, v0x55747255cf50_0, C4<0000>, C4<0000>, C4<0000>;
L_0x557472524a10 .functor BUFZ 1, v0x557472524190_0, C4<0>, C4<0>, C4<0>;
L_0x557472523ff0 .functor BUFZ 1, v0x55747255cc10_0, C4<0>, C4<0>, C4<0>;
v0x557472523020_0 .net "clk_i", 0 0, v0x55747255d550_0;  1 drivers
v0x557472523340_0 .var "empty_next", 0 0;
v0x557472524bb0_0 .net "empty_o", 0 0, L_0x557472524a10;  alias, 1 drivers
v0x557472524190_0 .var "empty_reg", 0 0;
v0x55747255ca40_0 .var "full_next", 0 0;
v0x55747255cb50_0 .net "full_o", 0 0, L_0x557472523ff0;  alias, 1 drivers
v0x55747255cc10_0 .var "full_reg", 0 0;
v0x55747255ccd0_0 .net "read_address_o", 3 0, L_0x5574725231a0;  alias, 1 drivers
v0x55747255cdb0_0 .net "read_i", 0 0, v0x55747255d8b0_0;  1 drivers
v0x55747255ce70_0 .var "read_pointer_next", 3 0;
v0x55747255cf50_0 .var "read_pointer_reg", 3 0;
v0x55747255d030_0 .net "reset_i", 0 0, v0x55747255d950_0;  1 drivers
v0x55747255d0f0_0 .net "write_address_o", 3 0, L_0x557472522e80;  alias, 1 drivers
v0x55747255d1d0_0 .net "write_i", 0 0, v0x55747255daf0_0;  1 drivers
v0x55747255d290_0 .var "write_pointer_next", 3 0;
v0x55747255d370_0 .var "write_pointer_reg", 3 0;
E_0x557472514fb0/0 .event edge, v0x55747255cf50_0, v0x55747255d370_0, v0x557472524190_0, v0x55747255cc10_0;
E_0x557472514fb0/1 .event edge, v0x55747255d1d0_0, v0x55747255cdb0_0;
E_0x557472514fb0 .event/or E_0x557472514fb0/0, E_0x557472514fb0/1;
E_0x557472525170 .event posedge, v0x55747255d030_0, v0x557472523020_0;
S_0x557472539190 .scope module, "FIFO_data_width_conversion" "FIFO_data_width_conversion" 5 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 8 "temperature_i";
    .port_info 2 /INPUT 1 "unit_i";
    .port_info 3 /OUTPUT 8 "temperature_o";
P_0x5574724f10a0 .param/l "ADDR_WIDTH" 1 5 6, +C4<00000000000000000000000000001000>;
P_0x5574724f10e0 .param/l "DATA_WIDTH" 1 5 7, +C4<00000000000000000000000000001000>;
v0x55747255ef10_0 .net "celsius", 7 0, L_0x55747255f760;  1 drivers
o0x7fad3396d558 .functor BUFZ 1, C4<z>; HiZ drive
v0x55747255efd0_0 .net "clk_i", 0 0, o0x7fad3396d558;  0 drivers
v0x55747255f0c0_0 .net "farenheit", 7 0, L_0x55747255f820;  1 drivers
v0x55747255f190_0 .var "read_addr", 7 0;
o0x7fad3396d768 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55747255f280_0 .net "temperature_i", 7 0, o0x7fad3396d768;  0 drivers
v0x55747255f390_0 .var "temperature_o", 7 0;
o0x7fad3396d7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55747255f470_0 .net "unit_i", 0 0, o0x7fad3396d7c8;  0 drivers
E_0x557472525440 .event edge, v0x55747255f280_0, v0x55747255f470_0, v0x55747255e270_0, v0x55747255ebf0_0;
S_0x55747255dbf0 .scope module, "SYNC_ROM_C_TO_F" "sync_rom" 5 23, 6 4 0, S_0x557472539190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 8 "addr_i";
    .port_info 2 /OUTPUT 8 "data_o";
P_0x55747255ddd0 .param/l "ADDR_WIDTH" 0 6 6, +C4<00000000000000000000000000001000>;
P_0x55747255de10 .param/l "DATA_WIDTH" 0 6 7, +C4<00000000000000000000000000001000>;
P_0x55747255de50 .param/str "FILE" 0 6 8, "rom_f.txt";
L_0x55747255f760 .functor BUFZ 8, v0x55747255e360_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55747255e0f0_0 .net "addr_i", 7 0, v0x55747255f190_0;  1 drivers
v0x55747255e1b0_0 .net "clk_i", 0 0, o0x7fad3396d558;  alias, 0 drivers
v0x55747255e270_0 .net "data_o", 7 0, L_0x55747255f760;  alias, 1 drivers
v0x55747255e360_0 .var "data_reg", 7 0;
v0x55747255e440 .array "rom", 255 0, 7 0;
E_0x5574725257d0 .event posedge, v0x55747255e1b0_0;
S_0x55747255e5d0 .scope module, "SYNC_ROM_F_TO_C" "sync_rom" 5 34, 6 4 0, S_0x557472539190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 8 "addr_i";
    .port_info 2 /OUTPUT 8 "data_o";
P_0x55747255e7b0 .param/l "ADDR_WIDTH" 0 6 6, +C4<00000000000000000000000000001000>;
P_0x55747255e7f0 .param/l "DATA_WIDTH" 0 6 7, +C4<00000000000000000000000000001000>;
P_0x55747255e830 .param/str "FILE" 0 6 8, "rom_c.txt";
L_0x55747255f820 .functor BUFZ 8, v0x55747255ecc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55747255ea10_0 .net "addr_i", 7 0, v0x55747255f190_0;  alias, 1 drivers
v0x55747255eb20_0 .net "clk_i", 0 0, o0x7fad3396d558;  alias, 0 drivers
v0x55747255ebf0_0 .net "data_o", 7 0, L_0x55747255f820;  alias, 1 drivers
v0x55747255ecc0_0 .var "data_reg", 7 0;
v0x55747255ed80 .array "rom", 255 0, 7 0;
    .scope S_0x55747255c540;
T_0 ;
    %wait E_0x557472525170;
    %load/vec4 v0x55747255d030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55747255cf50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55747255d370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557472524190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55747255cc10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55747255ce70_0;
    %assign/vec4 v0x55747255cf50_0, 0;
    %load/vec4 v0x55747255d290_0;
    %assign/vec4 v0x55747255d370_0, 0;
    %load/vec4 v0x557472523340_0;
    %assign/vec4 v0x557472524190_0, 0;
    %load/vec4 v0x55747255ca40_0;
    %assign/vec4 v0x55747255cc10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55747255c540;
T_1 ;
Ewait_0 .event/or E_0x557472514fb0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55747255cf50_0;
    %store/vec4 v0x55747255ce70_0, 0, 4;
    %load/vec4 v0x55747255d370_0;
    %store/vec4 v0x55747255d290_0, 0, 4;
    %load/vec4 v0x557472524190_0;
    %store/vec4 v0x557472523340_0, 0, 1;
    %load/vec4 v0x55747255cc10_0;
    %store/vec4 v0x55747255ca40_0, 0, 1;
    %load/vec4 v0x55747255d1d0_0;
    %load/vec4 v0x55747255cdb0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x557472524190_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v0x55747255cf50_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55747255ce70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55747255ca40_0, 0, 1;
    %load/vec4 v0x55747255ce70_0;
    %load/vec4 v0x55747255d370_0;
    %cmp/e;
    %jmp/0xz  T_1.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557472523340_0, 0, 1;
T_1.7 ;
T_1.5 ;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x55747255cc10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %load/vec4 v0x55747255d370_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55747255d290_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557472523340_0, 0, 1;
    %load/vec4 v0x55747255d290_0;
    %load/vec4 v0x55747255cf50_0;
    %cmp/e;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55747255ca40_0, 0, 1;
T_1.11 ;
T_1.9 ;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x55747255cf50_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55747255ce70_0, 0, 4;
    %load/vec4 v0x55747255d370_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55747255d290_0, 0, 4;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5574724f0e80;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x55747255d550_0;
    %inv;
    %store/vec4 v0x55747255d550_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5574724f0e80;
T_3 ;
    %vpi_call/w 3 22 "$dumpfile", "FIFO_controller.fst" {0 0 0};
    %vpi_call/w 3 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55747255c540 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55747255d550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55747255d950_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x557472532740;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55747255d950_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x557472532740;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %fork t_1, S_0x557472539450;
    %jmp t_0;
    .scope S_0x557472539450;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55747253ede0_0, 0, 32;
T_3.4 ;
    %load/vec4 v0x55747253ede0_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_3.5, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55747255daf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55747255d8b0_0, 0, 1;
    %wait E_0x557472532740;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55747253ede0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55747253ede0_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %end;
    .scope S_0x5574724f0e80;
t_0 %join;
    %fork t_3, S_0x55747255c150;
    %jmp t_2;
    .scope S_0x55747255c150;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55747253d580_0, 0, 32;
T_3.6 ;
    %load/vec4 v0x55747253d580_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_3.7, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55747255daf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55747255d8b0_0, 0, 1;
    %wait E_0x557472532740;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55747253d580_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55747253d580_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
    %end;
    .scope S_0x5574724f0e80;
t_2 %join;
    %fork t_5, S_0x55747255c340;
    %jmp t_4;
    .scope S_0x55747255c340;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557472526610_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x557472526610_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_3.9, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55747255daf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55747255d8b0_0, 0, 1;
    %wait E_0x557472532740;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x557472526610_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x557472526610_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %end;
    .scope S_0x5574724f0e80;
t_4 %join;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55747255dbf0;
T_4 ;
    %vpi_call/w 6 20 "$readmemb", P_0x55747255de50, v0x55747255e440 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55747255dbf0;
T_5 ;
    %wait E_0x5574725257d0;
    %load/vec4 v0x55747255e0f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55747255e440, 4;
    %assign/vec4 v0x55747255e360_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55747255e5d0;
T_6 ;
    %vpi_call/w 6 20 "$readmemb", P_0x55747255e830, v0x55747255ed80 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55747255e5d0;
T_7 ;
    %wait E_0x5574725257d0;
    %load/vec4 v0x55747255ea10_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55747255ed80, 4;
    %assign/vec4 v0x55747255ecc0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x557472539190;
T_8 ;
Ewait_1 .event/or E_0x557472525440, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55747255f280_0;
    %store/vec4 v0x55747255f190_0, 0, 8;
    %load/vec4 v0x55747255f470_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x55747255ef10_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x55747255f0c0_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x55747255f390_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "testbenches/FIFO_controller_tb.sv";
    "hdl/FIFO_controller.sv";
    "hdl/FIFO_data_width_conversion.sv";
    "hdl/sync_rom.sv";
