// Seed: 1031419718
`timescale 1 ps / 1ps
module module_0;
  logic id_0;
  logic id_1;
  type_4(
      1, 1'b0, id_0 && 1 && 1'h0 + 1'd0, id_0 ^ 1, id_0
  );
  assign id_1 = 1'b0;
endmodule
