// Seed: 2804576381
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd25
) (
    input  tri0 _id_0,
    output wire id_1,
    input  wand id_2,
    input  wand id_3,
    output tri0 id_4
);
  logic [id_0 : -1] id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout logic [7:0] id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_7
  );
  inout wire id_1;
  assign id_4[-1 : 1] = -1 / 1'h0;
  assign id_6[-1] = id_7;
endmodule
