INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Source/Vivado Projects/20211111/20211111.srcs/sources_1/new/decoder_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Source/Vivado Projects/20211111/20211111.srcs/sim_1/new/4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four
