// Seed: 1528909797
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wand id_2;
  assign module_1.id_4 = 0;
  input wire id_1;
  tri0 id_4;
  assign id_3 = -1'b0;
  assign id_2 = 1'b0;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd72
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output logic [7:0] id_7;
  inout wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6
  );
  input wire id_5;
  inout wire _id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
  ;
  wire id_10;
  integer id_11;
  ;
  wire id_12;
  localparam id_13 = 1;
endmodule
