

================================================================
== Vivado HLS Report for 'PE33'
================================================================
* Date:           Sun Feb 28 21:28:33 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 13.323 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       12|    30072| 0.160 us | 0.401 ms |   12|  30072|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |              |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |   Loop Name  |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +--------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- Loop 1      |       10|    30070| 10 ~ 3007 |          -|          -|  1 ~ 10  |    no    |
        | + L_L_Inner  |        7|     3004|          8|          3|          1| 1 ~ 1000 |    yes   |
        +--------------+---------+---------+-----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 8, States = { 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 12 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 4 
12 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 13 [1/1] (1.83ns)   --->   "%cho_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %cho)" [conv_v1.cpp:114->conv_v1.cpp:207]   --->   Operation 13 'read' 'cho_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (1.83ns)   --->   "%p_c_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_c_s)" [conv_v1.cpp:119->conv_v1.cpp:207]   --->   Operation 14 'read' 'p_c_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (1.83ns)   --->   "%p_chin_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_chin_s)" [conv_v1.cpp:122->conv_v1.cpp:207]   --->   Operation 15 'read' 'p_chin_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (1.83ns)   --->   "%p_chout_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_chout_s)" [conv_v1.cpp:130->conv_v1.cpp:207]   --->   Operation 16 'read' 'p_chout_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (1.83ns)   --->   "%p_k_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_k_s)" [conv_v1.cpp:124->conv_v1.cpp:207]   --->   Operation 17 'read' 'p_k_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "%p_r_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_r_s)" [conv_v1.cpp:130->conv_v1.cpp:207]   --->   Operation 18 'read' 'p_r_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_c_out, i32 %p_c_read)" [conv_v1.cpp:119->conv_v1.cpp:207]   --->   Operation 19 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_chin_out, i32 %p_chin_read)" [conv_v1.cpp:122->conv_v1.cpp:207]   --->   Operation 20 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_k_out, i32 %p_k_read)" [conv_v1.cpp:124->conv_v1.cpp:207]   --->   Operation 21 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%add_ln207_5_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %add_ln207_5_loc)" [conv_v1.cpp:207]   --->   Operation 22 'read' 'add_ln207_5_loc_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.99ns)   --->   "%icmp_ln130 = icmp sgt i32 %p_r_read, %add_ln207_5_loc_read" [conv_v1.cpp:130->conv_v1.cpp:207]   --->   Operation 23 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.99ns)   --->   "%icmp_ln130_4 = icmp sgt i32 %p_chout_read, %cho_read" [conv_v1.cpp:130->conv_v1.cpp:207]   --->   Operation 24 'icmp' 'icmp_ln130_4' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.28ns)   --->   "%and_ln130 = and i1 %icmp_ln130, %icmp_ln130_4" [conv_v1.cpp:130->conv_v1.cpp:207]   --->   Operation 25 'and' 'and_ln130' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.95>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %O_inter_3_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %W_inter_4_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %W_inter_3_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %In_inter_3_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %In_inter_3_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_r_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_k_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_chout_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_chin_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_c_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cho, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %add_ln207_5_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_c_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_chin_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_k_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%cast = zext i32 %p_k_read to i64" [conv_v1.cpp:124->conv_v1.cpp:207]   --->   Operation 41 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (3.42ns)   --->   "%bound = mul i64 %cast, %cast" [conv_v1.cpp:124->conv_v1.cpp:207]   --->   Operation 42 'mul' 'bound' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %p_chin_read to i96" [conv_v1.cpp:122->conv_v1.cpp:207]   --->   Operation 43 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%cast3 = zext i64 %bound to i96" [conv_v1.cpp:124->conv_v1.cpp:207]   --->   Operation 44 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (4.53ns)   --->   "%bound4 = mul i96 %cast3, %cast2" [conv_v1.cpp:124->conv_v1.cpp:207]   --->   Operation 45 'mul' 'bound4' <Predicate = true> <Delay = 4.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.65ns)   --->   "br label %0" [conv_v1.cpp:119->conv_v1.cpp:207]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.27>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%col_0_i_i_i = phi i31 [ 0, %entry ], [ %add_ln119, %hls_label_5_end ]" [conv_v1.cpp:119->conv_v1.cpp:207]   --->   Operation 47 'phi' 'col_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%col_0_i_i_i_cast = zext i31 %col_0_i_i_i to i32" [conv_v1.cpp:119->conv_v1.cpp:207]   --->   Operation 48 'zext' 'col_0_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.99ns)   --->   "%icmp_ln119 = icmp slt i32 %col_0_i_i_i_cast, %p_c_read" [conv_v1.cpp:119->conv_v1.cpp:207]   --->   Operation 49 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.00ns)   --->   "%add_ln119 = add i31 %col_0_i_i_i, 1" [conv_v1.cpp:119->conv_v1.cpp:207]   --->   Operation 50 'add' 'add_ln119' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln119, label %hls_label_5_begin, label %.exit" [conv_v1.cpp:119->conv_v1.cpp:207]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_28_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [conv_v1.cpp:119->conv_v1.cpp:207]   --->   Operation 52 'specregionbegin' 'tmp_28_i_i_i' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:120->conv_v1.cpp:207]   --->   Operation 53 'speclooptripcount' <Predicate = (icmp_ln119)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.65ns)   --->   "br label %1" [conv_v1.cpp:122->conv_v1.cpp:207]   --->   Operation 54 'br' <Predicate = (icmp_ln119)> <Delay = 0.65>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 55 'ret' <Predicate = (!icmp_ln119)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i96 [ 0, %hls_label_5_begin ], [ %add_ln122, %Inner ]" [conv_v1.cpp:122->conv_v1.cpp:207]   --->   Operation 56 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = phi float [ 0.000000e+00, %hls_label_5_begin ], [ %O_temp_4, %Inner ]"   --->   Operation 57 'phi' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.21ns)   --->   "%icmp_ln122 = icmp eq i96 %indvar_flatten13, %bound4" [conv_v1.cpp:122->conv_v1.cpp:207]   --->   Operation 58 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.33ns)   --->   "%add_ln122 = add i96 %indvar_flatten13, 1" [conv_v1.cpp:122->conv_v1.cpp:207]   --->   Operation 59 'add' 'add_ln122' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln122, label %hls_label_5_end, label %Inner" [conv_v1.cpp:122->conv_v1.cpp:207]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 61 [1/1] (1.83ns)   --->   "%tmp_24 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %W_inter_3_0)" [conv_v1.cpp:128->conv_v1.cpp:207]   --->   Operation 61 'read' 'tmp_24' <Predicate = (!icmp_ln122)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 62 [1/1] (1.83ns)   --->   "%tmp_23 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %In_inter_3_0)" [conv_v1.cpp:129->conv_v1.cpp:207]   --->   Operation 62 'read' 'tmp_23' <Predicate = (!icmp_ln122)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 63 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %In_inter_3_1, float %tmp_23)" [conv_v1.cpp:134->conv_v1.cpp:207]   --->   Operation 63 'write' <Predicate = (!icmp_ln122)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 64 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %W_inter_4_0, float %tmp_24)" [conv_v1.cpp:135->conv_v1.cpp:207]   --->   Operation 64 'write' <Predicate = (!icmp_ln122)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 8.41>
ST_6 : Operation 65 [2/2] (8.41ns)   --->   "%tmp_4_i_i_i = fmul float %tmp_23, %tmp_24" [conv_v1.cpp:131->conv_v1.cpp:207]   --->   Operation 65 'fmul' 'tmp_4_i_i_i' <Predicate = (!icmp_ln122 & and_ln130)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.41>
ST_7 : Operation 66 [1/2] (8.41ns)   --->   "%tmp_4_i_i_i = fmul float %tmp_23, %tmp_24" [conv_v1.cpp:131->conv_v1.cpp:207]   --->   Operation 66 'fmul' 'tmp_4_i_i_i' <Predicate = (!icmp_ln122 & and_ln130)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 67 [4/4] (6.43ns)   --->   "%O_temp = fadd float %tmp, %tmp_4_i_i_i" [conv_v1.cpp:131->conv_v1.cpp:207]   --->   Operation 67 'fadd' 'O_temp' <Predicate = (!icmp_ln122 & and_ln130)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 68 [3/4] (6.43ns)   --->   "%O_temp = fadd float %tmp, %tmp_4_i_i_i" [conv_v1.cpp:131->conv_v1.cpp:207]   --->   Operation 68 'fadd' 'O_temp' <Predicate = (!icmp_ln122 & and_ln130)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 69 [2/4] (6.43ns)   --->   "%O_temp = fadd float %tmp, %tmp_4_i_i_i" [conv_v1.cpp:131->conv_v1.cpp:207]   --->   Operation 69 'fadd' 'O_temp' <Predicate = (!icmp_ln122 & and_ln130)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 13.3>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @L_L_Inner_str)"   --->   Operation 70 'specloopname' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1000, i64 125)"   --->   Operation 71 'speclooptripcount' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @L_Inner_str)"   --->   Operation 72 'specloopname' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind" [conv_v1.cpp:126->conv_v1.cpp:207]   --->   Operation 73 'specloopname' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_31_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4)" [conv_v1.cpp:126->conv_v1.cpp:207]   --->   Operation 74 'specregionbegin' 'tmp_31_i_i_i' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:127->conv_v1.cpp:207]   --->   Operation 75 'specpipeline' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 76 [1/4] (6.43ns)   --->   "%O_temp = fadd float %tmp, %tmp_4_i_i_i" [conv_v1.cpp:131->conv_v1.cpp:207]   --->   Operation 76 'fadd' 'O_temp' <Predicate = (!icmp_ln122 & and_ln130)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (0.44ns)   --->   "%O_temp_4 = select i1 %and_ln130, float %O_temp, float %tmp" [conv_v1.cpp:130->conv_v1.cpp:207]   --->   Operation 77 'select' 'O_temp_4' <Predicate = (!icmp_ln122)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp_31_i_i_i)" [conv_v1.cpp:136->conv_v1.cpp:207]   --->   Operation 78 'specregionend' 'empty' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "br label %1" [conv_v1.cpp:126->conv_v1.cpp:207]   --->   Operation 79 'br' <Predicate = (!icmp_ln122)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 1.83>
ST_12 : Operation 80 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %O_inter_3_0, float %tmp)" [conv_v1.cpp:139->conv_v1.cpp:207]   --->   Operation 80 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%empty_227 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_28_i_i_i)" [conv_v1.cpp:142->conv_v1.cpp:207]   --->   Operation 81 'specregionend' 'empty_227' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "br label %0" [conv_v1.cpp:119->conv_v1.cpp:207]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ W_inter_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ In_inter_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ W_inter_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ In_inter_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ add_ln207_5_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cho]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ O_inter_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_c_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_chin_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_chout_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_k_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_r_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_c_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_chin_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_k_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cho_read                (read             ) [ 0000000000000]
p_c_read                (read             ) [ 0011111111111]
p_chin_read             (read             ) [ 0010000000000]
p_chout_read            (read             ) [ 0000000000000]
p_k_read                (read             ) [ 0010000000000]
p_r_read                (read             ) [ 0000000000000]
write_ln119             (write            ) [ 0000000000000]
write_ln122             (write            ) [ 0000000000000]
write_ln124             (write            ) [ 0000000000000]
add_ln207_5_loc_read    (read             ) [ 0000000000000]
icmp_ln130              (icmp             ) [ 0000000000000]
icmp_ln130_4            (icmp             ) [ 0000000000000]
and_ln130               (and              ) [ 0011111111111]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
cast                    (zext             ) [ 0000000000000]
bound                   (mul              ) [ 0000000000000]
cast2                   (zext             ) [ 0000000000000]
cast3                   (zext             ) [ 0000000000000]
bound4                  (mul              ) [ 0001111111111]
br_ln119                (br               ) [ 0011111111111]
col_0_i_i_i             (phi              ) [ 0001000000000]
col_0_i_i_i_cast        (zext             ) [ 0000000000000]
icmp_ln119              (icmp             ) [ 0001111111111]
add_ln119               (add              ) [ 0011111111111]
br_ln119                (br               ) [ 0000000000000]
tmp_28_i_i_i            (specregionbegin  ) [ 0000111111111]
speclooptripcount_ln120 (speclooptripcount) [ 0000000000000]
br_ln122                (br               ) [ 0001111111111]
ret_ln0                 (ret              ) [ 0000000000000]
indvar_flatten13        (phi              ) [ 0000100000000]
tmp                     (phi              ) [ 0000111111111]
icmp_ln122              (icmp             ) [ 0001111111111]
add_ln122               (add              ) [ 0001111111111]
br_ln122                (br               ) [ 0000000000000]
tmp_24                  (read             ) [ 0000101100000]
tmp_23                  (read             ) [ 0000101100000]
write_ln134             (write            ) [ 0000000000000]
write_ln135             (write            ) [ 0000000000000]
tmp_4_i_i_i             (fmul             ) [ 0000111011110]
specloopname_ln0        (specloopname     ) [ 0000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000]
specloopname_ln126      (specloopname     ) [ 0000000000000]
tmp_31_i_i_i            (specregionbegin  ) [ 0000000000000]
specpipeline_ln127      (specpipeline     ) [ 0000000000000]
O_temp                  (fadd             ) [ 0000000000000]
O_temp_4                (select           ) [ 0001111111111]
empty                   (specregionend    ) [ 0000000000000]
br_ln126                (br               ) [ 0001111111111]
write_ln139             (write            ) [ 0000000000000]
empty_227               (specregionend    ) [ 0000000000000]
br_ln119                (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="W_inter_3_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_inter_3_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="In_inter_3_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_inter_3_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="W_inter_4_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_inter_4_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="In_inter_3_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_inter_3_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="add_ln207_5_loc">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln207_5_loc"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cho">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cho"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="O_inter_3_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="O_inter_3_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_c_s">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c_s"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_chin_s">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_chin_s"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_chout_s">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_chout_s"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_k_s">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_k_s"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_r_s">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_r_s"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_c_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_chin_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_chin_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_k_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_k_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_L_Inner_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_Inner_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="cho_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cho_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_c_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_c_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_chin_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_chin_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_chout_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_chout_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_k_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_k_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_r_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_r_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln119_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln119/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln122_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln124_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln207_5_loc_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln207_5_loc_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_24_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_23_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln134_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln134/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="write_ln135_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="32" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln135/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="write_ln139_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="1"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln139/12 "/>
</bind>
</comp>

<comp id="195" class="1005" name="col_0_i_i_i_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="31" slack="1"/>
<pin id="197" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="col_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="col_0_i_i_i_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="31" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0_i_i_i/3 "/>
</bind>
</comp>

<comp id="206" class="1005" name="indvar_flatten13_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="96" slack="1"/>
<pin id="208" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="indvar_flatten13_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="96" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/4 "/>
</bind>
</comp>

<comp id="217" class="1005" name="tmp_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="32" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="4"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="O_temp/8 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="0" index="1" bw="32" slack="1"/>
<pin id="238" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4_i_i_i/6 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln130_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln130_4_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130_4/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="and_ln130_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln130/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="bound_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="cast2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="cast3_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="0"/>
<pin id="271" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="bound4_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="1" index="2" bw="96" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="col_0_i_i_i_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_0_i_i_i_cast/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln119_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="31" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="2"/>
<pin id="286" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln119_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="31" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln122_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="96" slack="0"/>
<pin id="296" dir="0" index="1" bw="96" slack="2"/>
<pin id="297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln122_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="96" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="O_temp_4_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="10"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="0" index="2" bw="32" slack="7"/>
<pin id="309" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="O_temp_4/11 "/>
</bind>
</comp>

<comp id="312" class="1005" name="p_c_read_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="2"/>
<pin id="314" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_c_read "/>
</bind>
</comp>

<comp id="317" class="1005" name="p_chin_read_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_chin_read "/>
</bind>
</comp>

<comp id="322" class="1005" name="p_k_read_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_k_read "/>
</bind>
</comp>

<comp id="327" class="1005" name="and_ln130_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="5"/>
<pin id="329" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="and_ln130 "/>
</bind>
</comp>

<comp id="332" class="1005" name="bound4_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="96" slack="2"/>
<pin id="334" dir="1" index="1" bw="96" slack="2"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="337" class="1005" name="icmp_ln119_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln119 "/>
</bind>
</comp>

<comp id="341" class="1005" name="add_ln119_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="31" slack="0"/>
<pin id="343" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln119 "/>
</bind>
</comp>

<comp id="346" class="1005" name="icmp_ln122_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln122 "/>
</bind>
</comp>

<comp id="350" class="1005" name="add_ln122_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="96" slack="0"/>
<pin id="352" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opset="add_ln122 "/>
</bind>
</comp>

<comp id="355" class="1005" name="tmp_24_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="360" class="1005" name="tmp_23_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="365" class="1005" name="tmp_4_i_i_i_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i_i_i "/>
</bind>
</comp>

<comp id="370" class="1005" name="O_temp_4_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="O_temp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="100" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="106" pin="2"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="118" pin="2"/><net_sink comp="146" pin=2"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="70" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="70" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="72" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="166" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="72" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="160" pin="2"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="72" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="48" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="64" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="66" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="228"><net_src comp="217" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="222" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="234"><net_src comp="217" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="243"><net_src comp="124" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="154" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="112" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="94" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="239" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="245" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="264"><net_src comp="257" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="257" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="260" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="266" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="199" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="199" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="50" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="210" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="210" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="68" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="310"><net_src comp="230" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="217" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="315"><net_src comp="100" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="320"><net_src comp="106" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="325"><net_src comp="118" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="330"><net_src comp="251" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="335"><net_src comp="273" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="340"><net_src comp="283" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="288" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="349"><net_src comp="294" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="299" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="358"><net_src comp="160" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="363"><net_src comp="166" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="368"><net_src comp="235" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="373"><net_src comp="305" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="222" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: W_inter_4_0 | {5 }
	Port: In_inter_3_1 | {5 }
	Port: O_inter_3_0 | {12 }
	Port: p_c_out | {1 }
	Port: p_chin_out | {1 }
	Port: p_k_out | {1 }
 - Input state : 
	Port: PE33 : W_inter_3_0 | {5 }
	Port: PE33 : In_inter_3_0 | {5 }
	Port: PE33 : add_ln207_5_loc | {1 }
	Port: PE33 : cho | {1 }
	Port: PE33 : p_c_s | {1 }
	Port: PE33 : p_chin_s | {1 }
	Port: PE33 : p_chout_s | {1 }
	Port: PE33 : p_k_s | {1 }
	Port: PE33 : p_r_s | {1 }
  - Chain level:
	State 1
		and_ln130 : 1
	State 2
		bound : 1
		cast3 : 2
		bound4 : 3
	State 3
		col_0_i_i_i_cast : 1
		icmp_ln119 : 2
		add_ln119 : 1
		br_ln119 : 3
	State 4
		icmp_ln122 : 1
		add_ln122 : 1
		br_ln122 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		O_temp_4 : 1
		empty : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_230            |    2    |   227   |   214   |
|----------|----------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_235            |    3    |   128   |   135   |
|----------|----------------------------------|---------|---------|---------|
|    add   |         add_ln119_fu_288         |    0    |    0    |    38   |
|          |         add_ln122_fu_299         |    0    |    0    |   103   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln130_fu_239        |    0    |    0    |    20   |
|   icmp   |        icmp_ln130_4_fu_245       |    0    |    0    |    20   |
|          |         icmp_ln119_fu_283        |    0    |    0    |    20   |
|          |         icmp_ln122_fu_294        |    0    |    0    |    50   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |           bound_fu_260           |    4    |    0    |    20   |
|          |           bound4_fu_273          |    8    |    0    |    46   |
|----------|----------------------------------|---------|---------|---------|
|  select  |          O_temp_4_fu_305         |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|    and   |         and_ln130_fu_251         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |        cho_read_read_fu_94       |    0    |    0    |    0    |
|          |       p_c_read_read_fu_100       |    0    |    0    |    0    |
|          |      p_chin_read_read_fu_106     |    0    |    0    |    0    |
|          |     p_chout_read_read_fu_112     |    0    |    0    |    0    |
|   read   |       p_k_read_read_fu_118       |    0    |    0    |    0    |
|          |       p_r_read_read_fu_124       |    0    |    0    |    0    |
|          | add_ln207_5_loc_read_read_fu_154 |    0    |    0    |    0    |
|          |        tmp_24_read_fu_160        |    0    |    0    |    0    |
|          |        tmp_23_read_fu_166        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |     write_ln119_write_fu_130     |    0    |    0    |    0    |
|          |     write_ln122_write_fu_138     |    0    |    0    |    0    |
|   write  |     write_ln124_write_fu_146     |    0    |    0    |    0    |
|          |     write_ln134_write_fu_172     |    0    |    0    |    0    |
|          |     write_ln135_write_fu_180     |    0    |    0    |    0    |
|          |     write_ln139_write_fu_188     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            cast_fu_257           |    0    |    0    |    0    |
|   zext   |           cast2_fu_266           |    0    |    0    |    0    |
|          |           cast3_fu_269           |    0    |    0    |    0    |
|          |      col_0_i_i_i_cast_fu_279     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    17   |   355   |   700   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    O_temp_4_reg_370    |   32   |
|    add_ln119_reg_341   |   31   |
|    add_ln122_reg_350   |   96   |
|    and_ln130_reg_327   |    1   |
|     bound4_reg_332     |   96   |
|   col_0_i_i_i_reg_195  |   31   |
|   icmp_ln119_reg_337   |    1   |
|   icmp_ln122_reg_346   |    1   |
|indvar_flatten13_reg_206|   96   |
|    p_c_read_reg_312    |   32   |
|   p_chin_read_reg_317  |   32   |
|    p_k_read_reg_322    |   32   |
|     tmp_23_reg_360     |   32   |
|     tmp_24_reg_355     |   32   |
|   tmp_4_i_i_i_reg_365  |   32   |
|       tmp_reg_217      |   32   |
+------------------------+--------+
|          Total         |   609  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| tmp_reg_217 |  p0  |   2  |  32  |   64   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   64   ||  0.656  ||    9    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   17   |    -   |   355  |   700  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   609  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   17   |    0   |   964  |   709  |
+-----------+--------+--------+--------+--------+
