package AXIModeler;

public class OutputWriter {
	
	
	
	static void printVerilog(Implication imp) {
		
	}

}
