HDL files and Library setup
Reading files (analyze and elaborate)
Design environment constraints
Clock Gating
Optimization constraints
Compile and Compile Strategies
Optimization techniques
Report generation and timing analysis
Write files
Checklists

dc.setup
==========
# Pjt Info
set company "XYZ"
set pjt "AAA"
set lib_base "/home/cadLIB"

# PATH
set search_path "$lib_base/.../../db $search_path"
set target_library "fast.db typ.db slow.db"
set link_library "* $target_library xxx.db"
set symbol_library "generic.sdb"
set synthetic_library "dw.sldb"

# VARs
set hdlin_translate_off_skip_text "TRUE"
set edifout_netlist_only "TRUE"
set verilogout_no_tri "TRUE"
set_fix_multiple_port_nets -all -buffer_constants

# Design Read
==========
analyse
elaborate

# design env
==========
set_operating_conditions
set_wire_load_model
set_drive, set_driving_cell
set_load, set_fanout_load
set_input_delay, set_output_delay

# design constraints
==========
# Design Rule
set_max_transition
set_max_fanout
set_max_capacitance
# optimization constraints
create_clock
set_clock_latency
set_propagated_clock
set_clock_uncertainty 0.1 [get_clock CLK]
set_clock_transition
set_max_area

set_dont_touch_network {find clock clk_0}
set_fix_hold [find clock clk_0]
set_dont_use


# Compile
compile

# report
==========
check_timing
report_qor

report_area
report_constraints
report_timing
report_design
report_clock_timing

==========
# save design, ddc, vg, sdc
# Change naming rules
define_name_rules name_rule -allowed "A-Z a-z 0-9 _" -max_length 255 -type cell
define_name_rules name_rule -allowed "A-Z a-z 0-9 _[]" -max_length 255 -type net
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
define_name_rules name_rule -case_insensitive
change_name -hierarchy -rules name_rule

==========
# Check List
LEC
SDC, UPF
assign statement
combinatorial loop
Un-clocked regs
Un-constrainted IO
IO dely missing
Un-expandable clock ????
Master-slave separation ????
Floating Pins
multio drivern inputs
un-driven inputs
un-driven outputs
normal cells in clock path
pin dir mismatch
dont use cells





