Ji Gu , Hui Guo, Enabling large decoded instruction loop caching for energy-aware embedded processors, Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems, October 24-29, 2010, Scottsdale, Arizona, USA
Alen Bardizbanyan , Magnus Själander , David Whalley , Per Larsson-Edefors, Improving Data Access Efficiency by Using Context-Aware Loads and Stores, ACM SIGPLAN Notices, v.50 n.5, p.1-10, May 2015
Mostafa Farahani , Amirali Baniasadi, Temperature reduction analysis in Sentry Tag cache systems, Proceedings of the 10th workshop on MEmory performance: DEaling with Applications, systems and architecture, September 13-13, 2009, Raleigh, North Carolina
Yun Kyo Cho , Seong Tae Jhang , Chu Shik Jhon, Selective word reading for high performance and low power processor, Proceedings of the 2011 ACM Symposium on Research in Applied Computation, November 02-05, 2011, Miami, Florida
Anant Vishnoi , Preeti Ranjan Panda , M. Balakrishnan, Online cache state dumping for processor debug, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California
Zhong Zheng , Zhiying Wang , Mikko Lipasti, Tag check elision, Proceedings of the 2014 international symposium on Low power electronics and design, August 11-13, 2014, La Jolla, California, USA
Joan J. Valls , Alberto Ros , Julio Sahuquillo , Maria E. Gomez, PS-Cache: an energy-efficient cache design for chip multiprocessors, The Journal of Supercomputing, v.71 n.1, p.67-86, January   2015
Ji Gu , Hui Guo , Patrick Li, Full Length Article: An on-chip instruction cache design with one-bit tag for low-power embedded systems, Microprocessors & Microsystems, v.35 n.4, p.382-391, June, 2011
Mrinmoy Ghosh , Emre Ozer , Simon Ford , Stuart Biles , Hsien-Hsin S. Lee, Way guard: a segmented counting bloom filter approach to reducing energy for set-associative caches, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA
Juan L. Aragón , Alexander V. Veidenbaum, Optimizing CAM-based instruction cache designs for low-power embedded systems, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.12, p.1155-1163, December, 2008
Georgios Keramidas , Polychronis Xekalakis , Stefanos Kaxiras, Applying decay to reduce dynamic power in set-associative caches, Proceedings of the 2nd international conference on High performance embedded architectures and compilers, January 28-30, 2007, Ghent, Belgium
T. Venkata Kalyan , Madhu Mutyam, Word-interleaved cache: an energy efficient data cache architecture, Proceedings of the 13th international symposium on Low power electronics and design, August 11-13, 2008, Bangalore, India
Chuanjun Zhang, Balanced Cache: Reducing Conflict Misses of Direct-Mapped Caches, ACM SIGARCH Computer Architecture News, v.34 n.2, p.155-166, May 2006
Georgios Keramidas , Polychronis Xekalakis , Stefanos Kaxiras, Recruiting Decay for Dynamic Power Reduction in Set-Associative Caches, Transactions on High-Performance Embedded Architectures and Compilers II, Springer-Verlag, Berlin, Heidelberg, 2009
Cheng-Kok Koh , Weng-Fai Wong , Yiran Chen , Hai Li, Tolerating process variations in large, set-associative caches: The buddy cache, ACM Transactions on Architecture and Code Optimization (TACO), v.6 n.2, p.1-34, June 2009
Alen Bardizbanyan , Magnus Själander , David Whalley , Per Larsson-Edefors, Designing a practical data filter cache to improve both energy efficiency and performance, ACM Transactions on Architecture and Code Optimization (TACO), v.10 n.4, p.1-25, December 2013
Chuanjun Zhang, Reducing cache misses through programmable decoders, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.4, p.1-31, January 2008
Ji Gu , Hui Guo , Tohru Ishihara, DLIC: Decoded loop instructions caching for energy-aware embedded processors, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.1, p.1-26, August 2013
