// Seed: 704902011
`define pp_13 0
`default_nettype id_10
`define pp_14 0
`define pp_15 0
`define pp_16 0
`default_nettype id_12 `default_nettype id_12 `timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    output logic id_3,
    input id_4,
    input logic id_5,
    output tri0 id_6,
    input logic id_7,
    input id_8,
    input logic id_9,
    input id_10,
    input id_11,
    output logic id_12
);
  assign id_3 = id_7;
  type_22(
      id_10, 1, id_1
  );
  assign id_3 = 1;
  assign id_6[1] = 1'b0;
  logic id_13;
  assign id_12 = id_4;
  type_24(
      1, 1, 1
  );
endmodule
