<!DOCTYPE html><html id="intel_fpga" class="en_us js canvas canvastext webgl fontface video svg inlinesvg rwd headerfooter-menu3 js flexbox flexboxlegacy canvas canvastext webgl no-touch geolocation postmessage no-websqldatabase indexeddb hashchange history draganddrop websockets rgba hsla multiplebgs backgroundsize borderimage borderradius boxshadow textshadow opacity cssanimations csscolumns cssgradients no-cssreflections csstransforms csstransforms3d csstransitions fontface generatedcontent video audio localstorage sessionstorage webworkers applicationcache svg inlinesvg smil svgclippaths desktop windows windowsnt firefox firefox63 gecko no-ipad no-iphone no-ipod no-appleios" data-region="en_us" style="opacity: 1;"><head>
    <base href="https://www.intel.com/content/www/us/en/programmable/documentation/bhc1395127830032.html#nfa1428998416666"><script async="" crossorigin="anonymous" type="text/javascript" data-savepage-src="https://cdnssl.clicktale.net/www/ChangeMonitor-latest.js" src=""></script>
  
<title>Low Latency Ethernet 10G MAC Intel FPGA IP User Guide</title>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8">
  <meta http-equiv="X-UA-Compatible" content="IE=8; IE=9; IE=10; IE=11">
  <meta name="description" content="The Low Latency (LL) Ethernet 10G (10GbE) Media Access Controller (MAC)
				

               Intel
®
 FPGA IP
 core is a configurable component
			that implements the IEEE 802.3-2008 specification. To build a complete Ethernet
			subsystem in an 
Intel
 FPGA device and connect
			it to an external device, you can use the LL 10GbE
				

               Intel
®
 FPGA IP
 core with an 
Intel
 FPGA PHY IP core or any of the supported
			PHYs.
The following figure shows a system with the LL 10GbE MAC
... Low Latency Ethernet 10G MAC Intel FPGA IP User Guide
Low Latency Ethernet 10G MAC Intel FPGA IP User Guide">
  <meta name="date" content="2018-11-01">
  <meta name="viewport" content="width=device-width, initial-scale=1">
   <meta name="keywords" content="user-guide">
<title>Low Latency Ethernet 10G MAC Intel FPGA IP User Guide</title>

  <link rel="stylesheet" href="/etc/clientlibs/psg/core/granite/jquery-ui.min.css" type="text/css">
<link rel="stylesheet" href="/etc/clientlibs/altera-www/global/custom-bootstrap.min.css" type="text/css">
<link rel="stylesheet" href="/etc/clientlibs/altera-www/global.min.css" type="text/css">
<script async="" data-savepage-src="https://www.google-analytics.com/analytics.js" src=""></script><script type="text/javascript" async="" data-savepage-src="https://ssl.google-analytics.com/ga.js" src=""></script><script data-savepage-src="//tags.tiqcdn.com/utag/intel/profile-altera/prod/utag.js" src="" type="text/javascript" async=""></script><script type="text/javascript" data-savepage-src="/etc/clientlibs/psg/core/granite/jquery.min.js" src=""></script>
<script type="text/javascript" data-savepage-src="/etc/clientlibs/psg/core/granite/utils.min.js" src=""></script>
<script type="text/javascript" data-savepage-src="/etc/clientlibs/psg/core/granite/jquery/granite.min.js" src=""></script>
<script type="text/javascript" data-savepage-src="/etc/clientlibs/psg/core/foundation/jquery.min.js" src=""></script>
<script type="text/javascript" data-savepage-src="/etc/clientlibs/psg/core/granite/jquery-ui.min.js" src=""></script>
<script type="text/javascript" data-savepage-src="/etc/clientlibs/psg/core/foundation/jquery-ui.min.js" src=""></script>
<script type="text/javascript" data-savepage-src="/etc/clientlibs/altera-www/global/custom-bootstrap.min.js" src=""></script>
<script type="text/javascript" data-savepage-src="/etc/clientlibs/altera-www/global.min.js" src=""></script>
<link rel="stylesheet" href="/etc/clientlibs/altera-www/fonts/default.min.css" type="text/css">
<link rel="stylesheet" href="/etc/clientlibs/altera-www/components.min.css" type="text/css">
<link rel="stylesheet" href="/etc/clientlibs/altera-www/comps.min.css" type="text/css">
<!-- Tealium Tagging + target -->
    <script type="text/javascript"></script>
    <script type="text/javascript" data-savepage-src="https://www.intel.com/content/dam/www/global/wap/wap-altera.js" src=""></script>
<!--IGHF (Performance tweaks for Mobile and Slow connections)-->  
<meta http-equiv="x-dns-prefetch-control" content="on">
<link rel="dns-prefetch" href="https://www.intel.com" pr="1.0">
<link rel="dns-prefetch" href="https://www.google-analytics.com" pr="1.0">
<link rel="preconnect" href="https://www.intel.com" crossorigin="anonymous" pr="1.0">
<link rel="preconnect" href="https://www.google-analytics.com" crossorigin="anonymous" pr="1.0"> 
<!--/IGHF-->
	
    <!--IGHF Loader-->
<!--[if le IE 9]>
<script type="text/javascript" src="https://www.intel.com/ighf/50recode.2/js/headerchooser.js" ASYNC DEFER></script>
<![endif]-->
<!--[if gt IE 9]><!-->
<script type="text/javascript" data-savepage-src="https://www.intel.com/ighf/50recode.2/js/headerchooser.js" src="" async=""></script>
<!--<![endif]-->
<script></script>
<!--/IGHF Loader--><script type="text/javascript" data-savepage-src="https://www.intel.com/ighf/50recode.2/designs/unav6/assets/js/assetLoader.min.js" src="" async=""></script><style type="text/css">/**/.rwd #recode50header{visibility:visible; height:60px; min-height:0; padding:0;} @media (max-width: 767px) { .rwd #recode50header{visibility:visible; height:50px; min-height:0; padding:0;} } </style><script type="text/javascript" data-savepage-src="https://www.intel.com/ighf/50recode.2/designs/unav6/data/en_US/data.js" src="" async=""></script><style id="at-makers-style" class="at-flicker-control">
.mboxDefault {visibility:hidden;}
</style><style type="text/css">.MathJax_Hover_Frame {border-radius: .25em; -webkit-border-radius: .25em; -moz-border-radius: .25em; -khtml-border-radius: .25em; box-shadow: 0px 0px 15px #83A; -webkit-box-shadow: 0px 0px 15px #83A; -moz-box-shadow: 0px 0px 15px #83A; -khtml-box-shadow: 0px 0px 15px #83A; border: 1px solid #A6D ! important; display: inline-block; position: absolute}
.MathJax_Menu_Button .MathJax_Hover_Arrow {position: absolute; cursor: pointer; display: inline-block; border: 2px solid #AAA; border-radius: 4px; -webkit-border-radius: 4px; -moz-border-radius: 4px; -khtml-border-radius: 4px; font-family: 'Courier New',Courier; font-size: 9px; color: #F0F0F0}
.MathJax_Menu_Button .MathJax_Hover_Arrow span {display: block; background-color: #AAA; border: 1px solid; border-radius: 3px; line-height: 0; padding: 4px}
.MathJax_Hover_Arrow:hover {color: white!important; border: 2px solid #CCC!important}
.MathJax_Hover_Arrow:hover span {background-color: #CCC!important}
</style><style type="text/css">#MathJax_About {position: fixed; left: 50%; width: auto; text-align: center; border: 3px outset; padding: 1em 2em; background-color: #DDDDDD; color: black; cursor: default; font-family: message-box; font-size: 120%; font-style: normal; text-indent: 0; text-transform: none; line-height: normal; letter-spacing: normal; word-spacing: normal; word-wrap: normal; white-space: nowrap; float: none; z-index: 201; border-radius: 15px; -webkit-border-radius: 15px; -moz-border-radius: 15px; -khtml-border-radius: 15px; box-shadow: 0px 10px 20px #808080; -webkit-box-shadow: 0px 10px 20px #808080; -moz-box-shadow: 0px 10px 20px #808080; -khtml-box-shadow: 0px 10px 20px #808080; filter: progid:DXImageTransform.Microsoft.dropshadow(OffX=2, OffY=2, Color='gray', Positive='true')}
#MathJax_About.MathJax_MousePost {outline: none}
.MathJax_Menu {position: absolute; background-color: white; color: black; width: auto; padding: 2px; border: 1px solid #CCCCCC; margin: 0; cursor: default; font: menu; text-align: left; text-indent: 0; text-transform: none; line-height: normal; letter-spacing: normal; word-spacing: normal; word-wrap: normal; white-space: nowrap; float: none; z-index: 201; box-shadow: 0px 10px 20px #808080; -webkit-box-shadow: 0px 10px 20px #808080; -moz-box-shadow: 0px 10px 20px #808080; -khtml-box-shadow: 0px 10px 20px #808080; filter: progid:DXImageTransform.Microsoft.dropshadow(OffX=2, OffY=2, Color='gray', Positive='true')}
.MathJax_MenuItem {padding: 2px 2em; background: transparent}
.MathJax_MenuArrow {position: absolute; right: .5em; padding-top: .25em; color: #666666; font-size: .75em}
.MathJax_MenuActive .MathJax_MenuArrow {color: white}
.MathJax_MenuArrow.RTL {left: .5em; right: auto}
.MathJax_MenuCheck {position: absolute; left: .7em}
.MathJax_MenuCheck.RTL {right: .7em; left: auto}
.MathJax_MenuRadioCheck {position: absolute; left: 1em}
.MathJax_MenuRadioCheck.RTL {right: 1em; left: auto}
.MathJax_MenuLabel {padding: 2px 2em 4px 1.33em; font-style: italic}
.MathJax_MenuRule {border-top: 1px solid #CCCCCC; margin: 4px 1px 0px}
.MathJax_MenuDisabled {color: GrayText}
.MathJax_MenuActive {background-color: Highlight; color: HighlightText}
.MathJax_MenuDisabled:focus, .MathJax_MenuLabel:focus {background-color: #E8E8E8}
.MathJax_ContextMenu:focus {outline: none}
.MathJax_ContextMenu .MathJax_MenuItem:focus {outline: none}
#MathJax_AboutClose {top: .2em; right: .2em}
.MathJax_Menu .MathJax_MenuClose {top: -10px; left: -10px}
.MathJax_MenuClose {position: absolute; cursor: pointer; display: inline-block; border: 2px solid #AAA; border-radius: 18px; -webkit-border-radius: 18px; -moz-border-radius: 18px; -khtml-border-radius: 18px; font-family: 'Courier New',Courier; font-size: 24px; color: #F0F0F0}
.MathJax_MenuClose span {display: block; background-color: #AAA; border: 1.5px solid; border-radius: 18px; -webkit-border-radius: 18px; -moz-border-radius: 18px; -khtml-border-radius: 18px; line-height: 0; padding: 8px 0 6px}
.MathJax_MenuClose:hover {color: white!important; border: 2px solid #CCC!important}
.MathJax_MenuClose:hover span {background-color: #CCC!important}
.MathJax_MenuClose:hover:focus {outline: none}
</style><style type="text/css">.MathJax_Preview .MJXf-math {color: inherit!important}
</style><style type="text/css">.MJX_Assistive_MathML {position: absolute!important; top: 0; left: 0; clip: rect(1px, 1px, 1px, 1px); padding: 1px 0 0 0!important; border: 0!important; height: 1px!important; width: 1px!important; overflow: hidden!important; display: block!important; -webkit-touch-callout: none; -webkit-user-select: none; -khtml-user-select: none; -moz-user-select: none; -ms-user-select: none; user-select: none}
.MJX_Assistive_MathML.MJX_Assistive_MathML_Block {width: 100%!important}
</style><style type="text/css">#MathJax_Zoom {position: absolute; background-color: #F0F0F0; overflow: auto; display: block; z-index: 301; padding: .5em; border: 1px solid black; margin: 0; font-weight: normal; font-style: normal; text-align: left; text-indent: 0; text-transform: none; line-height: normal; letter-spacing: normal; word-spacing: normal; word-wrap: normal; white-space: nowrap; float: none; -webkit-box-sizing: content-box; -moz-box-sizing: content-box; box-sizing: content-box; box-shadow: 5px 5px 15px #AAAAAA; -webkit-box-shadow: 5px 5px 15px #AAAAAA; -moz-box-shadow: 5px 5px 15px #AAAAAA; -khtml-box-shadow: 5px 5px 15px #AAAAAA; filter: progid:DXImageTransform.Microsoft.dropshadow(OffX=2, OffY=2, Color='gray', Positive='true')}
#MathJax_ZoomOverlay {position: absolute; left: 0; top: 0; z-index: 300; display: inline-block; width: 100%; height: 100%; border: 0; padding: 0; margin: 0; background-color: white; opacity: 0; filter: alpha(opacity=0)}
#MathJax_ZoomFrame {position: relative; display: inline-block; height: 0; width: 0}
#MathJax_ZoomEventTrap {position: absolute; left: 0; top: 0; z-index: 302; display: inline-block; border: 0; padding: 0; margin: 0; background-color: white; opacity: 0; filter: alpha(opacity=0)}
</style><style type="text/css">.MathJax_Preview {color: #888}
#MathJax_Message {position: fixed; left: 1px; bottom: 2px; background-color: #E6E6E6; border: 1px solid #959595; margin: 0px; padding: 2px 8px; z-index: 102; color: black; font-size: 80%; width: auto; white-space: nowrap}
#MathJax_MSIE_Frame {position: absolute; top: 0; left: 0; width: 0px; z-index: 101; border: 0px; margin: 0px; padding: 0px}
.MathJax_Error {color: #CC0000; font-style: italic}
</style><script type="text/javascript" async="" charset="utf-8" id="utag_intel.profile-altera_202" data-savepage-src="//tags.tiqcdn.com/utag/intel/profile-altera/prod/utag.202.js?utv=ut4.46.201811152032" src=""></script><script type="text/javascript" async="" charset="utf-8" id="utag_intel.profile-altera_203" data-savepage-src="//tags.tiqcdn.com/utag/intel/profile-altera/prod/utag.203.js?utv=ut4.46.201811152032" src=""></script><script type="text/javascript" async="" charset="utf-8" id="utag_intel.profile-altera_232" data-savepage-src="//tags.tiqcdn.com/utag/intel/profile-altera/prod/utag.232.js?utv=ut4.46.201811152032" src=""></script><script type="text/javascript" async="" charset="utf-8" id="utag_intel.profile-altera_243" data-savepage-src="//tags.tiqcdn.com/utag/intel/profile-altera/prod/utag.243.js?utv=ut4.46.201811152032" src=""></script><script type="text/javascript" async="" defer="" data-savepage-src="https://vid1021.d41.co/sync/" src=""></script><script type="text/javascript" async="" charset="utf-8" id="tiqapp" data-savepage-src="//tags.tiqcdn.com/utag/tiqapp/utag.v.js?a=intel/profile-altera/201811232023&cb=1543868721640" src=""></script><style type="text/css">.MJXp-script {font-size: .8em}
.MJXp-right {-webkit-transform-origin: right; -moz-transform-origin: right; -ms-transform-origin: right; -o-transform-origin: right; transform-origin: right}
.MJXp-bold {font-weight: bold}
.MJXp-italic {font-style: italic}
.MJXp-scr {font-family: MathJax_Script,'Times New Roman',Times,STIXGeneral,serif}
.MJXp-frak {font-family: MathJax_Fraktur,'Times New Roman',Times,STIXGeneral,serif}
.MJXp-sf {font-family: MathJax_SansSerif,'Times New Roman',Times,STIXGeneral,serif}
.MJXp-cal {font-family: MathJax_Caligraphic,'Times New Roman',Times,STIXGeneral,serif}
.MJXp-mono {font-family: MathJax_Typewriter,'Times New Roman',Times,STIXGeneral,serif}
.MJXp-largeop {font-size: 150%}
.MJXp-largeop.MJXp-int {vertical-align: -.2em}
.MJXp-math {display: inline-block; line-height: 1.2; text-indent: 0; font-family: 'Times New Roman',Times,STIXGeneral,serif; white-space: nowrap; border-collapse: collapse}
.MJXp-display {display: block; text-align: center; margin: 1em 0}
.MJXp-math span {display: inline-block}
.MJXp-box {display: block!important; text-align: center}
.MJXp-box:after {content: " "}
.MJXp-rule {display: block!important; margin-top: .1em}
.MJXp-char {display: block!important}
.MJXp-mo {margin: 0 .15em}
.MJXp-mfrac {margin: 0 .125em; vertical-align: .25em}
.MJXp-denom {display: inline-table!important; width: 100%}
.MJXp-denom > * {display: table-row!important}
.MJXp-surd {vertical-align: top}
.MJXp-surd > * {display: block!important}
.MJXp-script-box > *  {display: table!important; height: 50%}
.MJXp-script-box > * > * {display: table-cell!important; vertical-align: top}
.MJXp-script-box > *:last-child > * {vertical-align: bottom}
.MJXp-script-box > * > * > * {display: block!important}
.MJXp-mphantom {visibility: hidden}
.MJXp-munderover {display: inline-table!important}
.MJXp-over {display: inline-block!important; text-align: center}
.MJXp-over > * {display: block!important}
.MJXp-munderover > * {display: table-row!important}
.MJXp-mtable {vertical-align: .25em; margin: 0 .125em}
.MJXp-mtable > * {display: inline-table!important; vertical-align: middle}
.MJXp-mtr {display: table-row!important}
.MJXp-mtd {display: table-cell!important; text-align: center; padding: .5em 0 0 .5em}
.MJXp-mtr > .MJXp-mtd:first-child {padding-left: 0}
.MJXp-mtr:first-child > .MJXp-mtd {padding-top: 0}
.MJXp-mlabeledtr {display: table-row!important}
.MJXp-mlabeledtr > .MJXp-mtd:first-child {padding-left: 0}
.MJXp-mlabeledtr:first-child > .MJXp-mtd {padding-top: 0}
.MJXp-merror {background-color: #FFFF88; color: #CC0000; border: 1px solid #CC0000; padding: 1px 3px; font-style: normal; font-size: 90%}
.MJXp-scale0 {-webkit-transform: scaleX(.0); -moz-transform: scaleX(.0); -ms-transform: scaleX(.0); -o-transform: scaleX(.0); transform: scaleX(.0)}
.MJXp-scale1 {-webkit-transform: scaleX(.1); -moz-transform: scaleX(.1); -ms-transform: scaleX(.1); -o-transform: scaleX(.1); transform: scaleX(.1)}
.MJXp-scale2 {-webkit-transform: scaleX(.2); -moz-transform: scaleX(.2); -ms-transform: scaleX(.2); -o-transform: scaleX(.2); transform: scaleX(.2)}
.MJXp-scale3 {-webkit-transform: scaleX(.3); -moz-transform: scaleX(.3); -ms-transform: scaleX(.3); -o-transform: scaleX(.3); transform: scaleX(.3)}
.MJXp-scale4 {-webkit-transform: scaleX(.4); -moz-transform: scaleX(.4); -ms-transform: scaleX(.4); -o-transform: scaleX(.4); transform: scaleX(.4)}
.MJXp-scale5 {-webkit-transform: scaleX(.5); -moz-transform: scaleX(.5); -ms-transform: scaleX(.5); -o-transform: scaleX(.5); transform: scaleX(.5)}
.MJXp-scale6 {-webkit-transform: scaleX(.6); -moz-transform: scaleX(.6); -ms-transform: scaleX(.6); -o-transform: scaleX(.6); transform: scaleX(.6)}
.MJXp-scale7 {-webkit-transform: scaleX(.7); -moz-transform: scaleX(.7); -ms-transform: scaleX(.7); -o-transform: scaleX(.7); transform: scaleX(.7)}
.MJXp-scale8 {-webkit-transform: scaleX(.8); -moz-transform: scaleX(.8); -ms-transform: scaleX(.8); -o-transform: scaleX(.8); transform: scaleX(.8)}
.MJXp-scale9 {-webkit-transform: scaleX(.9); -moz-transform: scaleX(.9); -ms-transform: scaleX(.9); -o-transform: scaleX(.9); transform: scaleX(.9)}
.MathJax_PHTML .noError {vertical-align: ; font-size: 90%; text-align: left; color: black; padding: 1px 3px; border: 1px solid}
</style><script type="text/javascript" data-savepage-src="https://www.intel.com/ighf/50recode.2/designs/unav6/assets/js/commons-page.min.js" src="" async=""></script>
    <link rel="icon" href="">
    <script id="savepage-pageloader" type="application/javascript">
      savepage_PageLoader(5);
      
      }
    </script>
    <meta name="savepage-url" content="https://www.intel.com/content/www/us/en/programmable/documentation/bhc1395127830032.html#nfa1428998416666">
    <meta name="savepage-title" content="Low Latency Ethernet 10G MAC Intel FPGA IP User Guide">
    <meta name="savepage-date" content="Mon Dec 03 2018 15:18:10 GMT-0600 (Central Standard Time)">
    <meta name="savepage-state" content="Standard Items; Used page loader; Retained cross-origin frames; Removed unsaved URLs; Max frame depth = 5; Max resource size = 50MB; Max resource time = 10s;">
    <meta name="savepage-version" content="12.5">
    <meta name="savepage-comments" content=""></head>

<body class="new_browser"><div id="MathJax_Message" style="display: none;"></div>
<div class="component at-element-marker">
    <div class="tool-links col-xs-12 col-sm-12"></div>
</div>
            
        
    
    <div class="contactUs contact">

<link rel="stylesheet" href="/etc/designs/ver/6.8.431/intel/clientlibs/pages/contact-us.min.css" type="text/css">

        <div data-component-id="1" data-component="contact-blade" class="contact-us-component component">
            <div class="container">
                <div class="dropdown contact-dropdown">
                    
                        <button id="dropdownContactUs" type="button" class="btn btn-contact" data-toggle="dropdown" aria-haspopup="true" aria-expanded="false">
                            <span class="dropdown-label">Contact Sales</span>
                        </button>
                    

                    <ul class="dropdown-menu" aria-labelledby="dropdownContactUs">
                        <li class="scrollable-menu">
                                <a href="https://plan.seek.intel.com/PSG_WW_NC_LPCS_EN_2018_FPGAContactUs-EN?URL=" onclick="this.href += document.URL" target="_blank" class="dropdown-item dropdown-listing item-modal">
                                    <span class="item-info at-element-click-tracking">Contact Sales Now</span>
                                
		</a>
<script></script></li></ul></div></div></div></div><script type="text/javascript" data-savepage-src="/content/dam/altera-www/global/en_US/scripts/js/survey/onsite.js" src=""></script>
<!--googleoff:all-->
    <!--IGHF Header-->
<!--GAATversion='50recode.2' date='10/02/2017 08:00:00' Version='2.0':CharacterEncoding:utf8--> 
<div id="fontPreloader" style="font-family:intel-clear;height:0;overflow:hidden;">hidden text to trigger <b style="font-weight:bold">early</b> <em style="font-style:italic">load</em> of <span style="font-weight:200;">fonts</span>	Продукция<b style="font-weight:bold">Продукция</b><em style="font-style:italic">Продукция</em><span style="font-weight:200;">Продукция</span>	Các sản phẩm<b style="font-weight:bold">Các sản phẩm</b><em style="font-style:italic">Các sản phẩm</em><span style="font-weight:200;">Các sản phẩm</span>	المنتجات<b style="font-weight:bold">المنتجات</b><em style="font-style:italic">المنتجات</em><span style="font-weight:200;">المنتجات</span>	מוצרים<b style="font-weight:bold">מוצרים</b><em style="font-style:italic">מוצרים</em><span style="font-weight:200;">מוצרים</span></div><div id="recode50header" class="recode50"> <script></script> <div class="header-simplify component" style="display:none;" data-component="header" data-component-id="1"> <header role="banner"> <span visibility="hidden"></span> <div class="site-mask" data-igm-site-mask=""></div> <nav class="global-menu-simplify navbar-fixed-top " role="navigation" aria-label="Site" data-igm=""> <div class="container main-navbar"> <div class="row"> <div class="nav-left col-xs-5"> <div class="content"> <button class="hamburger icon hidden-md hidden-lg hidden-xl" data-toggle="mega-menu" data-target="#menu-products"><span class="align-icons align-menu"></span> </button> <ul class="hidden-xs hidden-sm"> <li> <button data-toggle="mega-menu" data-target="#menu-0">Products</button> </li> <li> <button data-toggle="mega-menu" data-target="#menu-1">Solutions</button> </li> <li> <button data-toggle="mega-menu" data-target="#menu-2">Support</button> </li> </ul> </div> </div> <div class="nav-center col-xs-2"> <div class="content"> <a href="https://www.intel.com/content/www/us/en/homepage.html" alt="Intel homepage" class="navbar-logo" title="Intel Logo"></a> </div> </div> <div class="nav-right col-xs-5"> <div class="content"> <button type="button" class="language-selector-toggle" aria-label="USA (English)" data-igm-search-toggle=""> <span class="hidden-xs" aria-hidden="true"> USA (English) </span> <span class="icon fa-globe align-icons"></span> </button> <span class="states-login"> <span class="state-logged-in state-option"> <span class="option-links" id="myprofile-signin-menu"></span> </span> </span> <button class="login login-toggle item icon" aria-label="Sign In" data-igm-search-toggle=""> <span class="login-label" aria-hidden="true"> Sign In </span><span class="icon-login align-icons fa-"></span></button> <span role="search"> <button type="button" title="Search" class="search-button icon" data-igm-search-toggle=""><span class="fa-search" id="newsearch"></span></button> </span> </div> </div> </div> </div> <div class="uheadersearch homepagesearch"> <div id="simplify-search" class="search-content brand-darkest-gray theme-dark-1 component" data-component="homepagesearch" data-igm-search-content="" data-component-id="1"> <div class="wrapper-sticky-footer"> <div class="slide-search-results"> <form class="search item" data-igm-search-control="" name="hpsform-new" id="hpsform-new" action="https://www.intel.com/content/www/us/en/search.html" onsubmit="return INTEL_TYPE_AHEAD.onSubmitHps('Search', '/content/www/us/en', 'en_US')"> <button type="submit" class="search-button icon" aria-label="Search" data-tabindex="2"><span class="fa-search"></span></button> <label for="mobile-search">   <input id="query" name="query" type="hidden" value=""> <input value="" data-tabindex="1" data-search-input="" id="mobile-search" name="keyword" type="text" data-igm-search-input="" title="Search" autocomplete="off" placeholder="Search Intel.com"> </label> <button id="header-btn-clear" type="reset" class="search-clear" data-igm-search-clear="" style="display: none;"> <span></span></button> <button type="button" id="cls-btn" class="close icon" aria-label="Close" data-igm-search-toggle="" data-tabindex="3"><span></span></button> <input type="hidden" name="toplevelcategory" id="toplevelcategory" value="PSGSupport"></form> <div class="results-overlay results-recent results component" data-component="wa_skip_track" data-component-id="1"> <div class="overlay-content recent-searches-terms"> <h3>Recent Searches</h3> <ul class="searched-item">

<li><a href="#" class="search-link search-link-term" id="termId0">configuration</a></li>

</ul></div> </div> </div> <div class="slide-language-selector"> <div class="modal-intel language-selector modal-expose-menu" id="modal-language-selector">  <div class="language-selector-block"> <div class="modal-content flyout-panel-block force-background" role="dialog" aria-labelledby="regionselector" aria-describedby="selectregion"> <div class="modal-header flyout-panel-block-header"> <h2 class="modal-title" id="Region-Modal"> <span class="icon fa-globe align-icons"></span> Select Your Region <div id="close_button" class="modal-footer flyout-panel-block-header"> <button type="button" class="close icon" aria-label="Close" data-igm-search-toggle=""> <span></span> </button> </div> </h2> </div> <div class="modal-body lang-selector-body"> <div class="flyout-control-panel"> <ul class="list-unstyled flyout-control-listing" id="language-accordion">  <div class="col-xs-12 lang-selector hidden"> <h4 class="accordion-toggle fa- expanded" data-toggle="collapse" data-parent="#language-accordion" data-target="#header-translations"> This page is also available in</h4> </div>  <div id="header-translations" class="accordion-panel in hidden">  <li><a href="#geo-0" data-toggle="flyout" class="flyout-control">Asia Pacific<span class="icon-caret fa-angle-right"></span></a></li>  <li><a href="#geo-1" data-toggle="flyout" class="flyout-control">Europe<span class="icon-caret fa-angle-right"></span></a></li>  <li><a href="#geo-2" data-toggle="flyout" class="flyout-control">Latin America<span class="icon-caret fa-angle-right"></span></a></li>  <li><a href="#geo-3" data-toggle="flyout" class="flyout-control">Middle East/Africa<span class="icon-caret fa-angle-right"></span></a></li>  <li><a href="#geo-4" data-toggle="flyout" class="flyout-control">North America<span class="icon-caret fa-angle-right"></span></a></li>  </div>   <div class="col-xs-12 lang-selector"> <h4 class="accordion-toggle fa- collapsed expanded" data-toggle="collapse" data-parent="#language-accordion" data-target="#home-redirects"> Go to your Country's/Region's Homepage</h4> </div>  <div id="home-redirects" class="accordion-panel collapse in">  <li> <a href="#homepage-0" data-toggle="flyout" class="flyout-control">Asia Pacific<span class="icon-caret fa-angle-right"></span></a> </li>  <li> <a href="#homepage-1" data-toggle="flyout" class="flyout-control">Europe<span class="icon-caret fa-angle-right"></span></a> </li>  <li> <a href="#homepage-2" data-toggle="flyout" class="flyout-control">Latin America<span class="icon-caret fa-angle-right"></span></a> </li>  <li> <a href="#homepage-3" data-toggle="flyout" class="flyout-control">Middle East/Africa<span class="icon-caret fa-angle-right"></span></a> </li>  <li> <a href="#homepage-4" data-toggle="flyout" class="flyout-control">North America<span class="icon-caret fa-angle-right"></span></a> </li>  </div>  </ul>    <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background" id="geo-0"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span> back</a> </div> <div class="flyout-panel-body"> <div class="igm-text-listing"> <div class="pad-btm-10"> <ul class="list-unstyled">   <li class="lang-option"><a data-locale="en_xa" href="https://www.intel.sg/content/www/xa/en/homepage.html?countrylabel=Asia Pacific">Asia Pacific (English)</a> </li>    <li class="lang-option"><a data-locale="en_au" href="https://www.intel.com.au/content/www/au/en/homepage.html">Australia (English)</a> </li>    <li class="lang-option"><a data-locale="zh_cn" href="http://www.intel.cn/content/www/cn/zh/homepage.html">China (简体中文)</a> </li>    <li class="lang-option"><a data-locale="en_in" href="https://www.intel.in/content/www/in/en/homepage.html">India (English)</a> </li>    <li class="lang-option"><a data-locale="id_id" href="https://www.intel.co.id/content/www/id/id/homepage.html">Indonesia (Bahasa Indonesia)</a> </li>    <li class="lang-option"><a data-locale="ja_jp" href="https://www.intel.co.jp/content/www/jp/ja/homepage.html">Japan (日本語)</a> </li>    <li class="lang-option"><a data-locale="ko_kr" href="https://www.intel.co.kr/content/www/kr/ko/homepage.html">Korea (한국어)</a> </li>    <li class="lang-option"><a data-locale="en_xa" href="#?countrylabel=Philippines">Philippines (English)</a> </li>    <li class="lang-option"><a data-locale="zh_tw" href="https://www.intel.com.tw/content/www/tw/zh/homepage.html">Taiwan (繁體中文)</a> </li>    <li class="lang-option"><a data-locale="th_th" href="https://www.thailand.intel.com/content/www/th/th/homepage.html">Thailand (ไทย)</a> </li>    <li class="lang-option"><a data-locale="vi_vn" href="https://www.intel.vn/content/www/vn/vi/homepage.html">Vietnam (Tiếng Việt)</a> </li>   </ul> </div> </div> </div> </div> </div>   <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background" id="geo-1"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span> back</a> </div> <div class="flyout-panel-body"> <div class="igm-text-listing"> <div class="pad-btm-10"> <ul class="list-unstyled">   <li class="lang-option"><a data-locale="fr_fr" href="https://www.intel.fr/content/www/fr/fr/homepage.html">France (Français)</a> </li>    <li class="lang-option"><a data-locale="de_de" href="https://www.intel.de/content/www/de/de/homepage.html">Germany (Deutsch)</a> </li>    <li class="lang-option"><a data-locale="en_ie" href="https://www.intel.ie/content/www/ie/en/homepage.html">Ireland (English)</a> </li>    <li class="lang-option"><a data-locale="it_it" href="https://www.intel.it/content/www/it/it/homepage.html">Italy (Italiano)</a> </li>    <li class="lang-option"><a data-locale="pl_pl" href="https://www.intel.pl/content/www/pl/pl/homepage.html">Poland (Polski)</a> </li>    <li class="lang-option"><a data-locale="ru_ru" href="https://www.intel.ru/content/www/ru/ru/homepage.html">Russia (Русский)</a> </li>    <li class="lang-option"><a data-locale="es_es" href="https://www.intel.es/content/www/es/es/homepage.html">Spain (Español)</a> </li>    <li class="lang-option"><a data-locale="tr_tr" href="https://www.intel.com.tr/content/www/tr/tr/homepage.html">Turkey (Türkçe)</a> </li>    <li class="lang-option"><a data-locale="en_uk" href="https://www.intel.co.uk/content/www/uk/en/homepage.html">United Kingdom (English)</a> </li>   </ul> </div> </div> </div> </div> </div>   <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background" id="geo-2"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span> back</a> </div> <div class="flyout-panel-body"> <div class="igm-text-listing"> <div class="pad-btm-10"> <ul class="list-unstyled">   <li class="lang-option"><a data-locale="es_xl" href="https://www.intel.la/content/www/xl/es/homepage.html?countrylabel=Argentina">Argentina (Español)</a> </li>    <li class="lang-option"><a data-locale="pt_br" href="https://www.intel.com.br/content/www/br/pt/homepage.html">Brazil (Português)</a> </li>    <li class="lang-option"><a data-locale="es_xl" href="https://www.intel.la/content/www/xl/es/homepage.html?countrylabel=Chile">Chile (Español)</a> </li>    <li class="lang-option"><a data-locale="es_xl" href="https://www.intel.la/content/www/xl/es/homepage.html?countrylabel=Colombia">Colombia (Español)</a> </li>    <li class="lang-option"><a data-locale="es_xl" href="https://www.intel.la/content/www/xl/es/homepage.html?countrylabel=Latin America">Latin America (Español)</a> </li>    <li class="lang-option"><a data-locale="es_xl" href="https://www.intel.la/content/www/xl/es/homepage.html?countrylabel=Mexico">Mexico (Español)</a> </li>    <li class="lang-option"><a data-locale="es_xl" href="https://www.intel.la/content/www/xl/es/homepage.html?countrylabel=Peru">Peru (Español)</a> </li>   </ul> </div> </div> </div> </div> </div>   <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background" id="geo-3"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span> back</a> </div> <div class="flyout-panel-body"> <div class="igm-text-listing"> <div class="pad-btm-10"> <ul class="list-unstyled">   <li class="lang-option"><a data-locale="en_za" href="#">Africa</a> </li>    <li class="lang-option"><a data-locale="ar_xr" href="#">Egypt (اللغة العربية)</a> </li>    <li class="lang-option"><a data-locale="en_xr" href="#">Egypt (English)</a> </li>    <li class="lang-option"><a data-locale="he_il" href="https://www.intel.co.il/content/www/il/he/homepage.html">Israel (עברית)</a> </li>    <li class="lang-option"><a data-locale="ar_xr" href="https://www.intel.me/content/www/xr/ar/homepage.html">Middle East (اللغة العربية)</a> </li>    <li class="lang-option"><a data-locale="en_xr" href="https://www.intel.me/content/www/xr/en/homepage.html">Middle East (English)</a> </li>    <li class="lang-option"><a data-locale="en_za" href="#">Nigeria (English)</a> </li>    <li class="lang-option"><a data-locale="en_za" href="https://www.intel.co.za/content/www/za/en/homepage.html">South Africa (English)</a> </li>   </ul> </div> </div> </div> </div> </div>   <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background" id="geo-4"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span> back</a> </div> <div class="flyout-panel-body"> <div class="igm-text-listing"> <div class="pad-btm-10"> <ul class="list-unstyled">   <li class="lang-option"><a data-locale="en_us" href="#">United States (English)</a> </li>    <li class="lang-option"><a data-locale="en_ca" href="https://www.intel.ca/content/www/ca/en/homepage.html">Canada (English)</a> </li>    <li class="lang-option"><a data-locale="fr_ca" href="https://www.intel.ca/content/www/ca/fr/homepage.html">Canada (Français)</a> </li>   </ul> </div> </div> </div> </div> </div>      <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background" id="homepage-0"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>back</a> </div> <div class="flyout-panel-body"> <div class="igm-text-listing"> <div class="pad-btm-10"> <ul class="list-unstyled">   <li class="lang-option"><a data-locale="en_xa" href="https://www.intel.sg/content/www/xa/en/homepage.html?countrylabel=Asia Pacific">Asia Pacific (English)</a> </li>    <li class="lang-option"><a data-locale="en_au" href="https://www.intel.com.au/content/www/au/en/homepage.html">Australia (English)</a> </li>    <li class="lang-option"><a data-locale="zh_cn" href="http://www.intel.cn/content/www/cn/zh/homepage.html">China (简体中文)</a> </li>    <li class="lang-option"><a data-locale="en_in" href="https://www.intel.in/content/www/in/en/homepage.html">India (English)</a> </li>    <li class="lang-option"><a data-locale="id_id" href="https://www.intel.co.id/content/www/id/id/homepage.html">Indonesia (Bahasa Indonesia)</a> </li>    <li class="lang-option"><a data-locale="ja_jp" href="https://www.intel.co.jp/content/www/jp/ja/homepage.html">Japan (日本語)</a> </li>    <li class="lang-option"><a data-locale="ko_kr" href="https://www.intel.co.kr/content/www/kr/ko/homepage.html">Korea (한국어)</a> </li>    <li class="lang-option"><a data-locale="en_xa" href="https://www.intel.sg/content/www/xa/en/homepage.html?countrylabel=Philippines">Philippines (English)</a> </li>    <li class="lang-option"><a data-locale="zh_tw" href="https://www.intel.com.tw/content/www/tw/zh/homepage.html">Taiwan (繁體中文)</a> </li>    <li class="lang-option"><a data-locale="th_th" href="https://www.thailand.intel.com/content/www/th/th/homepage.html">Thailand (ไทย)</a> </li>    <li class="lang-option"><a data-locale="vi_vn" href="https://www.intel.vn/content/www/vn/vi/homepage.html">Vietnam (Tiếng Việt)</a> </li>   </ul> </div> </div> </div> </div> </div>    <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background" id="homepage-1"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>back</a> </div> <div class="flyout-panel-body"> <div class="igm-text-listing"> <div class="pad-btm-10"> <ul class="list-unstyled">   <li class="lang-option"><a data-locale="fr_fr" href="https://www.intel.fr/content/www/fr/fr/homepage.html">France (Français)</a> </li>    <li class="lang-option"><a data-locale="de_de" href="https://www.intel.de/content/www/de/de/homepage.html">Germany (Deutsch)</a> </li>    <li class="lang-option"><a data-locale="en_ie" href="https://www.intel.ie/content/www/ie/en/homepage.html">Ireland (English)</a> </li>    <li class="lang-option"><a data-locale="it_it" href="https://www.intel.it/content/www/it/it/homepage.html">Italy (Italiano)</a> </li>    <li class="lang-option"><a data-locale="pl_pl" href="https://www.intel.pl/content/www/pl/pl/homepage.html">Poland (Polski)</a> </li>    <li class="lang-option"><a data-locale="ru_ru" href="https://www.intel.ru/content/www/ru/ru/homepage.html">Russia (Русский)</a> </li>    <li class="lang-option"><a data-locale="es_es" href="https://www.intel.es/content/www/es/es/homepage.html">Spain (Español)</a> </li>    <li class="lang-option"><a data-locale="tr_tr" href="https://www.intel.com.tr/content/www/tr/tr/homepage.html">Turkey (Türkçe)</a> </li>    <li class="lang-option"><a data-locale="en_uk" href="https://www.intel.co.uk/content/www/uk/en/homepage.html">United Kingdom (English)</a> </li>   </ul> </div> </div> </div> </div> </div>    <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background" id="homepage-2"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>back</a> </div> <div class="flyout-panel-body"> <div class="igm-text-listing"> <div class="pad-btm-10"> <ul class="list-unstyled">   <li class="lang-option"><a data-locale="es_xl" href="https://www.intel.la/content/www/xl/es/homepage.html?countrylabel=Argentina">Argentina (Español)</a> </li>    <li class="lang-option"><a data-locale="pt_br" href="https://www.intel.com.br/content/www/br/pt/homepage.html">Brazil (Português)</a> </li>    <li class="lang-option"><a data-locale="es_xl" href="https://www.intel.la/content/www/xl/es/homepage.html?countrylabel=Chile">Chile (Español)</a> </li>    <li class="lang-option"><a data-locale="es_xl" href="https://www.intel.la/content/www/xl/es/homepage.html?countrylabel=Colombia">Colombia (Español)</a> </li>    <li class="lang-option"><a data-locale="es_xl" href="https://www.intel.la/content/www/xl/es/homepage.html?countrylabel=Latin America">Latin America (Español)</a> </li>    <li class="lang-option"><a data-locale="es_xl" href="https://www.intel.la/content/www/xl/es/homepage.html?countrylabel=Mexico">Mexico (Español)</a> </li>    <li class="lang-option"><a data-locale="es_xl" href="https://www.intel.la/content/www/xl/es/homepage.html?countrylabel=Peru">Peru (Español)</a> </li>   </ul> </div> </div> </div> </div> </div>    <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background" id="homepage-3"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>back</a> </div> <div class="flyout-panel-body"> <div class="igm-text-listing"> <div class="pad-btm-10"> <ul class="list-unstyled">   <li class="lang-option"><a data-locale="en_za" href="https://www.intel.co.za/content/www/za/en/homepage.html">Africa</a> </li>    <li class="lang-option"><a data-locale="ar_xr" href="https://www.intel.com/content/www/xr/ar/homepage.html">Egypt (اللغة العربية)</a> </li>    <li class="lang-option"><a data-locale="en_xr" href="https://www.intel.me/content/www/xr/en/homepage.html">Egypt (English)</a> </li>    <li class="lang-option"><a data-locale="he_il" href="https://www.intel.co.il/content/www/il/he/homepage.html">Israel (עברית)</a> </li>    <li class="lang-option"><a data-locale="ar_xr" href="https://www.intel.me/content/www/xr/ar/homepage.html">Middle East (اللغة العربية)</a> </li>    <li class="lang-option"><a data-locale="en_xr" href="https://www.intel.me/content/www/xr/en/homepage.html">Middle East (English)</a> </li>    <li class="lang-option"><a data-locale="en_za" href="https://www.intel.co.za/content/www/za/en/homepage.html">Nigeria (English)</a> </li>    <li class="lang-option"><a data-locale="en_za" href="https://www.intel.co.za/content/www/za/en/homepage.html">South Africa (English)</a> </li>   </ul> </div> </div> </div> </div> </div>    <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background" id="homepage-4"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>back</a> </div> <div class="flyout-panel-body"> <div class="igm-text-listing"> <div class="pad-btm-10"> <ul class="list-unstyled">     <li class="lang-option"><a data-locale="en_ca" href="https://www.intel.ca/content/www/ca/en/homepage.html">Canada (English)</a> </li>    <li class="lang-option"><a data-locale="fr_ca" href="https://www.intel.ca/content/www/ca/fr/homepage.html">Canada (Français)</a> </li>   </ul> </div> </div> </div> </div> </div>    </div> </div> </div> </div> </div> <script type="text/javascript"></script> <script type="text/javascript"></script> <!-- MODAL for Language selector --> <script id="gls-template" type="text/x-handlebars-template"></script> <script type="text/javascript"></script> </div> <div class="slide-signin"> <div class="modal-intel modal-signin" id="modal-signin-form" aria-labelledby="Signin"> <div class="slide-signin-block" data-component="signincomponent" data-component-id="1"> <div class="modal-header"> <button type="button" class="close icon theme-white" data-igm-search-toggle="" aria-label="Close"> <span></span></button> <h2 class="modal-title" id="Signin"><span class="icon-login align-icons fa-"></span>Sign In</h2> </div> <div class="modal-body"> <div class="alert alert-danger" id="login-error" role="alert"></div> <form id="igm-form-signin" href="https://www.intel.com/libs/apps/intel/login.json/securitytoken" method="POST" name="igm-form-signin" class="igm-form-signin intel-form" novalidate=""> <div class="form-group"> <label for="username"> <input value="" class="form-control form-input" aria-describedby="uname-error" name="userid" id="username" placeholder="Username" required="" style="background-image: url(&quot;data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAASCAYAAABSO15qAAAAAXNSR0IArs4c6QAAAPhJREFUOBHlU70KgzAQPlMhEvoQTg6OPoOjT+JWOnRqkUKHgqWP4OQbOPokTk6OTkVULNSLVc62oJmbIdzd95NcuGjX2/3YVI/Ts+t0WLE2ut5xsQ0O+90F6UxFjAI8qNcEGONia08e6MNONYwCS7EQAizLmtGUDEzTBNd1fxsYhjEBnHPQNG3KKTYV34F8ec/zwHEciOMYyrIE3/ehKAqIoggo9inGXKmFXwbyBkmSQJqmUNe15IRhCG3byphitm1/eUzDM4qR0TTNjEixGdAnSi3keS5vSk2UDKqqgizLqB4YzvassiKhGtZ/jDMtLOnHz7TE+yf8BaDZXA509yeBAAAAAElFTkSuQmCC&quot;); background-repeat: no-repeat; background-attachment: scroll; background-size: 16px 18px; background-position: 98% 50%;"> </label> <div class="error validation-messages" id="uname-error"> <div class="rule broken">Your username is missing</div> </div> </div> <div class="form-group"> <label for="password"> <input type="password" class="form-control form-input" aria-describedby="pwd-error" id="password" name="password" placeholder="Password" required="" autocomplete="off" style="background-image: url(&quot;data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAASCAYAAABSO15qAAAAAXNSR0IArs4c6QAAAPhJREFUOBHlU70KgzAQPlMhEvoQTg6OPoOjT+JWOnRqkUKHgqWP4OQbOPokTk6OTkVULNSLVc62oJmbIdzd95NcuGjX2/3YVI/Ts+t0WLE2ut5xsQ0O+90F6UxFjAI8qNcEGONia08e6MNONYwCS7EQAizLmtGUDEzTBNd1fxsYhjEBnHPQNG3KKTYV34F8ec/zwHEciOMYyrIE3/ehKAqIoggo9inGXKmFXwbyBkmSQJqmUNe15IRhCG3byphitm1/eUzDM4qR0TTNjEixGdAnSi3keS5vSk2UDKqqgizLqB4YzvassiKhGtZ/jDMtLOnHz7TE+yf8BaDZXA509yeBAAAAAElFTkSuQmCC&quot;); background-repeat: no-repeat; background-attachment: scroll; background-size: 16px 18px; background-position: 98% 50%;"> </label> <div class="error validation-messages" id="pwd-error"> <div class="rule broken">Your password is missing</div> </div> </div> <p>By signing in, you agree to our <a href="https://www.intel.com/content/www/us/en/legal/terms-of-use.html">Terms of Service</a>.</p> <div class="row"> <div class="col-xs-12"> <input value="" type="hidden" name="callBack" id="callBackSimplify"> <input type="hidden" name="queryParam" id="queryParam" value="https://www.intel.com/content/www/us/en/programmable/documentation/bhc1395127830032.html"> <input type="submit" class="btn btn-primary" value="Sign In" data-wap="{&quot;linktype&quot;:&quot;sign-in&quot;}"> <label for="cbRememberMe" class="remember-user"><input id="cbRememberMe" name="rememberme" type="checkbox" value="true"> <span>Remember me</span></label> </div> </div><input type="hidden" name="ighf" value="ighf"></form> <p> Forgot your Intel <a href="https://www.intel.com/content/www/us/en/my-intel/forgot-userid.html">username</a> or <a href="https://www.intel.com/content/www/us/en/my-intel/forgot-password.html">password</a>? </p> <p class="mobile-intel-signin">Do you work for Intel? <a href="#" onclick="intel.signinsimplify.geturl('https://sifederation.intel.com/federation/bridge/sso_irp.asp?target=')">Sign in here</a>.</p> </div> </div> </div> <!--iframe id="frameSigninSimplify" tabindex="-1" title="My Intel Sign in" aria-hidden="true" name="frameSigninSimplify" src="https://www.intel.com/etc/designs/intel/global/html/idamFormStaticSimplify.html" style="display:none;"></iframe--> <script></script> </div> <div class="slide-myintel component" data-component="myintel-navmenu" data-component-id="1"></div> </div> <div class="search-info"> <a id="dropDownSearchSignIn" target="_self" tabindex="0" href="#" class="login-toggle pale-blue" data-target="#modal-signin-form">Sign In</a> to access restricted content. </div> <div class="signout-info"> <button type="button" class="btn btn-primary" data-sso-uri="https://federatesso.intel.com" data-logout-uri="" data-wap="{&quot;linktype&quot;:&quot;logout&quot;}" onclick="intel.signinsimplify.signOut()">Sign Out </button> </div> </div> <script type="text/javascript"></script> </div> </nav> <!-- end global intel header --> <div class="mega-menu-content"> <div class="modal modal-global-menu modal-expose-menu modal-full-height fade left" id="modal-intel-menu" tabindex="-1" role="dialog"> <div class="modal-dialog"> <div class="modal-content flyout-panel-block force-background solid brand-darkest-gray theme-dark-1"> <div class="modal-header flyout-panel-block-header force-background solid brand-very-dark-gray"> <button type="button" class="icon close pull-right" data-dismiss="modal" aria-label="Close"> <span></span> </button> <ul class="nav nav-tabs component" data-component="simplify-megamenu" data-component-id="1" role="tablist"> <li role="presentation" class="active"> <a href="#menu-0" role="tab" data-toggle="tab">Products</a> </li> <li role="presentation" class=" "> <a href="#menu-1" role="tab" data-toggle="tab">Solutions</a> </li> <li role="presentation" class=" "> <a href="#menu-2" role="tab" data-toggle="tab">Support</a> </li> </ul> </div> <div class="modal-body"> <div class="tab-content"> <div role="tabpanel" class="tab-pane flyout-control-panel menu-panel fade in active" id="menu-0"> <ul class="list-unstyled flyout-control-listing"> <li><a href="#cat-0-0" data-toggle="flyout" class="flyout-control">Systems &amp; Devices<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-0-1" data-toggle="flyout" class="flyout-control">Processors<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-0-2" data-toggle="flyout" class="flyout-control">Boards &amp; Kits<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-0-3" data-toggle="flyout" class="flyout-control">Chipsets<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-0-4" data-toggle="flyout" class="flyout-control">FPGAs and Programmable Devices<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-0-5" data-toggle="flyout" class="flyout-control">Power Solutions<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-0-6" data-toggle="flyout" class="flyout-control">Memory &amp; Storage<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-0-7" data-toggle="flyout" class="flyout-control">Server Products<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-0-8" data-toggle="flyout" class="flyout-control">Networking &amp; I/O<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-0-9" data-toggle="flyout" class="flyout-control">Wireless<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-0-10" data-toggle="flyout" class="flyout-control">Software &amp; Services<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-0-11" data-toggle="flyout" class="flyout-control">Intel Gateways<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-0-12" data-toggle="flyout" class="flyout-control">Technologies<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-0-13" data-toggle="flyout" class="flyout-control">How to Buy<span class="icon-caret fa-angle-right"></span></a></li> </ul> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-0-0"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Systems &amp; Devices</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/devices-systems.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">All Systems and Devices</a> </h5> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/devices-systems/laptops.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Laptops</a> </h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/devices-systems/laptops/2-in-1s.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">2 in 1s</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/devices-systems/laptops/standard.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Standard Laptops</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/docs/devices-systems/always-connected-pc.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Always Connected PCs</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/devices-systems/laptops/gaming-media-laptops.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Gaming and Media Laptops</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/devices-systems/laptops/notebooks.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Lightweight Notebooks</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/devices-systems/laptops/mobile-workstations.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Mobile Workstations</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/devices-systems/laptops/chromebooks.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Chromebooks*</a> </li> </ul> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/devices-systems/desktops.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Desktops</a> </h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/devices-systems/desktops/pcs.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Towers</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/devices-systems/desktops/gaming-media-pcs.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Gaming and Media Desktops</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/devices-systems/desktops/all-in-ones.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">All In Ones</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/devices-systems/desktops/mini-pcs.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Mini PCs</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/boards-kits/nuc.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® NUC</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/devices-systems/desktops/workstations.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Workstations</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/boards-kits/desktop-thermal-solutions.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Thermal Solutions</a> </li> </ul> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/devices-systems/tablets.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Tablets and Smartphones</a> </h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/devices-systems/tablets/android-tablets.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Android*</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/devices-systems/tablets/windows-tablets.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Windows*</a> </li> </ul> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/technology-innovation/aerial-technology-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Drones</a> </h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/drones/aero-ready-to-fly.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Aero Platform for UAVs</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/drones/falcon-8.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Falcon™ 8+ System</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/drones/sirius-pro.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel Sirius™ Pro System</a> </li> </ul> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/boards-kits/compute-stick.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Compute Stick</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/boards-kits/compute-card.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Compute Card</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/devices-systems/home-networking.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Cable Modems and Ethernet LAN</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/servers/microservers.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;systemsdevices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Microservers</a> </li> </ul> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-0-1"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Processors</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing border-btm" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/processors.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;processors&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">All Processors</a> </h5> </div> </div> <div class="igm-image-text border-btm" data-secure-link="none"> <figure> <span data-picture="" data-alt="Intel Core" data-ignore=""> <span data-src="https://www.intel.com/content/dam/www/global/badges/badge-9th-gen-core-i9.png.rendition.intel.web.64.64.png"></span> <!--[if lte IE 9]> <span data-src="https://www.intel.com/content/dam/www/global/badges/badge-9th-gen-core-i9.png.rendition.intel.web.84.84.png"></span> <![endif]--> <span data-src="https://www.intel.com/content/dam/www/global/badges/badge-9th-gen-core-i9.png.rendition.intel.web.84.84.png" data-media="(min-width: 480px)"></span> </span> </figure> <div class="text-listing"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/processors/core.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;processors&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Core™</a> </h5> <ul class="list-unstyled"> <li data-secure-link="none"><a href="https://www.intel.com/content/www/us/en/products/processors/core/x-series.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;processors&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Core™ X-Series</a></li> <li data-secure-link="none"><a href="https://www.intel.com/content/www/us/en/products/processors/core/i9-processors.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;processors&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">9th Gen Intel® Core™ i9 </a></li> <li data-secure-link="none"><a href="https://www.intel.com/content/www/us/en/products/processors/core/i7-processors.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;processors&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">9th Gen Intel® Core™ i7</a></li> <li data-secure-link="none"><a href="https://www.intel.com/content/www/us/en/products/processors/core/i5-processors.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;processors&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">9th Gen Intel® Core™ i5</a></li> <li data-secure-link="none"><a href="https://www.intel.com/content/www/us/en/products/processors/core/i3-processors.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;processors&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">8th Gen Intel® Core™ i3</a></li> <li data-secure-link="none"><a href="https://www.intel.com/content/www/us/en/products/processors/core/m3-processors.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;processors&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">8th Gen Intel® Core™ m3</a></li> <li data-secure-link="none"><a href="https://www.intel.com/content/www/us/en/products/processors/core/core-vpro.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;processors&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">8th Gen Intel® Core™ vPro™</a></li> </ul> </div> </div> <div class="igm-image-text border-btm" data-secure-link="none"> <figure> <span data-picture="" data-alt="Intel Xeon" data-ignore=""> <span data-src="https://www.intel.com/content/dam/www/global/badges/badge-xeon.png.rendition.intel.web.64.64.png"></span> <!--[if lte IE 9]> <span data-src="https://www.intel.com/content/dam/www/global/badges/badge-xeon.png.rendition.intel.web.84.84.png"></span> <![endif]--> <span data-src="https://www.intel.com/content/dam/www/global/badges/badge-xeon.png.rendition.intel.web.84.84.png" data-media="(min-width: 480px)"></span> </span> </figure> <div class="text-listing"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/processors/xeon.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;processors&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Xeon®</a> </h5> <ul class="list-unstyled"> <li data-secure-link="none"><a href="https://www.intel.com/content/www/us/en/processors/xeon/scalable/xeon-scalable-platform.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;processors&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Xeon® Scalable</a></li> <li data-secure-link="none"><a href="https://www.intel.com/content/www/us/en/products/processors/xeon/d-processors.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;processors&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Xeon® D</a></li> <li data-secure-link="none"><a href="https://www.intel.com/content/www/us/en/products/processors/xeon/w-processors.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;processors&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Xeon® W</a></li> <li data-secure-link="none"><a href="https://www.intel.com/content/www/us/en/products/processors/xeon/e-processors.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;processors&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Xeon® E</a></li> </ul> </div> </div> <div class="igm-image-text border-btm" data-secure-link="none"> <figure> <span data-picture="" data-alt="" data-ignore=""> <span data-src="https://www.intel.com/content/dam/www/global/badges/badge-atom.png.rendition.intel.web.64.64.png"></span> <!--[if lte IE 9]> <span data-src="https://www.intel.com/content/dam/www/global/badges/badge-atom.png.rendition.intel.web.84.84.png"></span> <![endif]--> <span data-src="https://www.intel.com/content/dam/www/global/badges/badge-atom.png.rendition.intel.web.84.84.png" data-media="(min-width: 480px)"></span> </span> </figure> <div class="text-listing"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/processors/atom.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;processors&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel Atom®</a> </h5> <ul class="list-unstyled"> <li data-secure-link="none"><a href="https://www.intel.com/content/www/us/en/products/processors/atom/c-series.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;processors&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel Atom® C</a></li> <li data-secure-link="none"><a href="https://www.intel.com/content/www/us/en/products/processors/atom/e-series.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;processors&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel Atom® E</a></li> <li data-secure-link="none"><a href="https://www.intel.com/content/www/us/en/products/processors/atom/x-series.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;processors&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel Atom® X</a></li> </ul> </div> </div> <div class="igm-image-text border-btm" data-secure-link="none"> <div class="pad-btm-10"> <figure> <span data-picture="" data-alt="" data-ignore=""> <span data-src="https://www.intel.com/content/dam/www/global/badges/badge-pentium.png.rendition.intel.web.64.64.png"></span> <!--[if lte IE 9]> <span data-src="https://www.intel.com/content/dam/www/global/badges/badge-pentium.png.rendition.intel.web.84.84.png"></span> <![endif]--> <span data-src="https://www.intel.com/content/dam/www/global/badges/badge-pentium.png.rendition.intel.web.84.84.png" data-media="(min-width: 480px)"></span> </span> </figure> <div class="text-listing"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/processors/pentium.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;processors&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Pentium®</a> </h5> </div> </div> </div> <div class="igm-image-text border-btm" data-secure-link="none"> <div class="pad-btm-10"> <figure> <span data-picture="" data-alt="" data-ignore=""> <span data-src="https://www.intel.com/content/dam/www/global/badges/badge-celeron.png.rendition.intel.web.64.64.png"></span> <!--[if lte IE 9]> <span data-src="https://www.intel.com/content/dam/www/global/badges/badge-celeron.png.rendition.intel.web.84.84.png"></span> <![endif]--> <span data-src="https://www.intel.com/content/dam/www/global/badges/badge-celeron.png.rendition.intel.web.84.84.png" data-media="(min-width: 480px)"></span> </span> </figure> <div class="text-listing"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/processors/celeron.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;processors&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Celeron®</a> </h5> </div> </div> </div> <div class="igm-image-text border-btm" data-secure-link="none"> <div class="pad-btm-10"> <figure> <span data-picture="" data-alt="" data-ignore=""> <span data-src="https://www.intel.com/content/dam/www/global/badges/badge-itanium.png.rendition.intel.web.64.64.png"></span> <!--[if lte IE 9]> <span data-src="https://www.intel.com/content/dam/www/global/badges/badge-itanium.png.rendition.intel.web.84.84.png"></span> <![endif]--> <span data-src="https://www.intel.com/content/dam/www/global/badges/badge-itanium.png.rendition.intel.web.84.84.png" data-media="(min-width: 480px)"></span> </span> </figure> <div class="text-listing"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/processors/itanium.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;processors&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Itanium®</a> </h5> </div> </div> </div> <div class="igm-image-text border-btm" data-secure-link="none"> <div class="pad-btm-10"> <figure> <span data-picture="" data-alt="" data-ignore=""> <span data-src="https://www.intel.com/content/dam/www/global/badges/badge-quark.png.rendition.intel.web.64.64.png"></span> <!--[if lte IE 9]> <span data-src="https://www.intel.com/content/dam/www/global/badges/badge-quark.png.rendition.intel.web.84.84.png"></span> <![endif]--> <span data-src="https://www.intel.com/content/dam/www/global/badges/badge-quark.png.rendition.intel.web.84.84.png" data-media="(min-width: 480px)"></span> </span> </figure> <div class="text-listing"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/processors/quark.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;processors&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Quark™</a> </h5> </div> </div> </div> <div class="text-center"> <a class="btn btn-primary" href="http://ark.intel.com/">Compare Processors</a> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-0-2"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Boards &amp; Kits</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/boards-kits.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;boardskits&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">All Boards and Kits</a> </h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/boards-kits/nuc.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;boardskits&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® NUC Boards &amp; Kits</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/solutions/iot.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;boardskits&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® IoT RFP Ready Kits</a> </li> <li data-secure-link="none"> <a href="https://software.intel.com/en-us/iot/hardware/d2000" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;boardskits&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Quark™ D2000 Development Kit</a> </li> <li data-secure-link="none"> <a href="https://software.intel.com/en-us/iot/hardware/c1000" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;boardskits&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Quark™ SE Microcontroller C1000 Evaluation Kit</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/motherboards/server-motherboards/server-board.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;boardskits&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Server Motherboards</a> </li> </ul> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-0-3"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Chipsets</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/chipsets.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;chipsets&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">All Chipsets</a> </h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/chipsets/mobile-chipsets.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;chipsets&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Mobile</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/chipsets/desktop-chipsets.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;chipsets&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Desktop</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/chipsets/server-chipsets.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;chipsets&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Server</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/embedded/embedded-design-center.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;chipsets&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Embedded</a> </li> </ul> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-0-4"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">FPGAs and Programmable Devices</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/programmable.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">All FPGAs &amp; Programmable Devices</a> </h5> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/programmable/fpga.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® FPGAs</a> </h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/programmable/fpga/stratix-10.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Stratix® 10</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/programmable/fpga/stratix-v.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Stratix® V</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/programmable/fpga/arria-10.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Arria® 10</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/programmable/fpga/arria-v.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Arria® V</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/programmable/fpga/cyclone-10.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Cyclone® 10</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/programmable/fpga/cyclone-v.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Cyclone® V</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/programmable/fpga/max-10.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® MAX® 10</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/programmable/fpga.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">All Intel® FPGAs</a> </li> </ul> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/programmable/soc.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® SoC FPGAs</a> </h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/programmable/soc/stratix-10.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Stratix® 10</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/programmable/soc/arria-10.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Arria® 10</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/programmable/soc/arria-v.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Arria® V</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/programmable/soc/cyclone-v.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Cyclone® V</a> </li> </ul> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/programmable/max-series.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">CPLDs</a> </h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/programmable/fpga/max-10.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® MAX® 10</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/programmable/cpld/max-v.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">MAX® V</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/programmable/cpld/max-ii.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">MAX® II</a> </li> </ul> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/programmable/configuration-device.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Configuration Devices</a> </h5> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/programmable/intellectual-property.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intellectual Property</a> </h5> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/servers/accelerators/accelerators.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Accelerator Solutions</a> </h5> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/programmable/products/development-kits/kit-index.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Boards and Kits</a> </h5> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/software/programmable/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Design Tools and Software</a> </h5> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/programmable/support/support-resources.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® FPGA Support</a> </h5> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/programmable/documentation/lit-index.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Documentation</a> </h5> </div> </div> <div class="igm-text-listing border-btm" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/programmable/buy.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpgas-and-programmable-devices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">How to Buy</a> </h5> </div> </div> <div class="text-center"> <a class="btn btn-primary" href="https://www.intel.com/content/www/us/en/programmable/products/product-selector-guide.html">FPGA Product Selector</a> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-0-5"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Power Solutions</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle" data-secure-link="none">Power Solutions</h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/power/programmable/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;power-solutions&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Enpirion® Power Solutions Home</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/power/programmable/devices.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;power-solutions&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Power Devices</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/products/power/learn.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;power-solutions&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Support</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/products/power/resource-center.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;power-solutions&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Powering FPGAs</a> </li> </ul> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-0-6"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Memory &amp; Storage</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/memory-storage/solid-state-drives.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;memoryandstorage&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Solid State Drives</a> </h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/memory-storage/solid-state-drives/data-center-ssds.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;memoryandstorage&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Data Center</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/memory-storage/solid-state-drives/consumer-ssds.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;memoryandstorage&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Consumer</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/memory-storage/solid-state-drives/gaming-enthusiast-ssds.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;memoryandstorage&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Enthusiast</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/memory-storage/solid-state-drives/professional-ssds.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;memoryandstorage&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Professional</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/memory-storage/solid-state-drives/embedded-ssds.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;memoryandstorage&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Embedded</a> </li> </ul> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/memory-storage.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;memoryandstorage&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">All Memory and Storage Products</a> </h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/optane-memory.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;memoryandstorage&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Optane™ Memory</a> </li> </ul> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/software/intel-memory-drive-technology.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;memoryandstorage&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Memory Drive Technology </a> </li> </ul> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/software/virtual-raid-on-cpu-vroc.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;memoryandstorage&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Virtual RAID on CPU</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/software/intel-cache-acceleration-software-performance.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;memoryandstorage&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Cache Acceleration Software</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/storage/storage-products.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;memoryandstorage&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Storage</a> </li> </ul> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-0-7"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Server Products</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/servers.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;serverproducts&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">All Server Products</a> </h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/servers/server-boards.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;serverproducts&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Server Boards</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/servers/server-chassis-systems.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;serverproducts&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Server Systems and Chassis</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/servers/data-center-blocks.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;serverproducts&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Data Center Blocks</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/servers/raid.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;serverproducts&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® RAID Products </a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/servers/accelerators.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;serverproducts&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Accelerators</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/server-management/intel-server-management.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;serverproducts&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Server Management</a> </li> </ul> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-0-8"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Networking &amp; I/O</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/network-io.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;networkingio&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">All Network and I/O Products</a> </h5> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/network-io/ethernet.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;networkingio&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Ethernet Products</a> </h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/network-io/ethernet/gigabit-adapters.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;networkingio&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">1 Gigabit Intel® Ethernet Network Adapters</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/network-io/ethernet/10-25-40-gigabit-adapters.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;networkingio&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">10/25/40 Gigabit Intel® Ethernet Network Adapters</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/network-io/ethernet/controllers.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;networkingio&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Ethernet Controllers</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/network-io/ethernet/optics-cables.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;networkingio&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Ethernet Optics and Cables</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/network-io/ethernet/switches.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;networkingio&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Ethernet Switch Silicon</a> </li> </ul> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/network-io/high-performance-fabrics/silicon-photonics.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;networkingio&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Silicon Photonics Optical Transceivers</a> </h5> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/network-io/high-performance-fabrics.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;networkingio&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Fabric Products</a> </h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/network-io/high-performance-fabrics/omni-path-host-fabric-interface-adapters.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;networkingio&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Omni-Path Host Fabric Interface Products</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/network-io/high-performance-fabrics/omni-path-edge-switch-100-series.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;networkingio&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Omni-Path Edge Switch Products</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/network-io/high-performance-fabrics/omni-path-director-class-switch-100-series.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;networkingio&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Omni-Path Director Class Switch Products</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/network-io/high-performance-fabrics/omni-path-switch-modules.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;networkingio&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Omni-Path Director Modules</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/network-io/high-performance-fabrics/omni-path-cables.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;networkingio&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Omni Path Cable Products</a> </li> </ul> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-0-9"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Wireless</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/wireless.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;wireless&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Wireless Solutions</a> </h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/mobile/modem-solutions.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;wireless&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Cellular Modems</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/wireless/wireless-products.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;wireless&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Wireless-AC Products</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/wireless/ad-products.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;wireless&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Wireless-AD Products</a> </li> </ul> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-0-10"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Software &amp; Services</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/embedded/software/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;softwareservices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Embedded Software</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/software/programmable/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;softwareservices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® FPGA Design Tools and Software</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/foundry/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;softwareservices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Foundry Services</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/software/data-center-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;softwareservices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Data Center Manager</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/high-performance-computing/hpc-orchestrator-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;softwareservices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® HPC Orchestrator</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/lustre/intel-solutions-for-lustre-software.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;softwareservices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Lustre* Software</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/server-management/intel-server-management.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;softwareservices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel System Management Software (Server)</a> </li> <li data-secure-link="none"> <a href="http://software.intel.com/en-us/intel-sdp-home" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;softwareservices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Software Development Tools</a> </li> </ul> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle" data-secure-link="none">Intel® System Modeling and Simulation Solutions</h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/cofluent/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;softwareservices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Cofluent System Modeling &amp; Simulation</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/system-modeling-and-simulation/docea/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;softwareservices&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Docea™ Power and Thermal Modeling and Simulation</a> </li> </ul> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-0-11"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Intel Gateways</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/gateways.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;intelgateways&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Gateways Overview</a> </h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/smart-home/connected-home/connected-home-solutions.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;intelgateways&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Home Gateways</a> </li> </ul> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-0-12"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Technologies</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/technologies.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Technologies</a> </h5> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle" data-secure-link="none">Featured Technologies</h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/virtual-reality/virtual-reality-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Virtual Reality Powered by Intel® Technology</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/wireless-network/5g-technology-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">5G Powered by Intel® Technology</a> </li> </ul> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/products/programmable/technologies.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® FPGA Technologies</a> </h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/programmable/next-gen-10nm-technology/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Next Gen 10 nm Technology</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/programmable/heterogeneous-integration/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Heterogeneous Integration</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/programmable/digital-signal-processing/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Digital Signal Processing</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/support/support-resources/external-memory.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">External Memory</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/programmable/transceiver/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Transceivers</a> </li> </ul> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle" data-secure-link="none">Data Center Technologies</h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/intel-select-solutions-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Select Solutions</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/avx-512-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Advanced Vector Extensions 512</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/trusted-infrastructure-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Trusted Infrastructure</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/intel-quick-assist-technology-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® QuickAssist Technology</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/silicon-photonics/silicon-photonics-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Silicon Photonics</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/rack-scale-design-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track"> Intel® Rack Scale Design</a> </li> </ul> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle" data-secure-link="none"> Intel® vPro™ Platform Technologies</h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/vpro/vpro-technology-general.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® vPro™ Platform</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/security/authenticate/authenticate-is-hardware-enhanced-security.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Authenticate Solution</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/security/data-guard/data-guard-encrypted-data-security.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Data Guard</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/intel-active-management-technology.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Active Management Technology</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/unite/intel-unite-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel Unite® Solution</a> </li> </ul> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle" data-secure-link="none">Memory &amp; Networking Technologies</h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/intel-optane-technology.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Optane™ Technology</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/3d-nand-technology.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® 3D NAND Technology</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/io/thunderbolt/thunderbolt-technology-general.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Thunderbolt™ 3 Technology</a> </li> </ul> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle" data-secure-link="none">Security Technologies</h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/security/hardware/hardware-security-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Hardware-Enabled Security</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/security/online-connect.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track"> Intel® Online Connect</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/identity-protection/identity-protection-technology-general.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Identity Protection Technology</a> </li> </ul> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle" data-secure-link="none">Graphics &amp; Visual Technologies</h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/visual-technology/graphics-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Graphics Technology</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/visual-technology/4k-display-pc-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">4K UHD Powered by Intel® Technology</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/architecture-and-technology/realsense-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;technologies&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® RealSense™ Technology</a> </li> </ul> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-0-13"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">How to Buy</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle" data-secure-link="none">How to Buy</h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/find-a-reseller.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;how-to-buy&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Technology Providers</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/partner/where-to-buy/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;how-to-buy&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Authorized Distributors and Intel® Approved Suppliers</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/buy.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;how-to-buy&quot;,&quot;category&quot;:&quot;products&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® FPGA Shop</a> </li> </ul> </div> </div> </div> </div> </div> </div> <div role="tabpanel" class="tab-pane flyout-control-panel menu-panel fade in " id="menu-1"> <ul class="list-unstyled flyout-control-listing"> <li><a href="#cat-1-0" data-toggle="flyout" class="flyout-control">Business &amp; IT<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-1-1" data-toggle="flyout" class="flyout-control">Topics and Applications<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-1-2" data-toggle="flyout" class="flyout-control">Industries<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-1-3" data-toggle="flyout" class="flyout-control">Partners<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="https://www.intel.com/content/www/us/en/tech-tips-and-tricks/tech-tips.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Technology Tips &amp; Tricks</a></li> <li><a href="https://www.intel.com/content/www/us/en/gaming/serious-gaming.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Gaming</a></li> <li><a href="https://www.intel.com/content/www/us/en/products/creative-pro.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Creatives</a></li> <li><a href="#cat-1-7" data-toggle="flyout" class="flyout-control">Sports<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-1-8" data-toggle="flyout" class="flyout-control">Educators<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-1-9" data-toggle="flyout" class="flyout-control">News &amp; Events<span class="icon-caret fa-angle-right"></span></a></li> <li>Solutions for Developers</li> <li><a href="#cat-1-11" data-toggle="flyout" class="flyout-control">Hardware Developers<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-1-12" data-toggle="flyout" class="flyout-control">Software Developers<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-1-13" data-toggle="flyout" class="flyout-control">FPGA Developers<span class="icon-caret fa-angle-right"></span></a></li> </ul> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-1-0"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Business &amp; IT</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/cloud-computing/cloud-service-provider-resources.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;business-it&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Cloud Service Providers</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/business/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;business-it&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Enterprise Business</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/business/small-business/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;business-it&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Small Business IT</a> </li> </ul> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-1-1"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Topics and Applications</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/communications/products/programmable/applications/baseband.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;topics-and-applications&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">5G Connectivity</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/analytics/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;topics-and-applications&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Advanced Analytics</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/analytics/artificial-intelligence/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;topics-and-applications&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Artificial Intelligence</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/cloud-computing/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;topics-and-applications&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Cloud Computing</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/data-center/products/programmable/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;topics-and-applications&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Data Center</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/analytics/high-performance-computing/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;topics-and-applications&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">High Performance Computing</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/internet-of-things/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;topics-and-applications&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Internet of Things</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/smart-video/products/programmable/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;topics-and-applications&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intelligent Vision and Video</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/it-management/intel-it/intel-it-best-practices.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;topics-and-applications&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">IT@Intel</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/analytics/machine-learning/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;topics-and-applications&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Machine Learning</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/communications/network-transformation.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;topics-and-applications&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Network Transformation</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/business/enterprise-computers/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;topics-and-applications&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">PCs for Business</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/security/products/programmable/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;topics-and-applications&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Security</a> </li> </ul> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-1-2"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Industries</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/automotive/automotive-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;industries&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Automotive</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/broadcast/products/programmable/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;industries&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Broadcast</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/communications/communications-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;industries&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Communications</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/storage/products/programmable/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;industries&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Computer &amp; Storage</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/smart-home/products/programmable/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;industries&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Consumer</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/education/intel-education.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;industries&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Education</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/energy/energy-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;industries&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Energy</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/financial-services-it/financial-services-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;industries&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Financial Services</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/healthcare-it/healthcare-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;industries&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Healthcare</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/industrial-automation/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;industries&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Industrial</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/government/products/programmable/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;industries&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Military, Aerospace &amp; Gov</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/retail/retailsolutions.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;industries&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Retail</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/design/test-and-validate/programmable/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;industries&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Test &amp; Measurement</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/wireline/products/programmable/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;industries&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Wireline</a> </li> </ul> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-1-3"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Partners</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/partner/programs-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel Partner Programs Overview</a> </h5> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/distributor/distributor-collection.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Authorized Distributor</a> </h5> <ul class="list-unstyled"> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/secure/distributor/intel-distributor-resource-center.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Authorized Distributor Home</a> </li> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/secure/distributor/products.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Products</a> </li> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/secure/distributor/pricing-and-promotions.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Pricing &amp; Promotions</a> </li> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/secure/distributor/training-and-events.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Training &amp; Events</a> </li> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/secure/distributor/sales-and-marketing.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Sales &amp; Marketing</a> </li> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/secure/distributor/resources.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Resources</a> </li> </ul> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/technology-provider/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Technology Provider</a> </h5> <ul class="list-unstyled"> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/secure/technology-provider/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Technology Provider Home</a> </li> <li data-secure-link="false"> <a href="https://www.intel.com/content/www/us/en/technology-provider/about-the-program/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">About The Program </a> </li> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/secure/technology-provider/membership/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">My Membership</a> </li> <li data-secure-link="false"> <a href="https://www.intel.com/content/www/us/en/technology-provider/products-and-solutions/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Products &amp; Solutions</a> </li> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/secure/technology-provider/products-and-solutions/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Products &amp; Solutions</a> </li> <li data-secure-link="false"> <a href="https://www.intel.com/content/www/us/en/technology-provider/training/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Training</a> </li> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/secure/technology-provider/training/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Training</a> </li> <li data-secure-link="false"> <a href="https://www.intel.com/content/www/us/en/technology-provider/buying-and-support/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Buying &amp; Support</a> </li> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/secure/technology-provider/buying-and-support/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Buying &amp; Support</a> </li> <li data-secure-link="false"> <a href="https://www.intel.com/content/www/us/en/technology-provider/marketing-resources.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Marketing Resources</a> </li> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/secure/technology-provider/marketing-resources.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Marketing Resources</a> </li> </ul> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/programmable/solutions/partners.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® FPGA Partners</a> </h5> <ul class="list-unstyled"> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/programmable/solutions/partners.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® FPGA Partners Home</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/solutions/partners/design-solutions-network/find-member.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Design Solutions Network</a> </li> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/government/products/programmable/applications.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">COTS Board Partners</a> </li> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/programmable/solutions/partners/eda-partners.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">EDA Partners</a> </li> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/programmable/solutions/partners/industrial-partners.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">End Market Partners</a> </li> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/programmable/solutions/partners/mathworks.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Mathworks* Partnership</a> </li> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/programmable/products/design-software/embedded-software-developers/opencl/developer-zone.html#fpgaplatforms" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">OpenCL Partners</a> </li> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/programmable/products/soc/ecosystem.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">SoC Partners</a> </li> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/programmable/support/training/partners.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Training Partners</a> </li> </ul> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/partner/cloud-insider/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Cloud Insider Program</a> </h5> <ul class="list-unstyled"> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/secure/partner/cloud-insider/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Cloud Insider Program Home</a> </li> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/secure/partner/cloud-insider/solutions/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Solutions &amp; Technologies</a> </li> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/secure/partner/cloud-insider/education-and-events/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Education &amp; Events</a> </li> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/secure/partner/cloud-insider/software-and-tools/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Software &amp; Tools</a> </li> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/secure/partner/cloud-insider/marketing-resources/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Joint Marketing</a> </li> <li data-secure-link="true" style="display: none;"> <a href="https://www.intel.com/content/www/us/en/secure/partner/cloud-insider/ics-support.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;partners&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Support</a> </li> </ul> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-1-7"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Sports</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/sports/sports-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;sports&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel in Sports</a> </h5> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/sports/olympic-games/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;sports&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel at The Olympic Games</a> </h5> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-1-8"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Educators</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/education/k12/teachers.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;educators&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">K12</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/education/highered/higher-ed-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;educators&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Higher Education</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/support/training/university/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;educators&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">FPGA University Program</a> </li> </ul> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-1-9"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">News &amp; Events</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/events/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;newsevents&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Events</a> </li> <li data-secure-link="none"> <a href="http://iq.intel.com" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;newsevents&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">iQ</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/events/webinars.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;newsevents&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Webinars</a> </li> </ul> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-1-11"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Hardware Developers</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/design/resource-design-center.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;hardware-developers&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Resource &amp; Design Center</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/design/products-and-solutions/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;hardware-developers&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Products and Solutions</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/design/industries-and-applications/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;hardware-developers&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Industries and Applications</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/design/technologies-and-topics/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;hardware-developers&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Technologies and Topics</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/design/design-tools-and-services/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;hardware-developers&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Design Tools and Services</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/design/support-and-training/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;hardware-developers&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Support and Training</a> </li> </ul> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-1-12"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Software Developers</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/software/software-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;software-developers&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Software Overview</a> </li> <li data-secure-link="none"> <a href="https://software.intel.com/en-us/home" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;software-developers&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® Developer Zone</a> </li> <li data-secure-link="none"> <a href="https://registrationcenter.intel.com" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;software-developers&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel Registration Center</a> </li> <li data-secure-link="none"> <a href="https://software.intel.com/en-us/sdks" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;software-developers&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">SDKs &amp; APIs</a> </li> <li data-secure-link="none"> <a href="https://software.intel.com/en-us/intel-sdp-home" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;software-developers&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Software Development Tools</a> </li> <li data-secure-link="none"> <a href="https://software.intel.com/en-us/intel-software-technical-documentation" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;software-developers&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Documentation</a> </li> <li data-secure-link="none"> <a href="https://01.org/" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;software-developers&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Open Source</a> </li> <li data-secure-link="none"> <a href="https://firmware.intel.com/" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;software-developers&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Firmware</a> </li> </ul> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-1-13"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">FPGA Developers</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/products/programmable.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpga-developers&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® FPGAs</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/support/support-resources.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpga-developers&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® FPGA Support</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/solutions/acceleration-hub/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpga-developers&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® FPGA Developer Hubs</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/software/programmable/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpga-developers&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Design Tools and Software</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/downloads/download-center.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpga-developers&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Downloads</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/documentation/lit-index.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpga-developers&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Documentation</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/support/training/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;fpga-developers&quot;,&quot;category&quot;:&quot;solutions&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Training</a> </li> </ul> </div> </div> </div> </div> </div> </div> <div role="tabpanel" class="tab-pane flyout-control-panel menu-panel fade in " id="menu-2"> <ul class="list-unstyled flyout-control-listing"> <li><a href="#cat-2-0" data-toggle="flyout" class="flyout-control">Product Support<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-2-1" data-toggle="flyout" class="flyout-control">Intel® FPGA Support <span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-2-2" data-toggle="flyout" class="flyout-control">Downloads &amp; Drivers<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-2-3" data-toggle="flyout" class="flyout-control">Warranty<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="#cat-2-4" data-toggle="flyout" class="flyout-control">Developer Support<span class="icon-caret fa-angle-right"></span></a></li> <li><a href="http://communities.intel.com/community/tech" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Support Community</a></li> <li><a href="https://www.intel.com/content/www/us/en/support/contact-support.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Contact Support</a></li> </ul> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-2-0"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Product Support</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/support.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;productsupport&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Support Home</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/support/topics/utility-tools.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;productsupport&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Tools &amp; Utilities</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/support/detect.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;productsupport&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Identify Your Product</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/support/topics/compatibility.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;productsupport&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Product Compatibility</a> </li> <li data-secure-link="none"> <a href="http://ark.intel.com" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;productsupport&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Product Specifications</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/support/topics/oems.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;productsupport&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Computer Manufacturer Support</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/support/topics/faq.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;productsupport&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Frequently Asked Questions</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/support/topics/glossary.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;productsupport&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Glossary of Terms</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/forms/support/presales-form.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;productsupport&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Presales Support</a> </li> <li data-secure-link="none"> <a href="http://software.intel.com/en-us/support" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;productsupport&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Software Developer Support</a> </li> </ul> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-2-1"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Intel® FPGA Support </h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/programmable/support/support-resources.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;intel-fpga-support-&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® FPGA Support Home</a> </h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/solutions/acceleration-hub/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;intel-fpga-support-&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Developer Hubs</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/downloads/download-center.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;intel-fpga-support-&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Download Center for FPGA Design Software</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/documentation/lit-index.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;intel-fpga-support-&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Documentation</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/support/training/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;intel-fpga-support-&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Training</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/kdb-filter.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;intel-fpga-support-&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Knowledge Base</a> </li> <li data-secure-link="none"> <a href="https://forums.intel.com" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;intel-fpga-support-&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Forums</a> </li> </ul> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle"> <a href="https://www.intel.com/content/www/us/en/programmable/support/quality-and-reliability.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;intel-fpga-support-&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Intel® FPGA Quality and Reliability</a> </h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/quality/intel-quality-system-handbook.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;intel-fpga-support-&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Quality Policy</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/support/quality-and-reliability/msl.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;intel-fpga-support-&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Moisture Sensitivity Level Search Tool</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/quality/intel-iso-registrations.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;intel-fpga-support-&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Certifications</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/support/quality-and-reliability/pcns-and-advisories.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;intel-fpga-support-&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">PCNs and Advisories</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/support/quality-and-reliability/reports-tools/rel-reports-tools.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;intel-fpga-support-&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Reports and Tools</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/support/quality-and-reliability/seu.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;intel-fpga-support-&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Single Event Upsets</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/policy/policy-business-continuity-practices.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;intel-fpga-support-&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Business Continuity Program</a> </li> </ul> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-2-2"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Downloads &amp; Drivers</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/support/detect.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;downloadsdrivers&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Automatically Find Drivers &amp; Software</a> </li> <li data-secure-link="none"> <a href="http://downloadcenter.intel.com/" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;downloadsdrivers&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Browse for Drivers</a> </li> </ul> </div> </div> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <h5 class="subtitle" data-secure-link="none">FPGA Downloads and Drivers</h5> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/downloads/download-center.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;downloadsdrivers&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Downloads</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/support/support-resources/download/licensing.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;downloadsdrivers&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Licensing</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/support/support-resources/download/drivers/dri-index.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;downloadsdrivers&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Drivers</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/support/support-resources/download/archives.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;downloadsdrivers&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Design Software Archives</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/support/support-resources/download/board-layout-test.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;downloadsdrivers&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Board Layout and Test</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/support/support-resources/download/legacy.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;downloadsdrivers&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Legacy Software</a> </li> </ul> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-2-3"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Warranty</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://supporttickets.intel.com/warrantyinfo" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;warranty&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Check Warranty</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/support/services/000006160.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;warranty&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">How Warranty Works</a> </li> <li data-secure-link="none"> <a href="https://supporttickets.intel.com/?lang=en-US" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;warranty&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Submit &amp; Track Warranty Requests</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/support/articles/000005886/services.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;warranty&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Warranty Terms and Conditions</a> </li> </ul> </div> </div> </div> </div> </div> <div class="flyout-panel flyout-panel-position-right flyout-panel-closed force-background solid brand-darkest-gray theme-dark-1" id="cat-2-4"> <div class="flyout-panel-inner"> <div class="flyout-panel-header"> <a href="#" class="close-flyout back-link pull-left"><span class="icon-back fa-angle-left"></span>Back</a> <h4 class="text-center close-flyout">Developer Support</h4> </div> <div class="flyout-panel-body"> <div class="igm-text-listing" data-secure-link="none"> <div class="pad-btm-10"> <ul class="list-unstyled"> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/design/support-and-training/overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;developer-support&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Hardware Developers</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/software/software-overview.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;developer-support&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">Software Developers</a> </li> <li data-secure-link="none"> <a href="https://www.intel.com/content/www/us/en/programmable/support/support-resources.html" target="_top" class="component" data-component="simplify-megamenu" data-component-id="1" data-wap="{&quot;submenu&quot;:&quot;developer-support&quot;,&quot;category&quot;:&quot;support&quot;,&quot;linktype&quot;:&quot;main&quot;}" data-wap_type="wa_skip_track">FPGA Developers</a> </li> </ul> </div> </div> </div> </div> </div> </div> </div> </div> </div> </div> </div> <script id="myinteldrpdown-template" type="text/x-handlebars-template"></script> <script id="myintelheader-template" type="text/x-handlebars-template"></script> </div> </header> </div> <script type="text/javascript"></script> <section data-scroll-track="false"> <div class="container"> <div class="row"> <div class="col-xs-12 pull-right" id="alertMsg"> <div id="alertSupport"> <div class="browser_detect hidden" id="browserdetectid"> <p>The browser version you are using is not recommended for this site.<br>Please consider upgrading to the latest version of your browser by clicking one of the following links.</p> <div class="browser_types"> <ul> <li><a href="https://support.apple.com/downloads/safari">Safari</a></li> <li><a href="https://support.google.com/chrome/answer/95346?hl=en">Chrome</a></li> <li><a href="https://www.microsoft.com/en-us/download/internet-explorer.aspx">IE</a></li> <li><a href="https://www.mozilla.org/en-US/firefox/new/">Firefox</a></li> </ul> </div> </div> </div> </div> </div> </div> </section> </div>
<script type="text/javascript"></script>
<noscript><link rel="stylesheet" href="https://www.intel.com/ighf/50recode.2/css/ltr_nojsheader.css" type="text/css"><div id="smallfootprint-header"><a href="https://www.intel.com/content/www/us/en/homepage.html" class="gaat40-logo" title="Logo - Intel"></a><form method="get" id="user-bar-searchbox-form" name="user-bar-searchbox-form" action="https://www.intel.com/content/www/us/en/search.html"><input id="toplevelcategory" name="toplevelcategory" type="hidden" value="none" tabindex="0"><input id="query" name="query" type="hidden" value="" tabindex="0"><fieldset><legend></legend><label for="input-search">Search</label><input type="text" id="input-search" name="keyword" tabindex="0" autocomplete="off" /><input type="submit" id="input-submit" name="input-submit" value="Search" /></fieldset></form></div></noscript>
<!--/IGHF Header-->
    <!--googleon:all--><div class="main-wrapper" id="page_document_publication">
  
  <!--MathJax reference-->
<script data-savepage-src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-MML-AM_CHTML" src="" id=""></script>

<nav class="breadcrumbs-container">
  <div class="breadcrumbs container breadcrumb"><a class="breadcrumb-links" href="/content/altera-www/global/en_us/index.html" onclick="CQ_Analytics.record({event:'followBreadcrumb',values: { breadcrumbPath: '/content/altera-www/global/en_us/index.html' },collect: false,options: { obj: this },componentPath: 'altera-www/components/included/breadcrumb'})">Intel® FPGAs and Programmable Devices</a>
<span class="breadcrumb-arrow">/</span>
<a class="breadcrumb-links" href="/content/altera-www/global/en_us/index/documentation.html" onclick="CQ_Analytics.record({event:'followBreadcrumb',values: { breadcrumbPath: '/content/altera-www/global/en_us/index/documentation.html' },collect: false,options: { obj: this },componentPath: 'altera-www/components/included/breadcrumb'})">Documentation</a>
<span class="breadcrumb-arrow">/</span>
<span class="title">Low Latency Ethernet 10G MAC Intel FPGA IP User Guide</span>
</div>
</nav>

<div class="main-content">
  <header class="title">


















	
	




	
	<div class="text-title container ">
		
		
		
		    
		    
		        <h1 class="page-title  ">Low Latency Ethernet 10G MAC Intel FPGA IP User Guide</h1>
		    

		    
		        
				
		    
		
	</div>

</header>
<div id="doc_portal_container" class="sidebar-container container doc-portal-container">
    <aside class="sidebar-collapse">
      <div class="sidebar-widgets affix" style="height: 984px;">
        <div class="table-of-contents"><div class="button-overlay container">
  <header>
      <h3 class="filter-title button-overlay-init visible-xs-block">Table of Contents<span class="pull-right">
          <svg class="toc-icon svg-sprite">
              <use xlink:href="/etc/clientlibs/altera-www/global/img/icons/icon-sprites.svg#toc-icon"></use>
          </svg>
      </span>
      </h3>
  </header>

<section class="collapsable-region button-overlay" data-spy="scroll" data-target="#table_of_contents">
  <header>
      <h1 class="collapsable-region-title hidden-xs">Table of Contents</h1>
    </header>
    <div class="collapsable-region-content" id="table_of_contents">
<ul class="no-bullets toc move collapse-parent">
          <li class="active">
        <a href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html" class="selected"><span>Low Latency Ethernet 10G MAC Intel FPGA IP User Guide</span></a>
<ul class="level_1 no-bullets collapse-parent nav">
                  <li class="expand collapsable">
              <a href="#bhc1395127560843"><span>About LL Ethernet 10G MAC</span></a>
<ul class="level_2 no-bullets collapse-parent nav">
<li class="expand collapsable">
                    <a href="#bhc1395127562282"><span>Features</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li>
                          <a href="#nfa1460341028041"><span>LL Ethernet 10G MAC and Legacy 10-Gbps Ethernet MAC</span></a>
</li>
</ul>
</li>
<li>
                    <a href="#bhc1395127564082"><span>Release Information</span></a>
</li>
<li>
                    <a href="#bdq1523324537813"><span>LL Ethernet 10G MAC Operating Modes</span></a>
</li>
<li>
                    <a href="#bhc1395127565549"><span>Device Family Support</span></a>
</li>
<li class="expand collapsable">
                    <a href="#nfa1426056471525"><span>Performance and Resource Utilization</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li>
                          <a href="#bhc1395127567334"><span>Resource Utilization</span></a>
</li>
<li>
                          <a href="#bhc1395127704337"><span>TX and RX Latency</span></a>
</li>
</ul>
</li>
</ul>
</li>
            </ul>
<ul class="level_1 no-bullets collapse-parent nav">
                  <li class="expand collapsable">
              <a href="#bhc1395127571267"><span>Getting Started</span></a>
<ul class="level_2 no-bullets collapse-parent nav">
<li>
                    <a href="#mwh1409958250601"><span>Introduction to Intel FPGA IP Cores</span></a>
</li>
<li>
                    <a href="#mwh1409958256601"><span>Installing and Licensing Intel FPGA IP Cores</span></a>
</li>
<li>
                    <a href="#mwh1409958274502"><span>Generating IP Cores ( Intel Quartus Prime Pro Edition)</span></a>
</li>
<li>
                    <a href="#mwh1409958278894"><span>IP Core Generation Output ( Intel Quartus Prime Pro Edition)</span></a>
</li>
<li>
                    <a href="#mwh1411016627361"><span>Files Generated for Intel IP Cores (Legacy Parameter Editor)</span></a>
</li>
<li>
                    <a href="#mwh1409958298944"><span>Simulating Intel FPGA IP Cores</span></a>
</li>
<li>
                    <a href="#lbl1455130101432"><span>Creating a Signal Tap Debug File to Match Your Design Hierarchy</span></a>
</li>
<li>
                    <a href="#bhc1395127588036"><span>Parameter Settings for the LL Ethernet 10G MAC Intel FPGA IP Core</span></a>
</li>
<li>
                    <a href="#sam1395130785863"><span>Upgrading the LL Ethernet 10G MAC Intel FPGA IP Core</span></a>
</li>
<li class="expand collapsable">
                    <a href="#bhc1417743109946"><span>Design Considerations for the LL Ethernet 10G MAC Intel FPGA IP Core</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li class="expand collapsable">
                          <a href="#bhc1395216406621"><span>Migrating from Legacy Ethernet 10G MAC to LL Ethernet 10G MAC</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li>
                                <a href="#bhc1395127600399"><span>Migration—32-bit Datapath on Avalon -ST Interface</span></a>
</li>
<li>
                                <a href="#bhc1395127601826"><span>Migration—Maintains 64-bit on Avalon -ST Interface</span></a>
</li>
</ul>
</li>
<li class="expand collapsable">
                          <a href="#bhc1417743466566"><span>Timing Constraints</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li>
                                <a href="#bhc1417743239973"><span>Pseudo-Static CSR Fields</span></a>
</li>
<li>
                                <a href="#bhc1417745086210"><span>Clock Crosser</span></a>
</li>
<li>
                                <a href="#bhc1417759240203"><span>Dual Clock FIFO</span></a>
</li>
</ul>
</li>
<li>
                          <a href="#ixo1501726902469"><span>Jitter on PLL Clocks</span></a>
</li>
</ul>
</li>
</ul>
</li>
            </ul>
<ul class="level_1 no-bullets collapse-parent nav">
                  <li class="expand collapsable">
              <a href="#zlj1525756976160"><span>LL Ethernet 10G MAC Intel FPGA IP Design Examples</span></a>
<ul class="level_2 no-bullets collapse-parent nav">
<li>
                    <a href="#oqw1525757103186"><span>LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Stratix 10 Devices</span></a>
</li>
<li>
                    <a href="#lqd1525757116515"><span>LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Arria 10 Devices</span></a>
</li>
<li>
                    <a href="#bxa1525757126833"><span>LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Cyclone 10 GX Devices</span></a>
</li>
</ul>
</li>
            </ul>
<ul class="level_1 no-bullets collapse-parent nav">
                  <li class="expand collapsable">
              <a href="#bhc1395127605450"><span>Functional Description</span></a>
<ul class="level_2 no-bullets collapse-parent nav">
<li>
                    <a href="#bhc1395127609739"><span>Architecture</span></a>
</li>
<li>
                    <a href="#bhc1395127616398"><span>Interfaces</span></a>
</li>
<li>
                    <a href="#nfa1428649127386"><span>Frame Types</span></a>
</li>
<li class="expand collapsable">
                    <a href="#bhc1395127624507"><span>TX Datapath</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li>
                          <a href="#bhc1395127625958"><span>Padding Bytes Insertion</span></a>
</li>
<li>
                          <a href="#bhc1395127627384"><span>Address Insertion</span></a>
</li>
<li>
                          <a href="#bhc1395127635499"><span>CRC-32 Insertion</span></a>
</li>
<li>
                          <a href="#bhc1395127637455"><span>XGMII Encapsulation</span></a>
</li>
<li>
                          <a href="#bhc1395127638940"><span>Inter-Packet Gap Generation and Insertion</span></a>
</li>
<li>
                          <a href="#bhc1395127645208"><span>XGMII Transmission</span></a>
</li>
<li>
                          <a href="#bhc1395632759349"><span>Unidirectional Feature</span></a>
</li>
<li>
                          <a href="#bhc1395127671627"><span>TX Timing Diagrams</span></a>
</li>
</ul>
</li>
<li class="expand collapsable">
                    <a href="#bhc1395127678565"><span>RX Datapath</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li>
                          <a href="#bhc1395127681835"><span>XGMII Decapsulation</span></a>
</li>
<li>
                          <a href="#bhc1395127683580"><span>CRC Checking</span></a>
</li>
<li>
                          <a href="#bhc1395127685058"><span>Address Checking</span></a>
</li>
<li>
                          <a href="#bhc1395127686406"><span>Frame Type Checking</span></a>
</li>
<li class="expand collapsable">
                          <a href="#bhc1395127687746"><span>Length Checking</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li>
                                <a href="#nfa1429015607624"><span>Frame Length</span></a>
</li>
<li>
                                <a href="#nfa1429016629758"><span>Payload Length</span></a>
</li>
</ul>
</li>
<li>
                          <a href="#bhc1395127693383"><span>CRC and Padding Bytes Removal</span></a>
</li>
<li>
                          <a href="#bhc1395127694583"><span>Overflow Handling</span></a>
</li>
<li>
                          <a href="#bhc1395127702850"><span>RX Timing Diagrams</span></a>
</li>
</ul>
</li>
<li class="expand collapsable">
                    <a href="#bhc1395127706041"><span>Flow Control</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li class="expand collapsable">
                          <a href="#bhc1395127707559"><span>IEEE 802.3 Flow Control</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li>
                                <a href="#bhc1395127708818"><span>Pause Frame Reception</span></a>
</li>
<li>
                                <a href="#bhc1395127713616"><span>Pause Frame Transmission</span></a>
</li>
</ul>
</li>
<li class="expand collapsable">
                          <a href="#bhc1395127715189"><span>Priority-Based Flow Control</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li>
                                <a href="#bhc1395127716978"><span>PFC Frame Reception</span></a>
</li>
<li>
                                <a href="#bhc1395127718380"><span>PFC Frame Transmission</span></a>
</li>
</ul>
</li>
</ul>
</li>
<li>
                    <a href="#nfa1429078370515"><span>Reset Requirements</span></a>
</li>
<li class="expand collapsable">
                    <a href="#bhc1412141986494"><span>Supported PHYs</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li>
                          <a href="#bhc1412059663333"><span>10GBASE-R Register Mode</span></a>
</li>
</ul>
</li>
<li>
                    <a href="#bhc1395127727667"><span>XGMII Error Handling (Link Fault)</span></a>
</li>
<li class="expand collapsable">
                    <a href="#bhc1395127729281"><span>IEEE 1588v2</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li>
                          <a href="#bhc1395127735310"><span>Architecture</span></a>
</li>
<li>
                          <a href="#bhc1395127736645"><span>TX Datapath</span></a>
</li>
<li>
                          <a href="#bhc1395127739359"><span>RX Datapath</span></a>
</li>
<li class="expand collapsable">
                          <a href="#bhc1395127740657"><span>Frame Format</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li>
                                <a href="#bhc1395127746296"><span>PTP Packet in IEEE 802.3</span></a>
</li>
<li>
                                <a href="#bhc1395127752579"><span>PTP Packet over UDP/IPv4</span></a>
</li>
<li>
                                <a href="#bhc1395127759048"><span>PTP Packet over UDP/IPv6</span></a>
</li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
            </ul>
<ul class="level_1 no-bullets collapse-parent nav">
                  <li class="expand collapsable active">
              <a href="#bhc1395127765657"><span>Configuration Registers</span></a>
<ul class="level_2 no-bullets collapse-parent nav">
<li class="expand collapsable active">
                    <a href="#bhc1395127767119"><span>Register Map</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li class="">
                          <a href="#bhc1417746119922"><span>Mapping 10-Gbps Ethernet MAC Registers to LL Ethernet 10G MAC Registers</span></a>
</li>
</ul>
</li>
<li class="">
                    <a href="#nfa1423215696734"><span>Register Access Definition</span></a>
</li>
<li class="">
                    <a href="#bhc1395127769014"><span>Primary MAC Address</span></a>
</li>
<li class="">
                    <a href="#nfa1428473100015"><span>MAC Reset Control Register</span></a>
</li>
<li class="">
                    <a href="#nfa1428998416666"><span>TX_Configuration and Status Registers</span></a>
</li>
<li class="">
                    <a href="#bhc1395127773623"><span>Flow Control Registers</span></a>
</li>
<li class="">
                    <a href="#bhc1395634816061"><span>Unidirectional Control Registers</span></a>
</li>
<li class="">
                    <a href="#bhc1395127776803"><span>RX Configuration and Status Registers</span></a>
</li>
<li class="expand collapsable">
                    <a href="#bhc1395127781203"><span>Timestamp Registers</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li class="">
                          <a href="#nfa1429168877402"><span>Calculating Timing Adjustments</span></a>
</li>
</ul>
</li>
<li class="">
                    <a href="#bhc1395127788191"><span>ECC Registers</span></a>
</li>
<li class="">
                    <a href="#bhc1395127785135"><span>Statistics Registers</span></a>
</li>
</ul>
</li>
            </ul>
<ul class="level_1 no-bullets collapse-parent nav">
                  <li class="expand collapsable">
              <a href="#bhc1395127760516"><span>Interface Signals</span></a>
<ul class="level_2 no-bullets collapse-parent nav">
<li class="">
                    <a href="#bhc1395127792022"><span>Clock and Reset Signals</span></a>
</li>
<li class="">
                    <a href="#bhc1395127793769"><span>Speed Selection Signal</span></a>
</li>
<li class="">
                    <a href="#bhc1395127795110"><span>Error Correction Signals</span></a>
</li>
<li class="">
                    <a href="#bhc1396947414732"><span>Unidirectional Signals</span></a>
</li>
<li>
                    <a href="#bhc1395127796441"><span>Avalon -MM Programming Signals</span></a>
</li>
<li class="expand collapsable">
                    <a href="#nfa1428409378338"><span>Avalon -ST Data Interfaces</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li>
                          <a href="#bhc1395127798230"><span>Avalon -ST TX Data Interface Signals</span></a>
</li>
<li>
                          <a href="#bhc1395127800093"><span>Avalon -ST RX Data Interface Signals</span></a>
</li>
<li>
                          <a href="#qvk1471920953837"><span>Avalon -ST Data Interface Clocks</span></a>
</li>
</ul>
</li>
<li>
                    <a href="#bhc1395127801831"><span>Avalon -ST Flow Control Signals</span></a>
</li>
<li class="expand collapsable">
                    <a href="#nfa1428409512561"><span>Avalon -ST Status Interface</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li>
                          <a href="#bhc1395127803837"><span>Avalon -ST TX Status Signals</span></a>
</li>
<li>
                          <a href="#bhc1395127805671"><span>Avalon -ST RX Status Signals</span></a>
</li>
</ul>
</li>
<li class="expand collapsable">
                    <a href="#nfa1428409575384"><span>PHY-side Interfaces</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li>
                          <a href="#bhc1395127807564"><span>XGMII TX Signals</span></a>
</li>
<li>
                          <a href="#bhc1395127809332"><span>XGMII RX Signals</span></a>
</li>
<li>
                          <a href="#bhc1395127811088"><span>GMII TX Signals</span></a>
</li>
<li>
                          <a href="#bhc1395127812708"><span>GMII RX Signals</span></a>
</li>
<li>
                          <a href="#bhc1395127814331"><span>MII TX Signals</span></a>
</li>
<li>
                          <a href="#bhc1395127816183"><span>MII RX Signals</span></a>
</li>
</ul>
</li>
<li class="expand collapsable">
                    <a href="#nfa1428410078079"><span>IEEE 1588v2 Interfaces</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li>
                          <a href="#bhc1395127817961"><span>IEEE 1588v2 Egress TX Signals</span></a>
</li>
<li>
                          <a href="#bhc1395127821052"><span>IEEE 1588v2 Ingress RX Signals</span></a>
</li>
<li>
                          <a href="#qvz1471921859931"><span>IEEE 1588v2 Interface Clocks</span></a>
</li>
</ul>
</li>
</ul>
</li>
            </ul>
<ul class="level_1 no-bullets collapse-parent nav">
                  <li>
              <a href="#nfa1461051395599"><span>Low Latency Ethernet 10G MAC Intel FPGA IP User Guide Archives</span></a>
</li>
            </ul>
<ul class="level_1 no-bullets collapse-parent nav">
                  <li class="">
              <a href="#bhc1395127827178"><span>Document Revision History for the Low Latency Ethernet 10G MAC Intel FPGA IP User Guide</span></a>
</li>
            </ul>
</li>
      </ul>
</div>
    <button class="button overlay-close"></button>
</section>
</div>
</div>
</div>
      <div class="sidebar-collapse-handle hidden-xs"></div>
    </aside>

    <div class="sidebar-content-container">
      <div class="btn-inline">
        <div class="button-container btn-inline">





<div class="container">
    <a class="btn btn-primary undefined bottom-margin" type="button" href="/content/dam/altera-www/global/en_US/pdfs/literature/ug/ug_32b_10g_ethernet_mac.pdf" category="assets" action="download" label="/content/dam/altera-www/global/en_US/pdfs/literature/ug/ug_32b_10g_ethernet_mac.pdf"><svg class="download-icon svg-sprite btn-icon">
        <use xlink:href="/etc/clientlibs/altera-www/global/img/icons/icon-sprites.svg#download-icon"></use>
    </svg>Download PDF</a>
</div>
</div>
<div class="button-container btn-inline">





<div class="container">
    <a class="btn btn-primary undefined bottom-margin" type="button" href="https://www.altera.com/bin/rssdoc?name=bhc1395127830032"><svg class="rss-icon svg-sprite btn-icon">
        <use xlink:href="/etc/clientlibs/altera-www/global/img/icons/icon-sprites.svg#rss-icon"></use>
    </svg>RSS</a>
</div>
</div>
</div>
      <div>
    	<div class="text parbase"><div class="container top-padding bottom-padding">
UG-01144 | 2018.10.03</div>
</div>
</div>
      <div class="child-pages-references references parbase">







 
        <section class="tab-1 section-overflow">

        <header class="anchor" id="bhc1395127560843">
          <h1>
          
            About LL Ethernet 10G MAC 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody">
		    <p class="p">The Low Latency (LL) Ethernet 10G (10GbE) Media Access Controller (MAC)
				<span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core is a configurable component
			that implements the IEEE 802.3-2008 specification. To build a complete Ethernet
			subsystem in an <span class="keyword">Intel</span> FPGA device and connect
			it to an external device, you can use the LL 10GbE
				<span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core with an <span class="keyword">Intel</span> FPGA PHY IP core or any of the supported
			PHYs.</p>

		    <p class="p">The following figure shows a system with the LL 10GbE MAC
				<span class="keyword">
               Intel<sup>®</sup> FPGA IP</span>
			core.</p>

		    <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127560843__fig_sz4_5k3_zq"><span class="figcap"><span class="enumeration fig-enumeration">Figure 1. </span>Typical Application of LL 10GbE MAC<br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="bhc1395127560843__image_amm_ql3_zq" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/nfa1423224045266.svg" src="" type="image/svg+xml"></div><br xmlns="">
         </span><div class="figbody">
			      
		    </div></div>

		
		    <div class="note note" id="bhc1395127560843__note_N1003C_N1000F_N10001"><span class="notetitle">Note:</span> 
         <span class="keyword">Intel</span> FPGAs implement and support the LL 10GbE Media Access Control (MAC) and Multi-Rate
			Ethernet PHY (PCS + PMA) IP to interface in a chip-to-chip or chip-to-module channel
			with external MGBASE-T and NBASE-T (1G/2.5G/5G/10Gb Ethernet) PHY standard devices.
			However, <span class="keyword">Intel</span> FPGAs do not comply with or
			support these interface specifications to directly interface with the required
			twisted-pair copper cables such as CAT-5/6/7.</div>

		
	  </div>
 
<div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link" href="#nfa1461051395599" title="Provides a list of user guides for previous versions of the Low Latency Ethernet 10G MAC Intel FPGA IP core.">Low Latency Ethernet 10G MAC Intel FPGA IP User Guide Archives</a></div>
<div><a class="link" href="/content/altera-www/global/en_us/index/documentation/umc1467272429805.html#nfa1438151340400" target="_blank">Low Latency Ethernet 10G MAC Intel Stratix 10 FPGA IP Design Example User Guide</a></div>
<div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nfa1438753448747.html#nfa1438151340400" target="_blank">Low Latency Ethernet 10G MAC Intel Arria 10 FPGA IP Design Example User Guide</a></div>
<div><a class="link" href="/content/altera-www/global/en_us/index/documentation/dbf1520991817584.html#nfa1438151340400" target="_blank">Low Latency Ethernet 10G MAC Intel Cyclone 10 GX FPGA IP Design Example User Guide</a></div>
<div><a class="link" href="/content/altera-www/global/en_us/index/documentation/dto1486572140811.html#dvf1486572597904" target="_blank">1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel Stratix 10 FPGA IP User Guide</a></div>
</div>
</div>

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395127562282">
          <h1>
          
            Features 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody">
		    <p class="p">This
				<span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core is designed to the <cite class="cite">IEEE 802.3–2008 Ethernet Standard</cite> available on the IEEE website
			(www.ieee.org). All LL 10GbE
				<span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core variations include MAC only and are in
			full-duplex mode. These
				<span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core variations offer the following
			features:</p>

		    <ul class="ul" id="bhc1395127562282__ul_m5k_wd1_xq">
			      <li class="li">MAC features:<ul class="ul" id="bhc1395127562282__ul_bn2_wd2_4bb">
					          <li class="li">Full-duplex MAC in eight operating modes: 10G, 1G/10G,
						1G/2.5G, 1G/2.5G/10G, 10M/100M/1G/2.5G/5G/10G (USXGMII), 10M/100M/1G/10G,
						10M/100M/1G/2.5G, and 10M/100M/1G/2.5G/10G.</li>

					          <li class="li">Three variations for selected operating modes: MAC TX only
						block, MAC RX only block, and both MAC TX and MAC RX block.</li>

					          <li class="li">10GBASE-R register mode on the TX and RX datapaths, which
						enables lower latency.</li>

					          <li class="li">Programmable promiscuous (transparent) mode.</li>

					          <li class="li">Unidirectional feature as specified by IEEE 802.3 (Clause
						66).</li>

					          <li class="li">Priority-based flow control (PFC) with programmable pause
						quanta. PFC supports 2 to 8 priority queues.</li>

				        </ul>

         </li>

			      <li class="li">Interfaces:<ul class="ul" id="bhc1395127562282__ul_g4m_tg1_xq">
					          <li class="li">Client-side—32-bit <span class="keyword">
               Avalon<sup>®</sup>
            </span>-ST interface.</li>

					          <li class="li">Management—32-bit <span class="keyword">
               Avalon<sup>®</sup>
            </span>-MM interface.</li>

					          <li class="li">PHY-side—32-bit XGMII for 10GbE, 16-bit GMII for 2.5GbE,
						8-bit GMII for 1GbE, or 4-bit MII for 10M/100M.</li>

				        </ul>

         </li>

			      <li class="li">Frame structure control features:<ul class="ul" id="bhc1395127562282__ul_wnh_x22_4bb">
					          <li class="li">Virtual local area network (VLAN) and stacked VLAN tagged
						frames decoding (type 'h8100).</li>

					          <li class="li">Cyclic redundancy code (CRC)-32 computation and insertion on
						the TX datapath. Optional CRC checking and forwarding on the RX datapath. </li>

					          <li class="li">Deficit idle counter (DIC) for optimized performance with
						average inter-packet gap (IPG) for LAN
						applications.</li>

					          <li class="li">Supports
						programmable
						IPG.</li>

					          <li class="li">Ethernet flow control using pause frames.</li>

					          <li class="li">Programmable maximum length of TX and RX data frames up to
						64 Kbytes (KB).</li>

					          <li class="li">Preamble passthrough mode on TX and RX datapaths, which
						allows user defined preamble in the client frame.</li>

					          <li class="li">Optional padding insertion on the TX datapath and
						termination on the RX datapath.</li>

				        </ul>

         </li>

			      <li class="li">Frame monitoring and statistics:<ul class="ul" id="bhc1395127562282__ul_gyw_1g2_4bb">
					          <li class="li">Optional CRC checking and forwarding on the RX
						datapath.</li>

					          <li class="li">Optional statistics collection on TX and RX datapaths. </li>

				        </ul>

         </li>

		    </ul>

		    <ul class="ul" id="bhc1395127562282__ul_gr2_mtm_fdb">
			      <li class="li">Optional timestamping as specified by the IEEE 1588v2 standard for
				the following configurations: <ul class="ul" id="bhc1395127562282__ul_vqp_nj1_xq">
					          <li class="li">10GbE MAC with 10GBASE-R PHY IP core</li>

					          <li class="li">1G/10GbE MAC with 1G/10GbE PHY IP core</li>

					          <li class="li">1G/2.5GbE MAC with 1G/2.5G Multi-rate Ethernet PHY IP
						core</li>

					          <li class="li">1G/2.5G/10GbE MAC with 1G/2.5G/10G (MGBASE-T) Multi-rate
						Ethernet PHY IP core</li>

					          <li class="li">10M/100M/1G/10GbE MAC with 10M-10GbE PHY IP core</li>

					
					          <li class="li">10M/100M/1G/2.5G/5G/10G (USXGMII) MAC with 1G/2.5G/5G/10G
						Multi-rate Ethernet PHY <span class="keyword">
               Intel<sup>®</sup> FPGA IP</span>
						core</li>

					
				        </ul>

         </li>

		    </ul>

	  </div>
 
<div class="related-links"></div>

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nfa1460341028041">
          <h1>
          
            LL Ethernet 10G MAC and Legacy 10-Gbps Ethernet MAC 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		
		    <div class="section" id="nfa1460341028041__section_N10013_N1000E_N10001">
			      <p class="p">Current users of the legacy 10-Gbps Ethernet MAC IP core can use the following
				table to consider migrating to the LL Ethernet 10G MAC
					<span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core.</p>

			      
<div class="tablenoborder"><table class="table" frame="border" id="nfa1460341028041__table_gqs_4mm_pv" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 1.  </span>Features Comparison</span></span></caption>
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d2428e187" width="33.33333333333333%" valign="top" align="left">Feature</th>

							              <th class="entry" id="d2428e190" width="33.33333333333333%" valign="top" align="left">LL 10GbE MAC</th>

							              <th class="entry" id="d2428e193" width="33.33333333333333%" valign="top" align="left">Legacy 10GbE MAC</th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d2428e187 " width="33.33333333333333%" valign="top" align="left">Operating mode</td>

							              <td class="entry" headers="d2428e190 " width="33.33333333333333%" valign="top" align="left">
								                <ul class="ul" id="nfa1460341028041__ul_bxh_gbt_jdb">
									                  <li class="li">10G</li>

									                  <li class="li">1G/10G</li>

									                  <li class="li">1G/2.5G</li>

									                  <li class="li">1G/2.5G/10G</li>

									                  <li class="li">10M/100M/1G/10G</li>

									                  <li class="li">10M/100M/1G/2.5G/5G/10G
										(USXGMII)</li>

									                  <li class="li">10M/100M/1G/2.5G</li>

									                  <li class="li">10M/100M/1G/2.5G/10G</li>

								                </ul>

							              </td>

							              <td class="entry" headers="d2428e193 " width="33.33333333333333%" valign="top" align="left">
								                <ul class="ul" id="nfa1460341028041__ul_kpp_jbt_jdb">
									                  <li class="li">10G</li>

									                  <li class="li">1G/10G, 10M/100M/1G/10G</li>

								                </ul>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d2428e187 " width="33.33333333333333%" valign="top" align="left">Device support
								<a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_1" name="fnsrc_1"><sup>1</sup></a>
                     </td>

							              <td class="entry" headers="d2428e190 " width="33.33333333333333%" valign="top" align="left">
								                <ul class="ul" id="nfa1460341028041__ul_glc_nbt_jdb">
									                  <li class="li">
                              <span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span>
                           </li>

									                  <li class="li">
                              <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span>
                           </li>

									                  <li class="li">
                              <span class="keyword">
               Intel<sup>®</sup> 
               Stratix<sup>®</sup> 10</span>
                           </li>

									                  <li class="li">
                              <span class="keyword">
               Stratix<sup>®</sup> V</span>
                           </li>

								                </ul>

							              </td>

							              <td class="entry" headers="d2428e193 " width="33.33333333333333%" valign="top" align="left">
								                <ul class="ul" id="nfa1460341028041__ul_dl3_4bt_jdb">
									                  <li class="li">
                              <span class="keyword">
               Arria<sup>®</sup> V</span>
                           </li>

									                  <li class="li">
                              <span class="keyword">
               Arria<sup>®</sup>
            </span> II</li>

									                  <li class="li">
                              <span class="keyword">
               Cyclone<sup>®</sup> V</span>
                           </li>

									                  <li class="li">
                              <span class="keyword">
               Cyclone<sup>®</sup> IV</span>
                           </li>

									                  <li class="li">
                              <span class="keyword">
               Stratix<sup>®</sup> V</span>
                           </li>

									                  <li class="li">
                              <span class="keyword">
               Stratix<sup>®</sup>
            </span> IV</li>

								                </ul>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d2428e187 " width="33.33333333333333%" valign="top" align="left">Operating frequency</td>

							              <td class="entry" headers="d2428e190 " width="33.33333333333333%" valign="top" align="left">
								                <ul class="ul" id="nfa1460341028041__ul_xll_k4m_pv">
									                  <li class="li">312.5 MHz</li>

									                  <li class="li">322.265625 MHz (10GBASE-R register mode enabled)</li>

								                </ul>

							              </td>

							              <td class="entry" headers="d2428e193 " width="33.33333333333333%" valign="top" align="left">
								                <ul class="ul" id="nfa1460341028041__ul_gcf_44m_pv">
									                  <li class="li">156.25MHz</li>

								                </ul>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d2428e187 " width="33.33333333333333%" valign="top" align="left">Latency (TX + RX)</td>

							              <td class="entry" headers="d2428e190 " width="33.33333333333333%" valign="top" align="left">
								
								                <div class="p">For <span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span>
									and <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span>
										devices:<ul class="ul" id="nfa1460341028041__ul_u5g_p4m_pv">
										                    <li class="li">60.8 ns (10G MAC)</li>

										                    <li class="li">307 ns (1G MAC)</li>

									                  </ul>

                        </div>

								
								                <div class="p">For <span class="keyword">
               Intel<sup>®</sup> 
               Stratix<sup>®</sup> 10</span>
										devices:<ul class="ul" id="nfa1460341028041__ul_pft_tm4_d1b">
										                    <li class="li">70.4 ns (10G MAC)</li>

										                    <li class="li">319.9 ns (1G MAC)</li>

									                  </ul>

                        </div>

								
							              </td>

							              <td class="entry" headers="d2428e193 " width="33.33333333333333%" valign="top" align="left">
								                <ul class="ul" id="nfa1460341028041__ul_pbs_qpm_pv">
									                  <li class="li">140.8 ns (10G MAC)</li>

									                  <li class="li">422.4 ns (1G MAC)</li>

								                </ul>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d2428e187 " width="33.33333333333333%" valign="top" align="left">Resource utilization</td>

							              <td class="entry" headers="d2428e190 " width="33.33333333333333%" valign="top" align="left">For <span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span> and <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span> devices:<ul class="ul" id="nfa1460341028041__ul_x4c_mbt_jdb">
									                  <li class="li">1,600 ALMs</li>

									                  <li class="li">2,400 ALUTs</li>

									                  <li class="li">2,800 Registers (10G with all options disabled)</li>

								                </ul>

                        <div class="p">For <span class="keyword">
               Intel<sup>®</sup> 
               Stratix<sup>®</sup> 10</span>
										devices:<ul class="ul" id="nfa1460341028041__ul_owc_lbt_jdb">
										                    <li class="li">2,000 ALMs</li>

										                    <li class="li">2,700 ALUTs</li>

										                    <li class="li">2,900 Registers (10G with all options disabled)</li>

									                  </ul>

                        </div>

                     </td>

							              <td class="entry" headers="d2428e193 " width="33.33333333333333%" valign="top" align="left">2,300 ALMs, 3,100 ALUTs, 4,400 Registers, 2 M20Ks (10G with all options disabled)</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d2428e187 " width="33.33333333333333%" valign="top" align="left">Avalon-ST interface data width</td>

							              <td class="entry" headers="d2428e190 " width="33.33333333333333%" valign="top" align="left">
								                <ul class="ul" id="nfa1460341028041__ul_rxs_kqm_pv">
									                  <li class="li">32 bits</li>

									                  <li class="li">64 bits, when the backward compatibility to the legacy MAC
										is enabled.</li>

								                </ul>

							              </td>

							              <td class="entry" headers="d2428e193 " width="33.33333333333333%" valign="top" align="left">
								                <ul class="ul" id="nfa1460341028041__ul_lmq_mqm_pv">
									                  <li class="li">64 bits</li>

								                </ul>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d2428e187 " width="33.33333333333333%" valign="top" align="left">XGMII data width</td>

							              <td class="entry" headers="d2428e190 " width="33.33333333333333%" valign="top" align="left">
								                <ul class="ul" id="nfa1460341028041__ul_fwc_4qm_pv">
									                  <li class="li">32 bits</li>

									                  <li class="li">Supports backward compatibility with the legacy MAC</li>

								                </ul>

							              </td>

							              <td class="entry" headers="d2428e193 " width="33.33333333333333%" valign="top" align="left">
								                <ul class="ul" id="nfa1460341028041__ul_b1q_4qm_pv">
									                  <li class="li">64 bits</li>

								                </ul>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d2428e187 " width="33.33333333333333%" valign="top" align="left">Configuration registers</td>

							              <td class="entry" headers="d2428e190 " width="33.33333333333333%" valign="top" align="left">
								                <ul class="ul" id="nfa1460341028041__ul_o4b_rqm_pv">
									                  <li class="li">10-bit address bus</li>

									                  <li class="li">Supports backward compatibility with the legacy MAC</li>

								                </ul>

							              </td>

							              <td class="entry" headers="d2428e193 " width="33.33333333333333%" valign="top" align="left">
								                <ul class="ul" id="nfa1460341028041__ul_k1l_qqm_pv">
									                  <li class="li">13-bit address bus</li>

								                </ul>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d2428e187 " width="33.33333333333333%" valign="top" align="left">Error detection and correction (ECC)</td>

							              <td class="entry" headers="d2428e190 " width="33.33333333333333%" valign="top" align="left">Supported</td>

							              <td class="entry" headers="d2428e193 " width="33.33333333333333%" valign="top" align="left">Not supported</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d2428e187 " width="33.33333333333333%" valign="top" align="left">10GBASE-R register mode</td>

							              <td class="entry" headers="d2428e190 " width="33.33333333333333%" valign="top" align="left">Supported</td>

							              <td class="entry" headers="d2428e193 " width="33.33333333333333%" valign="top" align="left">Not supported</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d2428e187 " width="33.33333333333333%" valign="top" align="left">96-bit and 64-bit ToD clock formats</td>

							              <td class="entry" headers="d2428e190 " width="33.33333333333333%" valign="top" align="left">Supported</td>

							              <td class="entry" headers="d2428e193 " width="33.33333333333333%" valign="top" align="left">Not supported</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d2428e187 " width="33.33333333333333%" valign="top" align="left">Programmable IPG</td>

							              <td class="entry" headers="d2428e190 " width="33.33333333333333%" valign="top" align="left">Supported</td>

							              <td class="entry" headers="d2428e193 " width="33.33333333333333%" valign="top" align="left">Not supported</td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>

		
	  </div>

<div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link" href="/content/altera-www/global/en_us/index/documentation/bhc1424844244830.html#bhc1424844208896" target="_blank" title="Provides more information on migrating from the legacy 10G Ethernet MAC IP core to the Low Latency Ethernet 10G MAC Intel FPGA core.">Altera Low Latency Ethernet 10G MAC IP Core Migration Guidelines</a></div>
</div>
</div>
<div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_1" name="fntarg_1"><sup>1</sup></a>  Device support depends on the
									operating mode. Refer to the individual user guides for further
									details.</div>
</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395127564082">
          <h1>
          
            Release Information 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    <div class="section" id="bhc1395127564082__section_N10014_N10011_N10002">
			      
<div class="tablenoborder"><table class="table" frame="border" id="bhc1395127564082__table_m4k_g3p_5t" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 2.  </span>Release Information of the LL Ethernet 10G MAC
						<span xmlns="" class="keyword">
               Intel<sup>®</sup> FPGA IP</span> Core</span></span></caption>
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d3560e163" width="60%" valign="top" align="center">Item</th>

							              <th class="entry" id="d3560e166" width="40%" valign="top" align="center">Description</th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d3560e163 " width="60%" valign="top" align="center">Version</td>

							              <td class="entry" headers="d3560e166 " width="40%" valign="top" align="center">18.1</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d3560e163 " width="60%" valign="top" align="center">Release Date</td>

							              <td class="entry" headers="d3560e166 " width="40%" valign="top" align="center">September 2018</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d3560e163 " width="60%" valign="top" align="center">Ordering Code (without the IEEE 1588v2
								feature)</td>

							              <td class="entry" headers="d3560e166 " width="40%" valign="top" align="center">IP-10GEUMAC</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d3560e163 " width="60%" valign="top" align="center">Ordering Code (with the IEEE 1588v2
								feature)</td>

							              <td class="entry" headers="d3560e166 " width="40%" valign="top" align="center">IP-10GEUMACF</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d3560e163 " width="60%" valign="top" align="center">Vendor ID</td>

							              <td class="entry" headers="d3560e166 " width="40%" valign="top" align="center">6AF7</td>

						            </tr>

					          </tbody>

				        </table>
</div>

			      
			      <p class="p">
            <span class="keyword">Intel</span> verifies that the current
				version of the <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> software compiles the
				previous version of each <span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core function,
				if this <span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core function was included in the
				previous release. Any exceptions to this verification are reported in the <em class="ph i">
               <span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> Release Notes</em>.
					<span class="keyword">Intel</span> does not verify compilation with
					<span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core function versions older than the
				previous release. </p>

		    </div>

	  </div>

<div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link" href="http://www.altera.com/literature/rn/rn_ip.pdf" target="_blank" category="assets" action="download" label="/literature/rn/rn_ip.pdf">Intel FPGA IP Release Notes</a></div>
<div><a class="link" href="http://www.altera.com/support/kdb/kdb-browse.jsp?keyword=32b_10g_mac_ki" target="_blank">Errata for Low Latency Ethernet 10G MAC Intel FPGA IP Core in the Knowledge Base</a></div>
</div>
</div>

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bdq1523324537813">
          <h1>
          
            LL Ethernet 10G MAC Operating Modes 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    <div class="section" id="bdq1523324537813__section_N10011_N1000E_N10001">
			      
<div class="tablenoborder"><table class="table" frame="border" id="bdq1523324537813__table_dgp_clj_ldb" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 3.  </span>Speed Mode Comparison of the LL Ethernet 10G MAC <span xmlns="" class="keyword">
               Intel<sup>®</sup> FPGA IP</span>
					Core</span></span></caption>
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d3884e167" width="20%" valign="top">Speed Mode</th>

							              <th class="entry" id="d3884e170" width="20%" valign="top" align="center">Default Speed</th>

							              <th class="entry" id="d3884e173" width="30%" valign="top">MAC Interface</th>

							              <th class="entry" id="d3884e176" width="30%" valign="top">
                        <span class="keyword">
               Intel<sup>®</sup>
            </span>
								PHY Compliance</th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d3884e167 " width="20%" valign="top">10G</td>

							              <td class="entry" headers="d3884e170 " width="20%" valign="top" align="center">10G</td>

							              <td class="entry" headers="d3884e173 " width="30%" valign="top">
								                <ul class="ul" id="bdq1523324537813__ul_znp_dql_ldb">
									                  <li class="li">32-bit XGMII</li>

									                  <li class="li">64-bit XGMII (Use legacy Ethernet 10G MAC
										XGMII interface enabled)</li>

								                </ul>

							              </td>

							              <td class="entry" headers="d3884e176 " width="30%" valign="top">
								                <ul class="ul" id="bdq1523324537813__ul_fpj_vlj_ldb">
									                  <li class="li">10GBASE-R PHY</li>

									                  <li class="li">10GBASE-KR PHY</li>

									                  <li class="li">
                              <span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span>/<span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span> Transceiver Native PHY with
											presets:<ul class="ul" id="bdq1523324537813__ul_dvh_wlj_ldb">
											                      <li class="li">10GBASE-R</li>

											                      <li class="li">10GBASE-R Low Latency</li>

											                      <li class="li"> 10GBASE-R register mode</li>

											                      <li class="li">10GBASE-R with KR-FEC</li>

										                    </ul>

                           </li>

									                  <li class="li">
                              <span class="keyword">
               Intel<sup>®</sup> 
               Stratix<sup>®</sup> 10</span>
										Transceiver Native PHY with presets:<ul class="ul" id="bdq1523324537813__ul_ezc_1mj_ldb">
											                      <li class="li">10GBASE-R</li>

											                      <li class="li">10GBASE-R Low Latency</li>

											                      <li class="li">10GBASE-R 1588</li>

											                      <li class="li">10GBASE-R with KR-FEC</li>

										                    </ul>

                           </li>

								                </ul>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d3884e167 " width="20%" valign="top">1G/10G</td>

							              <td class="entry" headers="d3884e170 " width="20%" valign="top" align="center">10G</td>

							              <td class="entry" headers="d3884e173 " width="30%" valign="top">
								                <ul class="ul" id="bdq1523324537813__ul_q5c_2ql_ldb">
									                  <li class="li">8-bit GMII</li>

									                  <li class="li">32-bit XGMII</li>

									                  <li class="li">64-bit XGMII (Use legacy Ethernet 10G MAC
										XGMII interface enabled)</li>

								                </ul>

							              </td>

							              <td class="entry" headers="d3884e176 " width="30%" valign="top">1G/10GbE Ethernet PHY IP</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d3884e167 " width="20%" valign="top">10M/100M/1G/10G</td>

							              <td class="entry" headers="d3884e170 " width="20%" valign="top" align="center">10G</td>

							              <td class="entry" headers="d3884e173 " width="30%" valign="top">
								                <ul class="ul" id="bdq1523324537813__ul_bcm_2ql_ldb">
									                  <li class="li">4-bit MII</li>

									                  <li class="li">8-bit GMII</li>

									                  <li class="li">32-bit XGMII</li>

									                  <li class="li">64-bit XGMII (Use legacy Ethernet 10G MAC
										XGMII interface enabled)</li>

								                </ul>

							              </td>

							              <td class="entry" headers="d3884e176 " width="30%" valign="top">1G/10GbE Ethernet PHY IP</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d3884e167 " width="20%" valign="top">1G/2.5G</td>

							              <td class="entry" headers="d3884e170 " width="20%" valign="top" align="center">2.5G</td>

							              <td class="entry" headers="d3884e173 " width="30%" valign="top">16-bit GMII</td>

							              <td class="entry" headers="d3884e176 " width="30%" valign="top">1G/2.5G/5G/10G Multi-rate Ethernet PHY</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d3884e167 " width="20%" valign="top">1G/2.5G/10G</td>

							              <td class="entry" headers="d3884e170 " width="20%" valign="top" align="center">10G</td>

							              <td class="entry" headers="d3884e173 " width="30%" valign="top">
								                <ul class="ul" id="bdq1523324537813__ul_vxz_gql_ldb">
									                  <li class="li">16-bit GMII</li>

									                  <li class="li">32-bit XGMII</li>

									                  <li class="li">64-bit XGMII (Use legacy Ethernet 10G MAC
										XGMII interface enabled)</li>

								                </ul>

							              </td>

							              <td class="entry" headers="d3884e176 " width="30%" valign="top">1G/2.5G/5G/10G Multi-rate Ethernet PHY
								(MGBASE-T)</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d3884e167 " width="20%" valign="top">10M/100M/1G/2.5G/5G/10G</td>

							              <td class="entry" headers="d3884e170 " width="20%" valign="top" align="center">10G</td>

							              <td class="entry" headers="d3884e173 " width="30%" valign="top">32-bit USXGMII</td>

							              <td class="entry" headers="d3884e176 " width="30%" valign="top">1G/2.5G/5G/10G Multi-rate Ethernet PHY
								(NBASE-T)</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d3884e167 " width="20%" valign="top">10M/100M/1G/2.5G</td>

							              <td class="entry" headers="d3884e170 " width="20%" valign="top" align="center">2.5G</td>

							              <td class="entry" headers="d3884e173 " width="30%" valign="top">16-bit GMII</td>

							              <td class="entry" headers="d3884e176 " width="30%" valign="top">1G/2.5G/5G/10G Multi-rate Ethernet PHY</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d3884e167 " width="20%" valign="top">10M/100M/1G/2.5G/10G</td>

							              <td class="entry" headers="d3884e170 " width="20%" valign="top" align="center">10G</td>

							              <td class="entry" headers="d3884e173 " width="30%" valign="top">
								                <ul class="ul" id="bdq1523324537813__ul_n4p_hql_ldb">
									                  <li class="li">16-bit GMII</li>

									                  <li class="li">32-bit XGMII</li>

									                  <li class="li">64-bit XGMII (Use legacy Ethernet 10G MAC
										XGMII interface enabled)</li>

								                </ul>

							              </td>

							              <td class="entry" headers="d3884e176 " width="30%" valign="top">1G/2.5G/5G/10G Multi-rate Ethernet PHY
								(MGBASE-T)</td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>

	  </div>


</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395127565549">
          <h1>
          
            Device Family Support 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    <div class="section" id="bhc1395127565549__section_37FA93AB30234945B4AF23A35758F827">
			      <div class="p">
				        
<div class="tablenoborder"><table class="table" frame="border" id="bhc1395127565549__table_gld_dms_jz" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 4.  </span>
                  <span xmlns="" class="keyword">
               Intel<sup>®</sup> FPGA IP</span> Core Device
						Support Levels</span></span></caption>
						            
						            
						            <thead class="thead" align="left">
							              <tr class="row">
								                <th class="entry" id="d4739e165" width="33.33333333333333%" valign="top">Device Support Level</th>

								                <th class="entry" id="d4739e168" width="66.66666666666666%" valign="top">Definition</th>

							              </tr>

						            </thead>

						            <tbody class="tbody">
							              <tr class="row">
								                <td class="entry" headers="d4739e165 " width="33.33333333333333%" valign="top">Preliminary</td>

								                <td class="entry" headers="d4739e168 " width="66.66666666666666%" valign="top">
                           <span class="keyword">Intel</span> verifies the IP core with preliminary timing models for this
									device family. The IP core meets all functional requirements,
									but might still be undergoing timing analysis for the device
									family. This IP core can be used in production designs with
									caution.</td>

							              </tr>

							              <tr class="row">
								                <td class="entry" headers="d4739e165 " width="33.33333333333333%" valign="top">Final</td>

								                <td class="entry" headers="d4739e168 " width="66.66666666666666%" valign="top">
                           <span class="keyword">Intel</span> verifies the IP core with final
									timing models for this device family. The IP core meets all
									functional and timing requirements for the device family. This
									IP core is ready to be used in production designs.</td>

							              </tr>

						            </tbody>

					          </table>
</div>

			      </div>

			      <p class="p">The IP core provides the following support for <span class="keyword">Intel</span> FPGA device families.</p>

			      
<div class="tablenoborder"><table class="table" frame="border" id="bhc1395127565549__table_B1C266E4C1604FB98AE2F874DF685489" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 5.  </span>Device Family Support for LL 10GbE MAC</span></span></caption>
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d4739e228" rowspan="2" width="26.31578947368421%" valign="top" align="center"> Device Family </th>

							              <th class="entry" id="d4739e231" rowspan="2" width="21.05263157894737%" valign="top" align="center"> Support </th>

							              <th class="entry" colspan="2" id="d4739e234" valign="top" align="center">Minimum Speed
								Grade</th>

						            </tr>

						            <tr class="row">
							              <th class="entry" id="d4739e240" width="26.31578947368421%" valign="top" align="center">With 1588 Feature</th>

							              <th class="entry" id="d4739e243" width="21.05263157894737%" valign="top" align="center">Without 1588 Feature</th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d4739e228 d4739e240 " width="26.31578947368421%" valign="top" align="center">
                        <span class="keyword">
               Intel<sup>®</sup> 
               Stratix<sup>®</sup> 10</span>
                     </td>

							              <td class="entry" headers="d4739e231 d4739e243 " width="21.05263157894737%" valign="top" align="center">Preliminary</td>

							              <td class="entry" headers="d4739e234 " width="26.31578947368421%" valign="top" align="center">-I2, -E2</td>

							              <td class="entry" headers="d4739e234 " width="26.31578947368421%" valign="top" align="center">-I3, -C3</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e228 d4739e240 " width="26.31578947368421%" valign="top" align="center">
                        <span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span>
                     </td>

							              <td class="entry" headers="d4739e231 d4739e243 " width="21.05263157894737%" valign="top" align="center">Final</td>

							              <td class="entry" headers="d4739e234 " width="26.31578947368421%" valign="top" align="center">-I2, -E2</td>

							              <td class="entry" headers="d4739e234 " width="26.31578947368421%" valign="top" align="center">-I3, -E3</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e228 d4739e240 " width="26.31578947368421%" valign="top" align="center">
                        <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span>
                     </td>

							              <td class="entry" headers="d4739e231 d4739e243 " width="21.05263157894737%" valign="top" align="center">Final</td>

							              <td class="entry" headers="d4739e234 " width="26.31578947368421%" valign="top" align="center">-I5, -E5</td>

							              <td class="entry" headers="d4739e234 " width="26.31578947368421%" valign="top" align="center">-I6, -E6</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e228 d4739e240 " width="26.31578947368421%" valign="top" align="center">
                        <span class="keyword">
               Stratix<sup>®</sup> V</span>
                     </td>

							              <td class="entry" headers="d4739e231 d4739e243 " width="21.05263157894737%" valign="top" align="center"> Final </td>

							              <td class="entry" headers="d4739e234 " width="26.31578947368421%" valign="top" align="center">-I3, -C3</td>

							              <td class="entry" headers="d4739e234 " width="26.31578947368421%" valign="top" align="center">-I4, -C4</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e228 d4739e240 " width="26.31578947368421%" valign="top" align="center">
                        <span class="keyword">
               Arria<sup>®</sup> V</span>
                     </td>

							              <td class="entry" headers="d4739e231 d4739e243 " width="21.05263157894737%" valign="top" align="center">Final </td>

							              <td class="entry" headers="d4739e234 " width="26.31578947368421%" valign="top" align="center">-I3, -C3</td>

							              <td class="entry" headers="d4739e234 " width="26.31578947368421%" valign="top" align="center">-I4, -C4</td>

						            </tr>

					          </tbody>

				        </table>
</div>

			      <p class="p">The following table lists possible LL 10GbE MAC and PHY configurations and the
				devices each configuration supports: </p>

			      
<div class="tablenoborder"><table class="table" frame="border" id="bhc1395127565549__table_79A11363A01C49E58C9029AF56032BE1" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 6.  </span>Device Family Support for LL 10GbE MAC and PHY
					Configurations</span></span></caption>
					          
					          
					          
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d4739e397" width="25.252525252525253%" valign="top" align="left"> LL 10GbE MAC Mode</th>

							              <th class="entry" id="d4739e400" width="20.2020202020202%" valign="top">PHY</th>

							              <th class="entry" id="d4739e403" width="14.14141414141414%" valign="top" align="center">
                        <span class="keyword">
               Arria<sup>®</sup> V</span>
                     </th>

							              <th class="entry" id="d4739e412" width="10.1010101010101%" valign="top" align="center">
                        <span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span>
							              </th>

							              <th class="entry" id="d4739e424" width="10.1010101010101%" valign="top" align="center">
                        <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span>
                     </th>

							              <th class="entry" id="d4739e437" width="10.1010101010101%" valign="top" align="center">
								                <span class="keyword">
               Stratix<sup>®</sup> V</span>
                     </th>

							              <th class="entry" id="d4739e446" width="10.1010101010101%" valign="top" align="center">
                        <span class="keyword">
               Intel<sup>®</sup> 
               Stratix<sup>®</sup> 10</span>
                     </th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d4739e397 " rowspan="4" width="25.252525252525253%" valign="top" align="left">10G</td>

							              <td class="entry" headers="d4739e400 " width="20.2020202020202%" valign="top">10GBASE-R </td>

							              <td class="entry" headers="d4739e403 " width="14.14141414141414%" valign="top" align="center">
                        <span class="keyword">
               Arria<sup>®</sup> V</span> GZ</td>

							              <td class="entry" headers="d4739e412 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e424 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e437 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e446 " width="10.1010101010101%" valign="top" align="center">—</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e400 " width="20.2020202020202%" valign="top">10GBASE-R with IEEE 1588v2 feature</td>

							              <td class="entry" headers="d4739e403 " width="14.14141414141414%" valign="top" align="center">
                        <span class="keyword">
               Arria<sup>®</sup> V</span> GZ</td>

							              <td class="entry" headers="d4739e412 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e424 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e437 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e446 " width="10.1010101010101%" valign="top" align="center">—</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e400 " width="20.2020202020202%" valign="top">
								                <ul class="ul" id="bhc1395127565549__ul_xjb_vs4_pdb">
									                  <li class="li">10GBASE-R</li>

									                  <li class="li">10GBASE-R Low Latency</li>

									                  <li class="li">10GBASE-R Register Mode</li>

									                  <li class="li">10GBASE-R with KR-FEC</li>

								                </ul>

							              </td>

							              <td class="entry" headers="d4739e403 " width="14.14141414141414%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e412 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e424 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e437 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e446 " width="10.1010101010101%" valign="top" align="center"> </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e400 " width="20.2020202020202%" valign="top">
								                <ul class="ul" id="bhc1395127565549__ul_sz1_ws4_pdb">
									                  <li class="li">10GBASE-R</li>

									                  <li class="li">10GBASE-R Low Latency</li>

									                  <li class="li">10GBASE-R with IEEE 1588v2 feature</li>

									                  <li class="li">10GBASE-R with KR-FEC</li>

								                </ul>

							              </td>

							              <td class="entry" headers="d4739e403 " width="14.14141414141414%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e412 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e424 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e437 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e446 " width="10.1010101010101%" valign="top" align="center">Yes</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e397 " rowspan="2" width="25.252525252525253%" valign="top" align="left">1G/2.5G/10G</td>

							              <td class="entry" headers="d4739e400 " width="20.2020202020202%" valign="top">1G/2.5G/10G (MGBASE-T) Multi-rate <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127565549__fn-mgbaset"><sup><span class="enumeration fn-enumeration">2</span></sup></a>
                        
                     </td>

							              <td class="entry" headers="d4739e403 " width="14.14141414141414%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e412 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e424 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e437 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e446 " width="10.1010101010101%" valign="top" align="center">Yes</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e400 " width="20.2020202020202%" valign="top">1G/2.5G/10G (MGBASE-T) Multi-rate with IEEE
								1588v2 feature</td>

							              <td class="entry" headers="d4739e403 " width="14.14141414141414%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e412 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e424 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e437 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e446 " width="10.1010101010101%" valign="top" align="center">Yes</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e397 " rowspan="2" width="25.252525252525253%" valign="top" align="left">10M/100M/1G/2.5G/5G/10G
								(USXGMII)</td>

							              <td class="entry" headers="d4739e400 " width="20.2020202020202%" valign="top">10M/100M/1G/2.5G/5G/10G (USXGMII) Multi-rate
									<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127565549__fn-nbaset"><sup><span class="enumeration fn-enumeration">3</span></sup></a>
                        
                     </td>

							              <td class="entry" headers="d4739e403 " width="14.14141414141414%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e412 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e424 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e437 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e446 " width="10.1010101010101%" valign="top" align="center">Yes</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e400 " width="20.2020202020202%" valign="top">10M/100M/1G/2.5G/5G/10G (USXGMII) Multi-rate
								with IEEE 1588v2 feature</td>

							              <td class="entry" headers="d4739e403 " width="14.14141414141414%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e412 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e424 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e437 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e446 " width="10.1010101010101%" valign="top" align="center">Yes</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e397 " rowspan="3" width="25.252525252525253%" valign="top" align="left">1G/2.5G</td>

							              <td class="entry" headers="d4739e400 " width="20.2020202020202%" valign="top">1G/2.5G Multi-rate</td>

							              <td class="entry" headers="d4739e403 " width="14.14141414141414%" valign="top" align="center">
                        <span class="keyword">
               Arria<sup>®</sup> V</span> GX/GT/SX/ST</td>

							              <td class="entry" headers="d4739e412 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e424 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e437 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e446 " width="10.1010101010101%" valign="top" align="center">Yes</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e400 " width="20.2020202020202%" valign="top">1G/2.5G Multi-rate with IEEE 1588v2
								feature</td>

							              <td class="entry" headers="d4739e403 " width="14.14141414141414%" valign="top" align="center">
                        <span class="keyword">
               Arria<sup>®</sup> V</span> GX/GT/SX/ST</td>

							              <td class="entry" headers="d4739e412 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e424 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e437 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e446 " width="10.1010101010101%" valign="top" align="center">Yes</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e400 " width="20.2020202020202%" valign="top">2.5G Multi-rate</td>

							              <td class="entry" headers="d4739e403 " width="14.14141414141414%" valign="top" align="center">
                        <span class="keyword">
               Arria<sup>®</sup> V</span> GX/GT/SX/ST</td>

							              <td class="entry" headers="d4739e412 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e424 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e437 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e446 " width="10.1010101010101%" valign="top" align="center">Yes</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e397 " width="25.252525252525253%" valign="top" align="left">1G/2.5G with IEEE 1588v2 feature</td>

							              <td class="entry" headers="d4739e400 " width="20.2020202020202%" valign="top">2.5G Multi-rate with IEEE 1588v2 feature</td>

							              <td class="entry" headers="d4739e403 " width="14.14141414141414%" valign="top" align="center">
                        <span class="keyword">
               Arria<sup>®</sup> V</span> GX/GT/SX/ST</td>

							              <td class="entry" headers="d4739e412 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e424 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e437 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e446 " width="10.1010101010101%" valign="top" align="center">Yes</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e397 " width="25.252525252525253%" valign="top" align="left">10M/100M/1G/10G </td>

							              <td class="entry" headers="d4739e400 " width="20.2020202020202%" valign="top">—</td>

							              <td class="entry" headers="d4739e403 " width="14.14141414141414%" valign="top" align="center">
                        <span class="keyword">
               Arria<sup>®</sup> V</span> GZ</td>

							              <td class="entry" headers="d4739e412 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e424 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e437 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e446 " width="10.1010101010101%" valign="top" align="center">Yes</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e397 " width="25.252525252525253%" valign="top" align="left">10M/100M/1G/10G MAC with IEEE 1588v2
								feature</td>

							              <td class="entry" headers="d4739e400 " width="20.2020202020202%" valign="top">—</td>

							              <td class="entry" headers="d4739e403 " width="14.14141414141414%" valign="top" align="center">
                        <span class="keyword">
               Arria<sup>®</sup> V</span> GZ</td>

							              <td class="entry" headers="d4739e412 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e424 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e437 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e446 " width="10.1010101010101%" valign="top" align="center">Yes</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e397 " width="25.252525252525253%" valign="top" align="left">10M/100M/1G/10G</td>

							              <td class="entry" headers="d4739e400 " width="20.2020202020202%" valign="top">1G/10GbE</td>

							              <td class="entry" headers="d4739e403 " width="14.14141414141414%" valign="top" align="center">
                        <span class="keyword">
               Arria<sup>®</sup> V</span> GZ</td>

							              <td class="entry" headers="d4739e412 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e424 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e437 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e446 " width="10.1010101010101%" valign="top" align="center">—</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e397 " width="25.252525252525253%" valign="top" align="left">10G</td>

							              <td class="entry" headers="d4739e400 " width="20.2020202020202%" valign="top">Backplane Ethernet 10GBASE-KR</td>

							              <td class="entry" headers="d4739e403 " width="14.14141414141414%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e412 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e424 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e437 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e446 " width="10.1010101010101%" valign="top" align="center">Yes</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e397 " width="25.252525252525253%" valign="top" align="left">1G/10G</td>

							              <td class="entry" headers="d4739e400 " width="20.2020202020202%" valign="top">1G/10GbE</td>

							              <td class="entry" headers="d4739e403 " width="14.14141414141414%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e412 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e424 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e437 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e446 " width="10.1010101010101%" valign="top" align="center">—</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e397 " width="25.252525252525253%" valign="top" align="left">1G/10G with IEEE 1588v2 feature</td>

							              <td class="entry" headers="d4739e400 " width="20.2020202020202%" valign="top">1G/10GbE with IEEE 1588v2 feature</td>

							              <td class="entry" headers="d4739e403 " width="14.14141414141414%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e412 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e424 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e437 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e446 " width="10.1010101010101%" valign="top" align="center">—</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e397 " width="25.252525252525253%" valign="top" align="left">10M/100M/1G/10G MAC with IEEE 1588v2
								feature</td>

							              <td class="entry" headers="d4739e400 " width="20.2020202020202%" valign="top">1G/10GbE</td>

							              <td class="entry" headers="d4739e403 " width="14.14141414141414%" valign="top" align="center">
                        <span class="keyword">
               Arria<sup>®</sup> V</span> GZ</td>

							              <td class="entry" headers="d4739e412 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e424 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e437 " width="10.1010101010101%" valign="top" align="center">Yes</td>

							              <td class="entry" headers="d4739e446 " width="10.1010101010101%" valign="top" align="center">—</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e397 " width="25.252525252525253%" valign="top" align="left">10M/100M/1G/2.5G</td>

							              <td class="entry" headers="d4739e400 " width="20.2020202020202%" valign="top">1G/2.5G Multi-rate with SGMII bridge
								enabled</td>

							              <td class="entry" headers="d4739e403 " width="14.14141414141414%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e412 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e424 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e437 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e446 " width="10.1010101010101%" valign="top" align="center">Yes</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d4739e397 " width="25.252525252525253%" valign="top" align="left">10M/100M/1G/2.5G/10G</td>

							              <td class="entry" headers="d4739e400 " width="20.2020202020202%" valign="top">1G/2.5G/10G (MGBASE-T) Multi-rate with SGMII
								bridge enabled</td>

							              <td class="entry" headers="d4739e403 " width="14.14141414141414%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e412 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e424 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e437 " width="10.1010101010101%" valign="top" align="center">—</td>

							              <td class="entry" headers="d4739e446 " width="10.1010101010101%" valign="top" align="center">Yes</td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>

	  </div>

<div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link" href="/content/altera-www/global/en_us/index/documentation/uvr1495150597813.html#anm1495746793611" target="_blank">Intel Stratix 10 10GBASE-KR PHY IP Core User Guide</a></div>
<div><a class="link" href="/content/altera-www/global/en_us/index/documentation/dto1486572140811.html#dvf1486572597904" target="_blank">1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel Stratix 10 FPGA IP User Guide</a></div>
</div>
</div>
<div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="bhc1395127565549__fn-mgbaset"><sup>2</sup></a>  Connected
									to an external MGBASE-T PHY.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="bhc1395127565549__fn-nbaset"><sup>3</sup></a>  Connected
									to an external NBASE-T PHY.</div>
</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nfa1426056471525">
          <h1>
          
            Performance and Resource Utilization 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
<div class="related-links"></div>

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127567334">
          <h1>
          
            Resource Utilization 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    <div class="section" id="bhc1395127567334__section_N10017_N10014_N10001">
         <p class="p">The estimated resource utilization for all operating modes are obtained by compiling the LL Ethernet 10G MAC <span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core with the <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> software targeting on <span class="keyword">
               Intel<sup>®</sup> 
               Stratix<sup>®</sup> 10</span>, <span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span>, and <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span> devices. These estimates are generated by the fitter, excluding the virtual I/Os.</p>

         
<div class="tablenoborder"><table class="table" frame="border" id="bhc1395127567334__table_fwk_xkp_bz" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 7.  </span>Resource Utilization for LL Ethernet 10G MAC for <span xmlns="" class="keyword">
               Intel<sup>®</sup> 
               Stratix<sup>®</sup> 10</span> Devices</span></span></caption>
               
               
               
               
               
               
               
               
               <thead class="thead" align="left">
                  <tr class="row">
                     <th class="entry" colspan="4" id="d8917e243" valign="top" align="center"> MAC Settings </th>

                     <th class="entry" id="d8917e246" rowspan="2" width="NaN%" valign="top" align="center">ALMs </th>

                     <th class="entry" id="d8917e249" rowspan="2" width="NaN%" valign="top" align="center"> ALUTs </th>

                     <th class="entry" id="d8917e252" rowspan="2" width="NaN%" valign="top" align="center"> Logic Registers </th>

                     <th class="entry" id="d8917e255" rowspan="2" width="NaN%" valign="top" align="center"> Memory Block (M20K) </th>

                  </tr>

                  <tr class="row">
                     <th class="entry" colspan="2" id="d8917e261" valign="top" align="center">Operating Mode</th>

                     <th class="entry" colspan="2" id="d8917e264" valign="top" align="center">Enabled Options</th>

                  </tr>

               </thead>

               <tbody class="tbody">
                  <tr class="row">
                     <td class="entry" colspan="2" headers="d8917e243 d8917e261 " valign="top">10G</td>

                     <td class="entry" colspan="2" headers="d8917e243 d8917e264 " valign="top">None.</td>

                     <td class="entry" headers="d8917e246 " width="NaN%" valign="top" align="center">2,000 </td>

                     <td class="entry" headers="d8917e249 " width="NaN%" valign="top" align="center"> 2,700 </td>

                     <td class="entry" headers="d8917e252 " width="NaN%" valign="top" align="center"> 2,900 </td>

                     <td class="entry" headers="d8917e255 " width="NaN%" valign="top" align="center"> 0 </td>

                  </tr>

                  <tr class="row">
                     <td class="entry" colspan="2" headers="d8917e243 d8917e261 " valign="top">10G</td>

                     <td class="entry" colspan="2" headers="d8917e243 d8917e264 " valign="top">Memory-based statistics counters.</td>

                     <td class="entry" headers="d8917e246 " width="NaN%" valign="top" align="center">2,700 </td>

                     <td class="entry" headers="d8917e249 " width="NaN%" valign="top" align="center"> 3,600 </td>

                     <td class="entry" headers="d8917e252 " width="NaN%" valign="top" align="center">4,300 </td>

                     <td class="entry" headers="d8917e255 " width="NaN%" valign="top" align="center"> 4 </td>

                  </tr>

                  <tr class="row">
                     <td class="entry" colspan="2" headers="d8917e243 d8917e261 " valign="top">1G/2.5G </td>

                     <td class="entry" colspan="2" headers="d8917e243 d8917e264 " valign="top">
                        <p class="p">Supplementary addresses.</p>

                        <p class="p">Memory-based statistics counters.</p>

                     </td>

                     <td class="entry" headers="d8917e246 " width="NaN%" valign="top" align="center">3,500</td>

                     <td class="entry" headers="d8917e249 " width="NaN%" valign="top" align="center">4,300</td>

                     <td class="entry" headers="d8917e252 " width="NaN%" valign="top" align="center">5,900</td>

                     <td class="entry" headers="d8917e255 " width="NaN%" valign="top" align="center">4</td>

                  </tr>

                  <tr class="row">
                     <td class="entry" colspan="2" headers="d8917e243 d8917e261 " valign="top">1G/2.5G</td>

                     <td class="entry" colspan="2" headers="d8917e243 d8917e264 " valign="top">
                        <p class="p">Supplementary addresses.</p>

                        <p class="p">Memory-based statistics counters.</p>

                        <p class="p">Timestamping. Time of day: 96b and 64b.</p>

                     </td>

                     <td class="entry" headers="d8917e246 " width="NaN%" valign="top" align="center">7,000</td>

                     <td class="entry" headers="d8917e249 " width="NaN%" valign="top" align="center">8,100</td>

                     <td class="entry" headers="d8917e252 " width="NaN%" valign="top" align="center">13,100</td>

                     <td class="entry" headers="d8917e255 " width="NaN%" valign="top" align="center">19</td>

                  </tr>

                  <tr class="row">
                     <td class="entry" colspan="2" headers="d8917e243 d8917e261 " valign="top">1G/2.5G/10G</td>

                     <td class="entry" colspan="2" headers="d8917e243 d8917e264 " valign="top">
                        <p class="p">Supplementary addresses.</p>

                        <p class="p">Memory-based statistics counters.</p>

                     </td>

                     <td class="entry" headers="d8917e246 " width="NaN%" valign="top" align="center">3,600</td>

                     <td class="entry" headers="d8917e249 " width="NaN%" valign="top" align="center">4,500</td>

                     <td class="entry" headers="d8917e252 " width="NaN%" valign="top" align="center">6,200</td>

                     <td class="entry" headers="d8917e255 " width="NaN%" valign="top" align="center">4</td>

                  </tr>

                  <tr class="row">
                     <td class="entry" colspan="2" headers="d8917e243 d8917e261 " valign="top">10M/100M/1G/2.5G/5G/10G (USXGMII)</td>

                     <td class="entry" colspan="2" headers="d8917e243 d8917e264 " valign="top">
                        <p class="p">Supplementary addresses.</p>

                        <p class="p">Memory-based statistics counters.</p>

                     </td>

                     <td class="entry" headers="d8917e246 " width="NaN%" valign="top" align="center">3,000</td>

                     <td class="entry" headers="d8917e249 " width="NaN%" valign="top" align="center">4,200</td>

                     <td class="entry" headers="d8917e252 " width="NaN%" valign="top" align="center">5,100</td>

                     <td class="entry" headers="d8917e255 " width="NaN%" valign="top" align="center">4</td>

                  </tr>

                  <tr class="row">
                     <td class="entry" colspan="2" headers="d8917e243 d8917e261 " rowspan="3" valign="top">10M/100M/1G/ 2.5G/5G/10G (USXGMII)</td>

                     <td class="entry" headers="d8917e243 d8917e264 " rowspan="3" width="NaN%" valign="top">
                        <p class="p">Supplementary addresses.</p>

                        <p class="p">Memory-based statistics counters.</p>

                        <p class="p">Timestamping.</p>

                     </td>

                     <td class="entry" headers="d8917e243 d8917e264 " width="NaN%" valign="top">Time of day: 96b and 64b.</td>

                     <td class="entry" headers="d8917e246 " width="NaN%" valign="top" align="center">5,800 </td>

                     <td class="entry" headers="d8917e249 " width="NaN%" valign="top" align="center">7,800 </td>

                     <td class="entry" headers="d8917e252 " width="NaN%" valign="top" align="center">10,700 </td>

                     <td class="entry" headers="d8917e255 " width="NaN%" valign="top" align="center">21 </td>

                  </tr>

                  <tr class="row">
                     <td class="entry" headers="d8917e243 d8917e264 " width="NaN%" valign="top">Time of day: 96b</td>

                     <td class="entry" headers="d8917e246 " width="NaN%" valign="top" align="center">5,400</td>

                     <td class="entry" headers="d8917e249 " width="NaN%" valign="top" align="center">7,100</td>

                     <td class="entry" headers="d8917e252 " width="NaN%" valign="top" align="center">9,800</td>

                     <td class="entry" headers="d8917e255 " width="NaN%" valign="top" align="center">20 </td>

                  </tr>

                  <tr class="row">
                     <td class="entry" headers="d8917e243 d8917e264 " width="NaN%" valign="top">Time of day format: 64b</td>

                     <td class="entry" headers="d8917e246 " width="NaN%" valign="top" align="center">4,800</td>

                     <td class="entry" headers="d8917e249 " width="NaN%" valign="top" align="center">6,300</td>

                     <td class="entry" headers="d8917e252 " width="NaN%" valign="top" align="center">8,900</td>

                     <td class="entry" headers="d8917e255 " width="NaN%" valign="top" align="center">17</td>

                  </tr>

                  <tr class="row">
                     <td class="entry" colspan="2" headers="d8917e243 d8917e261 " valign="top">10M/100M/1G/10G </td>

                     <td class="entry" colspan="2" headers="d8917e243 d8917e264 " valign="top">Memory-based statistics counters.</td>

                     <td class="entry" headers="d8917e246 " width="NaN%" valign="top" align="center">3,400 </td>

                     <td class="entry" headers="d8917e249 " width="NaN%" valign="top" align="center">4,400 </td>

                     <td class="entry" headers="d8917e252 " width="NaN%" valign="top" align="center">5,500 </td>

                     <td class="entry" headers="d8917e255 " width="NaN%" valign="top" align="center">4</td>

                  </tr>

                  <tr class="row">
                     <td class="entry" colspan="2" headers="d8917e243 d8917e261 " rowspan="3" valign="top">10M/100M/1G/10G </td>

                     <td class="entry" headers="d8917e243 d8917e264 " rowspan="3" width="NaN%" valign="top">
                        <p class="p">Memory-based statistics counters.</p>

                        <p class="p">Timestamping.</p>

                     </td>

                     <td class="entry" headers="d8917e243 d8917e264 " width="NaN%" valign="top">Time of day: 96b and 64b.</td>

                     <td class="entry" headers="d8917e246 " width="NaN%" valign="top" align="center">6,800 </td>

                     <td class="entry" headers="d8917e249 " width="NaN%" valign="top" align="center">8,300 </td>

                     <td class="entry" headers="d8917e252 " width="NaN%" valign="top" align="center">12,100 </td>

                     <td class="entry" headers="d8917e255 " width="NaN%" valign="top" align="center">17 </td>

                  </tr>

                  <tr class="row">
                     <td class="entry" headers="d8917e243 d8917e264 " width="NaN%" valign="top">Time of day: 96b</td>

                     <td class="entry" headers="d8917e246 " width="NaN%" valign="top" align="center">6,300</td>

                     <td class="entry" headers="d8917e249 " width="NaN%" valign="top" align="center">7,700</td>

                     <td class="entry" headers="d8917e252 " width="NaN%" valign="top" align="center">11,000</td>

                     <td class="entry" headers="d8917e255 " width="NaN%" valign="top" align="center">17 </td>

                  </tr>

                  <tr class="row">
                     <td class="entry" headers="d8917e243 d8917e264 " width="NaN%" valign="top">Time of day format: 64b</td>

                     <td class="entry" headers="d8917e246 " width="NaN%" valign="top" align="center">5,600</td>

                     <td class="entry" headers="d8917e249 " width="NaN%" valign="top" align="center">6,700</td>

                     <td class="entry" headers="d8917e252 " width="NaN%" valign="top" align="center">10,000</td>

                     <td class="entry" headers="d8917e255 " width="NaN%" valign="top" align="center">13</td>

                  </tr>

                  <tr class="row">
                     <td class="entry" colspan="2" headers="d8917e243 d8917e261 " valign="top">10M/100M/1G/10G</td>

                     <td class="entry" colspan="2" headers="d8917e243 d8917e264 " valign="top">All options enabled except the options to maintain compatibility with the legacy Ethernet 10G MAC.</td>

                     <td class="entry" headers="d8917e246 " width="NaN%" valign="top" align="center">7,200</td>

                     <td class="entry" headers="d8917e249 " width="NaN%" valign="top" align="center">8,600</td>

                     <td class="entry" headers="d8917e252 " width="NaN%" valign="top" align="center">12,400</td>

                     <td class="entry" headers="d8917e255 " width="NaN%" valign="top" align="center">27</td>

                  </tr>

                  <tr class="row">
                     <td class="entry" colspan="2" headers="d8917e243 d8917e261 " valign="top">10M/100M/1G/2.5G</td>

                     <td class="entry" colspan="2" headers="d8917e243 d8917e264 " valign="top">
                        <p class="p">Supplementary addresses.</p>

                        <p class="p">Memory-based statistics counters.</p>

                     </td>

                     <td class="entry" headers="d8917e246 " width="NaN%" valign="top" align="center">3,500</td>

                     <td class="entry" headers="d8917e249 " width="NaN%" valign="top" align="center">4,600</td>

                     <td class="entry" headers="d8917e252 " width="NaN%" valign="top" align="center">6,100</td>

                     <td class="entry" headers="d8917e255 " width="NaN%" valign="top" align="center">4</td>

                  </tr>

                  <tr class="row">
                     <td class="entry" colspan="2" headers="d8917e243 d8917e261 " valign="top">10M/100M/1G/2.5G/10G</td>

                     <td class="entry" colspan="2" headers="d8917e243 d8917e264 " valign="top">
                        <p class="p">Supplementary addresses.</p>

                        <p class="p">Memory-based statistics counters.</p>

                     </td>

                     <td class="entry" headers="d8917e246 " width="NaN%" valign="top" align="center">3,600</td>

                     <td class="entry" headers="d8917e249 " width="NaN%" valign="top" align="center">4,800</td>

                     <td class="entry" headers="d8917e252 " width="NaN%" valign="top" align="center">6,800</td>

                     <td class="entry" headers="d8917e255 " width="NaN%" valign="top" align="center">4</td>

                  </tr>

               </tbody>

            </table>
</div>

         
<div class="tablenoborder"><table class="table" frame="border" id="bhc1395127567334__table_zlm_2k2_cz" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 8.  </span>Resource Utilization for LL Ethernet 10G MAC for <span xmlns="" class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span> and <span xmlns="" class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span> Devices</span></span></caption>
               
               
               
               
               
               
               
               
               <thead class="thead" align="left">
                  <tr class="row">
                     <th class="entry" colspan="4" id="d8917e718" valign="top" align="center"> MAC Settings </th>

                     <th class="entry" id="d8917e721" rowspan="2" width="NaN%" valign="top" align="center">ALMs </th>

                     <th class="entry" id="d8917e724" rowspan="2" width="NaN%" valign="top" align="center"> ALUTs </th>

                     <th class="entry" id="d8917e727" rowspan="2" width="NaN%" valign="top" align="center"> Logic Registers </th>

                     <th class="entry" id="d8917e730" rowspan="2" width="NaN%" valign="top" align="center"> Memory Block (M20K) </th>

                  </tr>

                  <tr class="row">
                     <th class="entry" colspan="2" id="d8917e736" valign="top" align="center">Operating Mode</th>

                     <th class="entry" colspan="2" id="d8917e739" valign="top" align="center">Enabled Options</th>

                  </tr>

               </thead>

               <tbody class="tbody">
                  <tr class="row">
                     <td class="entry" colspan="2" headers="d8917e718 d8917e736 " valign="top">10G</td>

                     <td class="entry" colspan="2" headers="d8917e718 d8917e739 " valign="top">None.</td>

                     <td class="entry" headers="d8917e721 " width="NaN%" valign="top" align="center">1,600 </td>

                     <td class="entry" headers="d8917e724 " width="NaN%" valign="top" align="center"> 2,400 </td>

                     <td class="entry" headers="d8917e727 " width="NaN%" valign="top" align="center"> 2,800 </td>

                     <td class="entry" headers="d8917e730 " width="NaN%" valign="top" align="center"> 0 </td>

                  </tr>

                  <tr class="row">
                     <td class="entry" colspan="2" headers="d8917e718 d8917e736 " valign="top">10G</td>

                     <td class="entry" colspan="2" headers="d8917e718 d8917e739 " valign="top">Memory-based statistics counters.</td>

                     <td class="entry" headers="d8917e721 " width="NaN%" valign="top" align="center">2,400 </td>

                     <td class="entry" headers="d8917e724 " width="NaN%" valign="top" align="center"> 3,300 </td>

                     <td class="entry" headers="d8917e727 " width="NaN%" valign="top" align="center"> 4,000 </td>

                     <td class="entry" headers="d8917e730 " width="NaN%" valign="top" align="center"> 4 </td>

                  </tr>

                  <tr class="row">
                     <td class="entry" colspan="2" headers="d8917e718 d8917e736 " valign="top">1G/2.5G </td>

                     <td class="entry" colspan="2" headers="d8917e718 d8917e739 " valign="top">
                        <p class="p">Supplementary addresses.</p>

                        <p class="p">Memory-based statistics counters.</p>

                     </td>

                     <td class="entry" headers="d8917e721 " width="NaN%" valign="top" align="center">2,700</td>

                     <td class="entry" headers="d8917e724 " width="NaN%" valign="top" align="center">4,100</td>

                     <td class="entry" headers="d8917e727 " width="NaN%" valign="top" align="center">5,400</td>

                     <td class="entry" headers="d8917e730 " width="NaN%" valign="top" align="center">5</td>

                  </tr>

                  <tr class="row">
                     <td class="entry" colspan="2" headers="d8917e718 d8917e736 " valign="top">1G/2.5G</td>

                     <td class="entry" colspan="2" headers="d8917e718 d8917e739 " valign="top">
                        <p class="p">Supplementary addresses.</p>

                        <p class="p">Memory-based statistics counters.</p>

                        <p class="p">Timestamping. Time of day: 96b and 64b.</p>

                     </td>

                     <td class="entry" headers="d8917e721 " width="NaN%" valign="top" align="center">5,500</td>

                     <td class="entry" headers="d8917e724 " width="NaN%" valign="top" align="center">8,100</td>

                     <td class="entry" headers="d8917e727 " width="NaN%" valign="top" align="center">13,300</td>

                     <td class="entry" headers="d8917e730 " width="NaN%" valign="top" align="center">22</td>

                  </tr>

                  <tr class="row">
                     <td class="entry" colspan="2" headers="d8917e718 d8917e736 " valign="top">1G/2.5G/10G</td>

                     <td class="entry" colspan="2" headers="d8917e718 d8917e739 " valign="top">
                        <p class="p">Supplementary addresses.</p>

                        <p class="p">Memory-based statistics counters.</p>

                     </td>

                     <td class="entry" headers="d8917e721 " width="NaN%" valign="top" align="center">2,900</td>

                     <td class="entry" headers="d8917e724 " width="NaN%" valign="top" align="center">4,200</td>

                     <td class="entry" headers="d8917e727 " width="NaN%" valign="top" align="center">5,800</td>

                     <td class="entry" headers="d8917e730 " width="NaN%" valign="top" align="center">4</td>

                  </tr>

                  <tr class="row">
                     <td class="entry" colspan="2" headers="d8917e718 d8917e736 " valign="top">10M/100M/1G/2.5G/5G/10G (USXGMII)</td>

                     <td class="entry" colspan="2" headers="d8917e718 d8917e739 " valign="top">
                        <p class="p">Supplementary addresses.</p>

                        <p class="p">Memory-based statistics counters.</p>

                     </td>

                     <td class="entry" headers="d8917e721 " width="NaN%" valign="top" align="center">2,400</td>

                     <td class="entry" headers="d8917e724 " width="NaN%" valign="top" align="center">3,900</td>

                     <td class="entry" headers="d8917e727 " width="NaN%" valign="top" align="center">4,700</td>

                     <td class="entry" headers="d8917e730 " width="NaN%" valign="top" align="center">4</td>

                  </tr>

                  <tr class="row">
                     <td class="entry" colspan="2" headers="d8917e718 d8917e736 " valign="top">10M/100M/1G/10G </td>

                     <td class="entry" colspan="2" headers="d8917e718 d8917e739 " valign="top">Memory-based statistics counters.</td>

                     <td class="entry" headers="d8917e721 " width="NaN%" valign="top" align="center">2,600 </td>

                     <td class="entry" headers="d8917e724 " width="NaN%" valign="top" align="center">4,000 </td>

                     <td class="entry" headers="d8917e727 " width="NaN%" valign="top" align="center">5,200 </td>

                     <td class="entry" headers="d8917e730 " width="NaN%" valign="top" align="center"> 4</td>

                  </tr>

                  <tr class="row">
                     <td class="entry" colspan="2" headers="d8917e718 d8917e736 " rowspan="3" valign="top">10M/100M/1G/10G </td>

                     <td class="entry" headers="d8917e718 d8917e739 " rowspan="3" width="NaN%" valign="top">
                        <p class="p">Timestamping.</p>

                        <p class="p">Memory-based statistics counters.</p>

                     </td>

                     <td class="entry" headers="d8917e718 d8917e739 " width="NaN%" valign="top">Time of day: 96b and 64b.</td>

                     <td class="entry" headers="d8917e721 " width="NaN%" valign="top" align="center">5,000 </td>

                     <td class="entry" headers="d8917e724 " width="NaN%" valign="top" align="center">7,600 </td>

                     <td class="entry" headers="d8917e727 " width="NaN%" valign="top" align="center">13,000 </td>

                     <td class="entry" headers="d8917e730 " width="NaN%" valign="top" align="center">21 </td>

                  </tr>

                  <tr class="row">
                     <td class="entry" headers="d8917e718 d8917e739 " width="NaN%" valign="top">Time of day: 96b</td>

                     <td class="entry" headers="d8917e721 " width="NaN%" valign="top" align="center">4,700</td>

                     <td class="entry" headers="d8917e724 " width="NaN%" valign="top" align="center">7,000</td>

                     <td class="entry" headers="d8917e727 " width="NaN%" valign="top" align="center">11,800</td>

                     <td class="entry" headers="d8917e730 " width="NaN%" valign="top" align="center">20 </td>

                  </tr>

                  <tr class="row">
                     <td class="entry" headers="d8917e718 d8917e739 " width="NaN%" valign="top">Time of day format: 64b</td>

                     <td class="entry" headers="d8917e721 " width="NaN%" valign="top" align="center">4,200</td>

                     <td class="entry" headers="d8917e724 " width="NaN%" valign="top" align="center">6,300</td>

                     <td class="entry" headers="d8917e727 " width="NaN%" valign="top" align="center">10,700</td>

                     <td class="entry" headers="d8917e730 " width="NaN%" valign="top" align="center">17</td>

                  </tr>

                  <tr class="row">
                     <td class="entry" colspan="2" headers="d8917e718 d8917e736 " valign="top">10M/100M/1G/10G</td>

                     <td class="entry" colspan="2" headers="d8917e718 d8917e739 " valign="top">All options enabled except the options to maintain compatibility with the legacy Ethernet 10G MAC.</td>

                     <td class="entry" headers="d8917e721 " width="NaN%" valign="top" align="center">5,400</td>

                     <td class="entry" headers="d8917e724 " width="NaN%" valign="top" align="center">7,900</td>

                     <td class="entry" headers="d8917e727 " width="NaN%" valign="top" align="center">13,300</td>

                     <td class="entry" headers="d8917e730 " width="NaN%" valign="top" align="center">27</td>

                  </tr>

                  <tr class="row">
                     <td class="entry" colspan="2" headers="d8917e718 d8917e736 " valign="top">10M/100M/1G/2.5G</td>

                     <td class="entry" colspan="2" headers="d8917e718 d8917e739 " valign="top">
                        <p class="p">Supplementary addresses.</p>

                        <p class="p">Memory-based statistics counters.</p>

                     </td>

                     <td class="entry" headers="d8917e721 " width="NaN%" valign="top" align="center">2,900</td>

                     <td class="entry" headers="d8917e724 " width="NaN%" valign="top" align="center">4,300</td>

                     <td class="entry" headers="d8917e727 " width="NaN%" valign="top" align="center">5,700</td>

                     <td class="entry" headers="d8917e730 " width="NaN%" valign="top" align="center">5</td>

                  </tr>

                  <tr class="row">
                     <td class="entry" colspan="2" headers="d8917e718 d8917e736 " valign="top">10M/100M/1G/2.5G/10G</td>

                     <td class="entry" colspan="2" headers="d8917e718 d8917e739 " valign="top">
                        <p class="p">Supplementary addresses.</p>

                        <p class="p">Memory-based statistics counters.</p>

                     </td>

                     <td class="entry" headers="d8917e721 " width="NaN%" valign="top" align="center">3,000</td>

                     <td class="entry" headers="d8917e724 " width="NaN%" valign="top" align="center">4,400</td>

                     <td class="entry" headers="d8917e727 " width="NaN%" valign="top" align="center">6,000</td>

                     <td class="entry" headers="d8917e730 " width="NaN%" valign="top" align="center">4</td>

                  </tr>

               </tbody>

            </table>
</div>

      </div>

	  </div>


</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127704337">
          <h1>
          
            TX and RX Latency 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody">
		    <p class="p">The TX and RX latency values are based on the following definitions and
			assumptions:</p>

		    <ul class="ul" id="bhc1395127704337__ul_81CD78717CB247C5A1D652968BAFD629">
			      <li class="li" id="bhc1395127704337__li_F19DCC1A2CB648AB9268D1E0F5900F91">TX latency is the time taken
				for the data frame to move from the <span class="keyword">
               Avalon<sup>®</sup>
            </span>-ST
				interface to the PHY-side interface.</li>

			      <li class="li" id="bhc1395127704337__li_89B00FB014E04669A6A2C611D9D4F52B">RX latency is the time taken
				for the data frame to move from the PHY-side interface to the <span class="keyword">
               Avalon<sup>®</sup>
            </span>-ST interface.</li>

			      <li class="li">No backpressure on the <span class="keyword">
               Avalon<sup>®</sup>
            </span>-ST
				TX and RX interfaces.</li>

			      <li class="li">All options under <span class="ph uicontrol">Legacy Ethernet 10G MAC
					interfaces</span>, that allow compatibility with the legacy MAC are
				disabled.</li>

		    </ul>

		    
<div class="tablenoborder"><table class="table" frame="border" id="bhc1395127704337__table_ncg_vsk_1z" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 9.  </span>TX and RX Latency Values for <span xmlns="" class="keyword">
               Intel<sup>®</sup> 
               Stratix<sup>®</sup> 10</span> Devices</span></span><span class="desc tabledesc">These latency values are MAC-only latencies and do not include
				the PHY latencies.</span></caption>
				        
				        
				        
				        
				        
				        <thead class="thead" align="left">
					          <tr class="row">
						            <th class="entry" id="d13272e232" rowspan="2" width="27.27272727272727%" valign="top" align="center">MAC Operating Mode</th>

						            <th class="entry" id="d13272e235" rowspan="2" width="18.181818181818183%" valign="top" align="center">Speed</th>

						            <th class="entry" colspan="3" id="d13272e238" valign="top" align="center">Latency (ns)</th>

					          </tr>

					          <tr class="row">
						            <th class="entry" id="d13272e244" width="27.27272727272727%" valign="top" align="center">TX</th>

						            <th class="entry" id="d13272e247" width="18.181818181818183%" valign="top" align="center">RX</th>

						            <th class="entry" id="d13272e250" width="18.181818181818183%" valign="top" align="center">Total</th>

					          </tr>

				        </thead>

				        <tbody class="tbody">
					          <tr class="row">
						            <td class="entry" headers="d13272e232 d13272e244 " width="27.27272727272727%" valign="top" align="center">10G</td>

						            <td class="entry" headers="d13272e235 d13272e247 " width="18.181818181818183%" valign="top" align="center">10 Gbps</td>

						            <td class="entry" headers="d13272e238 d13272e250 " width="18.181818181818183%" valign="top" align="center">28.8</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">41.6</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">70.4</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e232 d13272e244 " width="27.27272727272727%" valign="top" align="center">1G/10G</td>

						            <td class="entry" headers="d13272e235 d13272e247 " width="18.181818181818183%" valign="top" align="center">1 Gbps</td>

						            <td class="entry" headers="d13272e238 d13272e250 " width="18.181818181818183%" valign="top" align="center">156</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">163.9</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">319.9</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e232 d13272e244 " width="27.27272727272727%" valign="top" align="center">1G/2.5G/10G</td>

						            <td class="entry" headers="d13272e235 d13272e247 " width="18.181818181818183%" valign="top" align="center">1 Gbps</td>

						            <td class="entry" headers="d13272e238 d13272e250 " width="18.181818181818183%" valign="top" align="center">182.7</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">199.1</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">381.8</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e232 d13272e244 " width="27.27272727272727%" valign="top" align="center">1G/2.5G/10G</td>

						            <td class="entry" headers="d13272e235 d13272e247 " width="18.181818181818183%" valign="top" align="center">2.5 Gbps</td>

						            <td class="entry" headers="d13272e238 d13272e250 " width="18.181818181818183%" valign="top" align="center">106</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">92.8</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">198.8</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e232 d13272e244 " width="27.27272727272727%" valign="top" align="center">1G/2.5G/10G</td>

						            <td class="entry" headers="d13272e235 d13272e247 " width="18.181818181818183%" valign="top" align="center">10 Gbps</td>

						            <td class="entry" headers="d13272e238 d13272e250 " width="18.181818181818183%" valign="top" align="center">35.2</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">35.2</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">70.4</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e232 d13272e244 " width="27.27272727272727%" valign="top" align="center">1G/2.5G</td>

						            <td class="entry" headers="d13272e235 d13272e247 " width="18.181818181818183%" valign="top" align="center">1 Gbps</td>

						            <td class="entry" headers="d13272e238 d13272e250 " width="18.181818181818183%" valign="top" align="center">235.2</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">222.4</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">457.6</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e232 d13272e244 " width="27.27272727272727%" valign="top" align="center">1G/2.5G</td>

						            <td class="entry" headers="d13272e235 d13272e247 " width="18.181818181818183%" valign="top" align="center">2.5 Gbps</td>

						            <td class="entry" headers="d13272e238 d13272e250 " width="18.181818181818183%" valign="top" align="center">140.8</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">121.7</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">262.5</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e232 d13272e244 " width="27.27272727272727%" valign="top" align="center"> 10M/100M/1G/10G </td>

						            <td class="entry" headers="d13272e235 d13272e247 " width="18.181818181818183%" valign="top" align="center">10 Mbps</td>

						            <td class="entry" headers="d13272e238 d13272e250 " width="18.181818181818183%" valign="top" align="center">1484.9</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">20827.7</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">22312.6</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e232 d13272e244 " width="27.27272727272727%" valign="top" align="center"> 10M/100M/1G/10G </td>

						            <td class="entry" headers="d13272e235 d13272e247 " width="18.181818181818183%" valign="top" align="center">100 Mbps</td>

						            <td class="entry" headers="d13272e238 d13272e250 " width="18.181818181818183%" valign="top" align="center">245.3</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">2106.1</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">2351.4</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e232 d13272e244 " width="27.27272727272727%" valign="top" align="center">10M/100M/1G/2.5G/5G/10G
							(USXGMII)</td>

						            <td class="entry" headers="d13272e235 d13272e247 " width="18.181818181818183%" valign="top" align="center">10 Gbps</td>

						            <td class="entry" headers="d13272e238 d13272e250 " width="18.181818181818183%" valign="top" align="center">28.8</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">41.6</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">70.4</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e232 d13272e244 " width="27.27272727272727%" valign="top" align="center">10M/100M/1G/2.5G/5G/10G
							(USXGMII)</td>

						            <td class="entry" headers="d13272e235 d13272e247 " width="18.181818181818183%" valign="top" align="center">5 Gbps</td>

						            <td class="entry" headers="d13272e238 d13272e250 " width="18.181818181818183%" valign="top" align="center">41.6</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">67.2</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">108.8</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e232 d13272e244 " width="27.27272727272727%" valign="top" align="center">10M/100M/1G/2.5G/5G/10G
							(USXGMII)</td>

						            <td class="entry" headers="d13272e235 d13272e247 " width="18.181818181818183%" valign="top" align="center">2.5 Gbps</td>

						            <td class="entry" headers="d13272e238 d13272e250 " width="18.181818181818183%" valign="top" align="center">57.6</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">118.4</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">176</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e232 d13272e244 " width="27.27272727272727%" valign="top" align="center">10M/100M/1G/2.5G/5G/10G
							(USXGMII)</td>

						            <td class="entry" headers="d13272e235 d13272e247 " width="18.181818181818183%" valign="top" align="center">1 Gbps</td>

						            <td class="entry" headers="d13272e238 d13272e250 " width="18.181818181818183%" valign="top" align="center">137.6</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">272.0</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">409.6</td>

					          </tr>

					
					          <tr class="row">
						            <td class="entry" headers="d13272e232 d13272e244 " width="27.27272727272727%" valign="top" align="center">10M/100M/1G/2.5G/5G/10G (USXGMII)</td>

						            <td class="entry" headers="d13272e235 d13272e247 " width="18.181818181818183%" valign="top" align="center">100 Mbps</td>

						            <td class="entry" headers="d13272e238 d13272e250 " width="18.181818181818183%" valign="top" align="center">1162</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">2576.8</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">3738.8</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e232 d13272e244 " width="27.27272727272727%" valign="top" align="center">10M/100M/1G/2.5G/5G/10G (USXGMII)</td>

						            <td class="entry" headers="d13272e235 d13272e247 " width="18.181818181818183%" valign="top" align="center">10 Mbps</td>

						            <td class="entry" headers="d13272e238 d13272e250 " width="18.181818181818183%" valign="top" align="center">12365.5</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">25624.0</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">37989.5</td>

					          </tr>

					
					          <tr class="row">
						            <td class="entry" headers="d13272e232 d13272e244 " width="27.27272727272727%" valign="top" align="center">10M/100M/1G/2.5G</td>

						            <td class="entry" headers="d13272e235 d13272e247 " width="18.181818181818183%" valign="top" align="center">100 M</td>

						            <td class="entry" headers="d13272e238 d13272e250 " width="18.181818181818183%" valign="top" align="center">1360</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">1664</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">3024</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e232 d13272e244 " width="27.27272727272727%" valign="top" align="center">10M/100M/1G/2.5G </td>

						            <td class="entry" headers="d13272e235 d13272e247 " width="18.181818181818183%" valign="top" align="center">10 M</td>

						            <td class="entry" headers="d13272e238 d13272e250 " width="18.181818181818183%" valign="top" align="center">12561</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">17662</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">30223</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e232 d13272e244 " width="27.27272727272727%" valign="top" align="center">10M/100M/1G/2.5G/10G</td>

						            <td class="entry" headers="d13272e235 d13272e247 " width="18.181818181818183%" valign="top" align="center">100 M</td>

						            <td class="entry" headers="d13272e238 d13272e250 " width="18.181818181818183%" valign="top" align="center">1289</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">1640</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">2929</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e232 d13272e244 " width="27.27272727272727%" valign="top" align="center">10M/100M/1G/2.5G/10G</td>

						            <td class="entry" headers="d13272e235 d13272e247 " width="18.181818181818183%" valign="top" align="center">10 M</td>

						            <td class="entry" headers="d13272e238 d13272e250 " width="18.181818181818183%" valign="top" align="center">14230</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">17641</td>

						            <td class="entry" headers="d13272e238 " width="18.181818181818183%" valign="top" align="center">31871</td>

					          </tr>

				        </tbody>

			      </table>
</div>

		    
<div class="tablenoborder"><table class="table" frame="border" id="bhc1395127704337__table_zzs_1sk_1z" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 10.  </span>TX and RX Latency Values for <span xmlns="" class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span> and <span xmlns="" class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span> Devices</span></span><span class="desc tabledesc">These latency values are MAC-only latencies and do not include the
				PHY latencies.</span></caption>
				        
				        
				        
				        
				        
				        <thead class="thead" align="left">
					          <tr class="row">
						            <th class="entry" id="d13272e648" rowspan="2" width="27.27272727272727%" valign="top" align="center">MAC Operating Mode</th>

						            <th class="entry" id="d13272e651" rowspan="2" width="18.181818181818183%" valign="top" align="center">Speed</th>

						            <th class="entry" colspan="3" id="d13272e654" valign="top" align="center">Latency (ns)</th>

					          </tr>

					          <tr class="row">
						            <th class="entry" id="d13272e660" width="27.27272727272727%" valign="top" align="center">TX</th>

						            <th class="entry" id="d13272e663" width="18.181818181818183%" valign="top" align="center">RX</th>

						            <th class="entry" id="d13272e666" width="18.181818181818183%" valign="top" align="center">Total</th>

					          </tr>

				        </thead>

				        <tbody class="tbody">
					          <tr class="row">
						            <td class="entry" headers="d13272e648 d13272e660 " width="27.27272727272727%" valign="top" align="center">10G</td>

						            <td class="entry" headers="d13272e651 d13272e663 " width="18.181818181818183%" valign="top" align="center">10 Gbps</td>

						            <td class="entry" headers="d13272e654 d13272e666 " width="18.181818181818183%" valign="top" align="center">22.4</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">38.4</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">60.8</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e648 d13272e660 " width="27.27272727272727%" valign="top" align="center">1G/10G</td>

						            <td class="entry" headers="d13272e651 d13272e663 " width="18.181818181818183%" valign="top" align="center">1 Gbps</td>

						            <td class="entry" headers="d13272e654 d13272e666 " width="18.181818181818183%" valign="top" align="center">148</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">159</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">307</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e648 d13272e660 " width="27.27272727272727%" valign="top" align="center">1G/2.5G/10G</td>

						            <td class="entry" headers="d13272e651 d13272e663 " width="18.181818181818183%" valign="top" align="center">1 Gbps</td>

						            <td class="entry" headers="d13272e654 d13272e666 " width="18.181818181818183%" valign="top" align="center">182.7</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">195.9</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">378.6</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e648 d13272e660 " width="27.27272727272727%" valign="top" align="center">1G/2.5G/10G</td>

						            <td class="entry" headers="d13272e651 d13272e663 " width="18.181818181818183%" valign="top" align="center">2.5 Gbps</td>

						            <td class="entry" headers="d13272e654 d13272e666 " width="18.181818181818183%" valign="top" align="center">93.2</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">89.7</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">182.9</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e648 d13272e660 " width="27.27272727272727%" valign="top" align="center">1G/2.5G/10G</td>

						            <td class="entry" headers="d13272e651 d13272e663 " width="18.181818181818183%" valign="top" align="center">10 Gbps</td>

						            <td class="entry" headers="d13272e654 d13272e666 " width="18.181818181818183%" valign="top" align="center">28.8</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">32</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">60.8</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e648 d13272e660 " width="27.27272727272727%" valign="top" align="center">1G/2.5G</td>

						            <td class="entry" headers="d13272e651 d13272e663 " width="18.181818181818183%" valign="top" align="center">1 Gbps</td>

						            <td class="entry" headers="d13272e654 d13272e666 " width="18.181818181818183%" valign="top" align="center">238.4</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">219.2</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">457.6</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e648 d13272e660 " width="27.27272727272727%" valign="top" align="center">1G/2.5G</td>

						            <td class="entry" headers="d13272e651 d13272e663 " width="18.181818181818183%" valign="top" align="center">2.5 Gbps</td>

						            <td class="entry" headers="d13272e654 d13272e666 " width="18.181818181818183%" valign="top" align="center">137.1</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">112.5</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">249.6</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e648 d13272e660 " width="27.27272727272727%" valign="top" align="center">10M/100M/1G/10G</td>

						            <td class="entry" headers="d13272e651 d13272e663 " width="18.181818181818183%" valign="top" align="center">10 Mbps</td>

						            <td class="entry" headers="d13272e654 d13272e666 " width="18.181818181818183%" valign="top" align="center">1492.9</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">20822.9</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">22315.8</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e648 d13272e660 " width="27.27272727272727%" valign="top" align="center"> 10M/100M/1G/10G </td>

						            <td class="entry" headers="d13272e651 d13272e663 " width="18.181818181818183%" valign="top" align="center">100 Mbps</td>

						            <td class="entry" headers="d13272e654 d13272e666 " width="18.181818181818183%" valign="top" align="center">253.3</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">2104.5</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">2357.8</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e648 d13272e660 " width="27.27272727272727%" valign="top" align="center">10M/100M/1G/2.5G/5G/10G
							(USXGMII)</td>

						            <td class="entry" headers="d13272e651 d13272e663 " width="18.181818181818183%" valign="top" align="center">10 Gbps</td>

						            <td class="entry" headers="d13272e654 d13272e666 " width="18.181818181818183%" valign="top" align="center">22.4</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">38.4</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">60.8</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e648 d13272e660 " width="27.27272727272727%" valign="top" align="center">10M/100M/1G/2.5G/5G/10G
							(USXGMII)</td>

						            <td class="entry" headers="d13272e651 d13272e663 " width="18.181818181818183%" valign="top" align="center">5 Gbps</td>

						            <td class="entry" headers="d13272e654 d13272e666 " width="18.181818181818183%" valign="top" align="center">35.2</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">64</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">99.2</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e648 d13272e660 " width="27.27272727272727%" valign="top" align="center">10M/100M/1G/2.5G/5G/10G
							(USXGMII)</td>

						            <td class="entry" headers="d13272e651 d13272e663 " width="18.181818181818183%" valign="top" align="center">2.5 Gbps</td>

						            <td class="entry" headers="d13272e654 d13272e666 " width="18.181818181818183%" valign="top" align="center">60.8</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">115.2</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">176.0</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e648 d13272e660 " width="27.27272727272727%" valign="top" align="center">10M/100M/1G/2.5G/5G/10G
							(USXGMII)</td>

						            <td class="entry" headers="d13272e651 d13272e663 " width="18.181818181818183%" valign="top" align="center">1 Gbps</td>

						            <td class="entry" headers="d13272e654 d13272e666 " width="18.181818181818183%" valign="top" align="center">137.6</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">268.9</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">406.5</td>

					          </tr>

					
					          <tr class="row">
						            <td class="entry" headers="d13272e648 d13272e660 " width="27.27272727272727%" valign="top" align="center">10M/100M/1G/2.5G/5G/10G (USXGMII)</td>

						            <td class="entry" headers="d13272e651 d13272e663 " width="18.181818181818183%" valign="top" align="center">100 Mbps</td>

						            <td class="entry" headers="d13272e654 d13272e666 " width="18.181818181818183%" valign="top" align="center">1162.0</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">2573.6</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">3735.6</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e648 d13272e660 " width="27.27272727272727%" valign="top" align="center">10M/100M/1G/2.5G/5G/10G (USXGMII)</td>

						            <td class="entry" headers="d13272e651 d13272e663 " width="18.181818181818183%" valign="top" align="center">10 Mbps</td>

						            <td class="entry" headers="d13272e654 d13272e666 " width="18.181818181818183%" valign="top" align="center">12362.3</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">25620.8</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">37983.1</td>

					          </tr>

					
					          <tr class="row">
						            <td class="entry" headers="d13272e648 d13272e660 " width="27.27272727272727%" valign="top" align="center">10M/100M/1G/2.5G</td>

						            <td class="entry" headers="d13272e651 d13272e663 " width="18.181818181818183%" valign="top" align="center">100 M</td>

						            <td class="entry" headers="d13272e654 d13272e666 " width="18.181818181818183%" valign="top" align="center">1360</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">1657.6</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">3017.6</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e648 d13272e660 " width="27.27272727272727%" valign="top" align="center">10M/100M/1G/2.5G</td>

						            <td class="entry" headers="d13272e651 d13272e663 " width="18.181818181818183%" valign="top" align="center">10 M</td>

						            <td class="entry" headers="d13272e654 d13272e666 " width="18.181818181818183%" valign="top" align="center">12561</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">17656</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">30217</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e648 d13272e660 " width="27.27272727272727%" valign="top" align="center">10M/100M/1G/2.5G/10G</td>

						            <td class="entry" headers="d13272e651 d13272e663 " width="18.181818181818183%" valign="top" align="center">100 M</td>

						            <td class="entry" headers="d13272e654 d13272e666 " width="18.181818181818183%" valign="top" align="center">1289</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">1637</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">2926</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d13272e648 d13272e660 " width="27.27272727272727%" valign="top" align="center">10M/100M/1G/2.5G/10G</td>

						            <td class="entry" headers="d13272e651 d13272e663 " width="18.181818181818183%" valign="top" align="center">10 M</td>

						            <td class="entry" headers="d13272e654 d13272e666 " width="18.181818181818183%" valign="top" align="center">14227</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">17638</td>

						            <td class="entry" headers="d13272e654 " width="18.181818181818183%" valign="top" align="center">31865</td>

					          </tr>

				        </tbody>

			      </table>
</div>

	  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-1 section-overflow">

        <header class="anchor" id="bhc1395127571267">
          <h1>
          
            Getting Started 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">This chapter provides a general overview of the <span class="keyword">Intel</span> FPGA IP core design flow to help you quickly get started with
            LL Ethernet 10G MAC. </p>
 
  </div>
 
<div class="related-links"></div>

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="mwh1409958250601">
          <h1>
          
            Introduction to Intel FPGA IP Cores 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
   
  <div class="body conbody"><div class="abstract">
		     <span class="shortdesc">
         <span class="keyword">Intel</span> and strategic IP
			partners offer a broad portfolio of configurable IP cores optimized for <span class="keyword">Intel</span> FPGA devices.</span>

	  </div>

		    <p class="p">The <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> software installation includes
			the <span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> library. Integrate optimized and verified
				<span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> cores into your design to shorten design
			cycles and maximize performance. The <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span>
			software also supports integration of IP cores from other sources. Use the IP Catalog
				(<span class="ph menucascade"><span class="ph uicontrol">Tools</span> &gt; <span class="ph uicontrol">IP Catalog</span></span>) to efficiently parameterize and generate synthesis and simulation files
			for your custom IP variation. The <span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> library
			includes the following types of IP cores:</p>

		    <ul class="ul" id="mwh1409958250601__ul_05AF8EC74710481189257E5A8396BC1D">
			      <li class="li" id="mwh1409958250601__li_7DF1F4D861C848569B15B98C018F0E1C">Basic functions</li>

			      <li class="li" id="mwh1409958250601__li_B171538179E54105B88A7374FE496BCD">DSP functions</li>

			      <li class="li" id="mwh1409958250601__li_6FB6D09219E043159E2EEE23C071D3F5">Interface protocols</li>

			      <li class="li">Low power functions</li>

			      <li class="li" id="mwh1409958250601__li_74A7EC03FF4A46A3AD95DD1C0FC32940">Memory interfaces and
				controllers</li>

			      <li class="li" id="mwh1409958250601__li_42885CA0082D4AE1A487C7EA8F3539AE">Processors and
				peripherals</li>

		    </ul>

		    <p class="p">This document provides basic information about parameterizing, generating,
			upgrading, and simulating stand-alone IP cores in the <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> software.</p>

		    <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mwh1409958250601__fig_B1A3E4C9E2444DEA985277972A31308C"><span class="figcap"><span class="enumeration fig-enumeration">Figure 2. </span>IP Catalog</span><div class="figbody">
			      
			      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="mwh1409958250601__image_5779923250C443F8BC1DF8AED383C3F0" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/xqy1525186755786.svg" src="" type="image/svg+xml"></div><br xmlns="">
		    </div></div>

	  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="mwh1409958256601">
          <h1>
          
            Installing and Licensing Intel FPGA IP Cores 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  
	  <div class="body conbody"><div class="abstract">
		     <span class="shortdesc"> The <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> software installation
			includes the <span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> library. This library provides
			many useful IP cores for your production use without the need for an additional license.
			Some <span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> cores require purchase of a separate
			license for production use. The <span class="keyword">
               Intel<sup>®</sup> FPGA IP Evaluation Mode</span> allows
			you to evaluate these licensed <span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> cores in
			simulation and hardware, before deciding to purchase a full production IP core license.
			You only need to purchase a full production license for licensed <span class="keyword">
               Intel<sup>®</sup>
            </span> IP cores after you complete hardware
			testing and are ready to use the IP in production.</span>

	  </div>

		    <p class="p">The <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> software installs IP cores in the
			following locations by default:</p>

		    <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mwh1409958256601__fig_109EEF7DAD484641BD2E8A59A9DFB1AD"><span class="figcap"><span class="enumeration fig-enumeration">Figure 3. </span>IP Core Installation Path</span><div class="figbody">
			      
			      <br xmlns=""><div xmlns="" class="imageleft"><embed class="image doc-portal-img" id="mwh1409958256601__image_E939740F9D4D4F82A18932DD6F91313D" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/yte1494516270299.svg" src="" type="image/svg+xml"></div><br xmlns="">
		    </div></div>

		    
<div class="tablenoborder"><table class="table ID-00000087" frame="border" id="mwh1409958256601__table_dxf_1nj_nt" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 11.  </span>IP Core Installation Locations</span></span></caption>
				        
				        
				        
				        <thead class="thead ID-0000001f" align="left">
					          <tr class="row ID-0000001f">
						            <th class="entry ID-0000001f" id="d18041e214" width="53.83211678832117%" valign="top">Location</th>

						            <th class="entry ID-0000001f" id="d18041e217" width="27.919708029197075%" valign="top">Software </th>

						            <th class="entry" id="d18041e220" width="18.248175182481752%" valign="top">Platform</th>

					          </tr>

				        </thead>

				        <tbody class="tbody ID-0000001f">
					          <tr class="row ID-0000001f">
						            <td class="entry ID-0000001f" headers="d18041e214 " width="53.83211678832117%" valign="top">
                     <span class="ph filepath">
                        <var class="keyword varname">&lt;drive&gt;</var>:\intelFPGA_pro\quartus\ip\altera</span>
                  </td>

						            <td class="entry ID-0000001f" headers="d18041e217 " width="27.919708029197075%" valign="top">
                     <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime Pro Edition</span>
                  </td>

						            <td class="entry" headers="d18041e220 " width="18.248175182481752%" valign="top">
                     Windows*
                  </td>

					          </tr>

					          <tr class="row ID-0000001f">
						            <td class="entry ID-0000001f" headers="d18041e214 " width="53.83211678832117%" valign="top">
                     <span class="ph filepath">
                        <var class="keyword varname">&lt;drive&gt;</var>:\intelFPGA\quartus\ip\altera</span>
                  </td>

						            <td class="entry ID-0000001f" headers="d18041e217 " width="27.919708029197075%" valign="top">
                     <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime Standard Edition</span>
                  </td>

						            <td class="entry" headers="d18041e220 " width="18.248175182481752%" valign="top">Windows</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d18041e214 " width="53.83211678832117%" valign="top">
                     <span class="ph filepath">
                        <var class="keyword varname">&lt;home
								directory&gt;</var>:/intelFPGA_pro/quartus/ip/altera</span>
                  </td>

						            <td class="entry" headers="d18041e217 " width="27.919708029197075%" valign="top">
                     <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime Pro Edition</span>
                  </td>

						            <td class="entry" headers="d18041e220 " width="18.248175182481752%" valign="top">
                     Linux*
                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d18041e214 " width="53.83211678832117%" valign="top">
                     <span class="ph filepath">
                        <var class="keyword varname">&lt;home
								directory&gt;</var>:/intelFPGA/quartus/ip/altera</span>
                  </td>

						            <td class="entry" headers="d18041e217 " width="27.919708029197075%" valign="top">
                     <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime Standard Edition</span>
                  </td>

						            <td class="entry" headers="d18041e220 " width="18.248175182481752%" valign="top">Linux</td>

					          </tr>

				        </tbody>

			      </table>
</div>

		    <div class="note note" id="mwh1409958256601__note_N1012E_N1003C_N10001"><span class="notetitle">Note:</span> The <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> software does not support spaces in the installation path.</div>

	  </div>


</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="mwh1409958274502">
          <h1>
          
            Generating IP Cores ( Intel Quartus Prime Pro Edition) 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
   
  <div class="body taskbody"><div class="abstract">
		     <span class="shortdesc">Quickly configure <span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> cores in
			the <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> parameter editor. Double-click any
			component in the IP Catalog to launch the parameter editor. The parameter editor allows
			you to define a custom variation of the IP core. The parameter editor generates the IP
			variation synthesis and optional simulation files, and adds the <span class="ph filepath">.ip</span> file representing the variation to your project
			automatically.</span>

	  </div>

		    <div class="section context" id="mwh1409958274502__context_tgt_vvy_kx">
			      <p class="p">Follow these steps to locate, instantiate, and customize an IP core in the
				parameter editor:</p>

		    </div>
 
	     <ol class="ol steps" id="mwh1409958274502__steps_A976DE2ACADD44F09C719027D54E442E"><li class="li step stepexpand" id="mwh1409958274502__step_N10035_N10031_N1002E_N10001">
				        <span class="ph cmd">Create or open an <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span>
					project (<span class="ph filepath">.qpf</span>) to contain the instantiated
					IP variation.</span>
			      </li>
<li class="li step stepexpand" id="mwh1409958274502__step_A110BDF4AA3E4B1BB4815570005B6BA9">
				        <span class="ph cmd">In the IP Catalog (<span class="ph menucascade"><span class="ph uicontrol">Tools</span> &gt; <span class="ph uicontrol">IP Catalog</span></span>), locate and double-click the name of the IP core to customize.
					To locate a specific component, type some or all of the component’s name in the
					IP Catalog search box. The New IP Variation window appears.</span>
			      </li>
<li class="li step stepexpand" id="mwh1409958274502__step_N10049_N10022_N10016_N10001">
				        <span class="ph cmd">Specify a top-level name for your custom IP variation. Do not
					include spaces in IP variation names or paths. The parameter editor saves the IP
					variation settings in a file named <span class="ph filepath">
                  <var class="keyword varname">&lt;your_ip&gt;</var>
               </span>
               <span class="ph filepath">.ip</span>. Click <span class="ph uicontrol">OK</span>. The parameter editor appears.</span>
				        <div class="itemgroup info">
					          <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mwh1409958274502__fig_5B0F89AEE8D841D4BE38A3F068BF6FBA"><span class="figcap"><span class="enumeration fig-enumeration">Figure 4. </span>IP Parameter Editor (<span xmlns="" class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime Pro Edition</span>)</span><div class="figbody">
						            
						            <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="mwh1409958274502__image_492294CF9D5748E9AEE5B78C7A1DC94E" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/jha1525129065016.svg" src="" type="image/svg+xml"></div><br xmlns="">
					          </div></div>

				        </div>
			      </li>
<li class="li step stepexpand" id="mwh1409958274502__step_29300D4DA7234CE7AC650578031FA2FC">
				        <span class="ph cmd"> Set the parameter values in the parameter editor and view the
					block diagram for the component. The <span class="ph uicontrol">Parameterization Messages</span> tab at the bottom displays any errors
					in IP parameters:</span>
				        <div class="itemgroup info">
					          <ul class="ul" id="mwh1409958274502__ul_3228E54937DD4C1F9C928BFFB49EB41A">
						            <li class="li" id="mwh1409958274502__li_37DDEA8949A04803AD4BBBF4F8653D06">Optionally, select preset
							parameter values if provided for your IP core. Presets specify initial
							parameter values for specific applications. </li>

						            <li class="li" id="mwh1409958274502__li_591AD78348464FAE9E1FDD631758DDCD">Specify
							parameters defining the IP core functionality, port configurations, and
							device-specific features.</li>

						            <li class="li" id="mwh1409958274502__li_C5C60A90BF8C4F999A1F9E6D66EFD2DD">Specify options
							for processing the IP core files in other EDA tools.</li>

					          </ul>

					          <div class="note note" id="mwh1409958274502__note_N1008B_N10070_N10067_N1002F_N1002C_N10001"><span class="notetitle">Note:</span> Refer
						to your IP core user guide for information about specific IP core
						parameters.</div>

				        </div>
			      </li>
<li class="li step stepexpand" id="mwh1409958274502__step_3106D4D908CA4CE882C28E2F98D348A7"> 
		          <span class="ph cmd">Click <span class="ph uicontrol">Generate HDL</span>. The <span class="ph uicontrol">Generation</span> dialog box appears.</span> 
		       </li>
<li class="li step stepexpand" id="mwh1409958274502__step_F5C019C0FB9449DF964EDAE2ED6379BD">
				        <span class="ph cmd"> Specify output file generation options, and then click
						<span class="ph uicontrol">Generate</span>. The synthesis and
					simulation files generate according to your specifications.</span>
			      </li>
<li class="li step stepexpand" id="mwh1409958274502__step_996AFED4D7814E96A237C6BB937EDDEF">
            <span class="ph cmd">To generate a simulation testbench, click <span class="ph menucascade"><span class="ph uicontrol">Generate</span> &gt; <span class="ph uicontrol">Generate Testbench System</span></span>. Specify testbench generation options, and then click
						<span class="ph uicontrol">Generate</span>. </span> 
		       </li>
<li class="li step stepexpand" id="mwh1409958274502__step_D42E20EA294D466DAC3A25FBDB3BBF2C">
            <span class="ph cmd">To generate an HDL instantiation template that you can copy and paste into your
					text editor, click <span class="ph menucascade"><span class="ph uicontrol">Generate</span> &gt; <span class="ph uicontrol">Show Instantiation Template</span></span>.</span> 
		       </li>
<li class="li step stepexpand" id="mwh1409958274502__step_8F4F09E4953F4B80A0A2882587C52FF5">
				        <span class="ph cmd"> Click <span class="ph uicontrol">Finish</span>. Click
						<span class="ph uicontrol">Yes</span> if prompted to add files
					representing the IP variation to your project. </span>
			      </li>
<li class="li step stepexpand" id="mwh1409958274502__step_5B4B0A6094C743719AB1E12C371A6B5B">
            <span class="ph cmd">After generating
			 and instantiating your IP variation, make appropriate pin assignments to
			 connect ports. 
		  </span> 
		          <div class="itemgroup info">
					          <div class="note note" id="mwh1409958274502__note_N1014B_N10147_N1013E_N1002F_N1002C_N10001"><span class="notetitle">Note:</span> Some IP cores
						generate different HDL implementations according to the IP core parameters.
						The underlying RTL of these IP cores contains a unique hash code that
						prevents module name collisions between different variations of the IP core.
						This unique code remains consistent, given the same IP settings and software
						version during IP generation. This unique code can change if you edit the IP
						core's parameters or upgrade the IP core version. To avoid dependency on
						these unique codes in your simulation environment, refer to <em class="ph i">Generating a
							Combined Simulator Setup Script</em>.</div>

				        </div> 
		       </li>
</ol>
 
  </div>
 
<div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link" href="/content/altera-www/global/en_us/index/documentation/umc1467272429805.html#nfa1438151340400" target="_blank">Low Latency Ethernet 10G MAC Intel Stratix 10 FPGA IP Design Example User Guide</a></div>
<div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nfa1438753448747.html#nfa1438151340400" target="_blank">Low Latency Ethernet 10G MAC Intel Arria 10 FPGA IP Design Example User Guide</a></div>
<div><a class="link" href="/content/altera-www/global/en_us/index/documentation/dbf1520991817584.html#nfa1438151340400" target="_blank">Low Latency Ethernet 10G MAC Intel Cyclone 10 GX FPGA IP Design Example User Guide</a></div>
<div><a class="link" href="http://www.altera.com/literature/rn/rn_ip.pdf" target="_blank" category="assets" action="download" label="/literature/rn/rn_ip.pdf">Intel FPGA IP Release Notes</a></div>
<div><a class="link" href="http://www.altera.com/literature/lit-ip.jsp" target="_blank">IP User Guide Documentation</a></div>
</div>
</div>

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="mwh1409958278894">
          <h1>
          
            IP Core Generation Output ( Intel Quartus Prime Pro Edition) 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  
	  <div class="body refbody"><div class="abstract">
		     <span class="shortdesc">The <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> software generates the following output file
			structure for individual IP cores that are not part of a <span class="keyword">Platform Designer</span>
			system.</span>

	  </div>

		    <div class="section" id="mwh1409958278894__section_D545A598F4E6456CA9699617CB4AF498">
			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mwh1409958278894__fig_8E222A0D926A43688753D3D21371CEFC"><span class="figcap"><span class="enumeration fig-enumeration">Figure 5. </span>Individual IP Core Generation Output (<span xmlns="" class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime Pro Edition</span>)</span><div class="figbody">
				        
				        <br xmlns=""><div xmlns="" class="imageleft"><embed class="image doc-portal-img" id="mwh1409958278894__image_E9BB19A2D077420DA7E6E6AA53D0CBDE" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/mwh1409958275357.svg" src="" type="image/svg+xml"></div><br xmlns="">
			      </div></div>

			      
<div class="tablenoborder"><table class="table" frame="border" id="mwh1409958278894__table_32D6AB32BAF047AD9AE351A272075B50" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 12.  </span>Output Files of <span xmlns="" class="keyword">
               Intel<sup>®</sup> FPGA IP</span> Generation</span></span></caption>
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d18925e192" width="34.78260869565217%" valign="top">File Name</th>

							              <th class="entry" id="d18925e195" width="65.21739130434783%" valign="top">Description</th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d18925e192 " width="34.78260869565217%" valign="top">
                        <span class="ph filepath">&lt;<var class="keyword varname">your_ip</var>&gt;.ip</span>
                     </td>

							              <td class="entry" headers="d18925e195 " width="65.21739130434783%" valign="top">Top-level IP variation file that contains the parameterization of
								an IP core in your project. If the IP variation is part of a
									<span class="keyword">Platform Designer</span> system, the parameter editor also
								generates a <span class="ph filepath">.qsys</span> file.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d18925e192 " width="34.78260869565217%" valign="top">
                        <span class="ph filepath">&lt;<var class="keyword varname">your_ip</var>&gt;.cmp</span>
                     </td>

							              <td class="entry" headers="d18925e195 " width="65.21739130434783%" valign="top">The VHDL Component Declaration
									(<span class="ph filepath">.cmp</span>) file is a text file that contains
								local generic and port definitions that you use in VHDL design
								files.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d18925e192 " width="34.78260869565217%" valign="top">
                        <span class="ph filepath">&lt;<var class="keyword varname">your_ip</var>&gt;_generation.rpt</span>
                     </td>

							              <td class="entry" headers="d18925e195 " width="65.21739130434783%" valign="top">IP or <span class="keyword">Platform Designer</span> generation log
								file. Displays a summary of the messages during IP
								generation.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d18925e192 " width="34.78260869565217%" valign="top">
                        <span class="ph filepath">&lt;<var class="keyword varname">your_ip</var>&gt;.qgsimc</span>
									(<span class="keyword">Platform Designer</span> systems only)</td>

							              <td class="entry" headers="d18925e195 " width="65.21739130434783%" valign="top">Simulation caching file that compares the <span class="ph filepath">.qsys</span> and <span class="ph filepath">.ip</span> files with the current parameterization of the <span class="keyword">Platform Designer</span> system and IP core. This comparison determines if <span class="keyword">Platform Designer</span> can skip regeneration of the HDL.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d18925e192 " width="34.78260869565217%" valign="top">
                        <span class="ph filepath">&lt;<var class="keyword varname">your_ip</var>&gt;.qgsynth</span>
									(<span class="keyword">Platform Designer</span> systems only)</td>

							              <td class="entry" headers="d18925e195 " width="65.21739130434783%" valign="top">Synthesis caching file that compares the <span class="ph filepath">.qsys</span> and <span class="ph filepath">.ip</span> files with the current parameterization of the <span class="keyword">Platform Designer</span> system and IP core. This comparison determines if <span class="keyword">Platform Designer</span> can skip regeneration of the HDL.</td>

						            </tr>

						            <tr class="row props_product_qts-std">
							              <td class="entry" headers="d18925e192 " width="34.78260869565217%" valign="top">
                        <span class="ph filepath">&lt;<var class="keyword varname">your_ip</var>&gt;.qip</span>
                     </td>

							              <td class="entry" headers="d18925e195 " width="65.21739130434783%" valign="top">Contains all information to integrate and compile the IP component.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d18925e192 " width="34.78260869565217%" valign="top">
                        <span class="ph filepath">&lt;<var class="keyword varname">your_ip</var>&gt;.csv</span>
                     </td>

							              <td class="entry" headers="d18925e195 " width="65.21739130434783%" valign="top">Contains information about the upgrade status of
								the IP component.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d18925e192 " width="34.78260869565217%" valign="top">
                        <span class="ph filepath">
                           <var class="keyword varname">&lt;your_ip&gt;</var>.bsf</span>
                     </td>

							              <td class="entry" headers="d18925e195 " width="65.21739130434783%" valign="top">A symbol representation of the IP variation for use in Block Diagram Files (<span class="ph filepath">.bdf</span>).</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d18925e192 " width="34.78260869565217%" valign="top">
                        <span class="ph filepath">&lt;<var class="keyword varname">your_ip</var>&gt;.spd</span>
                     </td>

							              <td class="entry" headers="d18925e195 " width="65.21739130434783%" valign="top">Input file that <samp class="ph codeph">ip-make-simscript</samp> requires to generate simulation scripts. The <span class="ph filepath">.spd</span> file contains a list of files you generate for simulation, along with information about memories that you initialize.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d18925e192 " width="34.78260869565217%" valign="top">
                        <span class="ph filepath">&lt;<var class="keyword varname">your_ip</var>&gt;.ppf</span>
                     </td>

							              <td class="entry" headers="d18925e195 " width="65.21739130434783%" valign="top">The Pin Planner File (<span class="ph filepath">.ppf</span>)
								stores the port and node assignments for IP components you create
								for use with the Pin Planner.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d18925e192 " width="34.78260869565217%" valign="top">
                        <span class="ph filepath">&lt;<var class="keyword varname">your_ip</var>&gt;_bb.v</span>
                     </td>

							              <td class="entry" headers="d18925e195 " width="65.21739130434783%" valign="top">Use the Verilog blackbox
									(<span class="ph filepath">_bb.v</span>) file as an empty module declaration
								for use as a blackbox.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d18925e192 " width="34.78260869565217%" valign="top">
                        <span class="ph filepath">&lt;<var class="keyword varname">your_ip</var>&gt;_inst.v</span>
								or <span class="ph filepath">_inst.vhd</span>
                     </td>

							              <td class="entry" headers="d18925e195 " width="65.21739130434783%" valign="top">HDL example instantiation template. Copy and paste
								the contents of this file into your HDL file to instantiate the IP
								variation.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d18925e192 " width="34.78260869565217%" valign="top">
                        <span class="ph filepath">&lt;<var class="keyword varname">your_ip</var>&gt;.regmap</span>
                     </td>

							              <td class="entry" headers="d18925e195 " width="65.21739130434783%" valign="top">If the IP contains register information, the
									<span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> software generates the
									<span class="ph filepath">.regmap</span> file. The
									<span class="ph filepath">.regmap</span> file describes the register map
								information of master and slave interfaces. This file complements
								the <span class="ph filepath">.sopcinfo</span> file by providing more detailed
								register information about the system. This file enables register
								display views and user customizable statistics in System
								Console.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d18925e192 " width="34.78260869565217%" valign="top">
                        <span class="ph filepath">&lt;<var class="keyword varname">your_ip</var>&gt;.svd</span>
                     </td>

							              <td class="entry" headers="d18925e195 " width="65.21739130434783%" valign="top">
                        <p class="p">Allows HPS System Debug tools to view the
									register maps of peripherals that connect to HPS within a
										<span class="keyword">Platform Designer</span> system.</p>

								                <p class="p">During synthesis, the <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> software stores
									the <span class="ph filepath">.svd</span> files for slave interface visible
									to the System Console masters in the <span class="ph filepath">.sof</span>
									file in the debug session. System Console reads this section,
									which <span class="keyword">Platform Designer</span> queries for register map
									information. For system slaves, <span class="keyword">Platform Designer</span>
									accesses the registers by name.</p>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d18925e192 " width="34.78260869565217%" valign="top">
                        <p class="p">
                           <span class="ph filepath">&lt;<var class="keyword varname">your_ip</var>&gt;.v</span>
                        </p>

                        <p class="p">
                           <span class="ph filepath">&lt;<var class="keyword varname">your_ip</var>&gt;.vhd</span>
                        </p>

                     </td>

							              <td class="entry" headers="d18925e195 " width="65.21739130434783%" valign="top">HDL files that instantiate each submodule or child
								IP core for synthesis or simulation.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d18925e192 " width="34.78260869565217%" valign="top">
                        <span class="ph filepath">mentor/</span>
                     </td>

							              <td class="entry" headers="d18925e195 " width="65.21739130434783%" valign="top">Contains a <span class="ph filepath">msim_setup.tcl</span> script to set up and run a <span class="keyword"></span> simulation.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d18925e192 " width="34.78260869565217%" valign="top">
                        <span class="ph filepath">aldec/</span>
                     </td>

							              <td class="entry" headers="d18925e195 " width="65.21739130434783%" valign="top">Contains a <span class="keyword"></span> script <span class="ph filepath">rivierapro_setup.tcl</span> to setup and run a simulation.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d18925e192 " width="34.78260869565217%" valign="top">
                        <p class="p">
                           <span class="ph filepath">/synopsys/vcs</span>
                        </p>

								                <p class="p">
                           <span class="ph filepath">/synopsys/vcsmx</span>
                        </p>

                     </td>

							              <td class="entry" headers="d18925e195 " width="65.21739130434783%" valign="top">
                        <p class="p">Contains a shell script
										<span class="ph filepath">vcs_setup.sh</span> to set up and run a
										<span class="keyword"></span> simulation.</p>

								                <p class="p">Contains a shell script <span class="ph filepath">vcsmx_setup.sh</span> and
										<span class="ph filepath">synopsys_sim.setup</span> file to set up and
									run a <span class="keyword"></span> simulation.</p>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d18925e192 " width="34.78260869565217%" valign="top">
                        <span class="ph filepath">/cadence</span>
                     </td>

							              <td class="entry" headers="d18925e195 " width="65.21739130434783%" valign="top">Contains a shell script <span class="ph filepath">ncsim_setup.sh</span> and other setup files to set up and run an <span class="keyword"></span> simulation.</td>

						            </tr>


						            <tr class="row">
							              <td class="entry" headers="d18925e192 " width="34.78260869565217%" valign="top">
                        <span class="ph filepath">/xcelium</span>
                     </td>

							              <td class="entry" headers="d18925e195 " width="65.21739130434783%" valign="top">Contains an <span class="keyword"></span> Parallel simulator shell script <span class="ph filepath">xcelium_setup.sh</span> and other setup files to set up and run a simulation.</td>

						            </tr>


						            <tr class="row">
							              <td class="entry" headers="d18925e192 " width="34.78260869565217%" valign="top">
                        <span class="ph filepath">/submodules</span>
                     </td>

							              <td class="entry" headers="d18925e195 " width="65.21739130434783%" valign="top">Contains HDL files for the IP core
								submodule.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d18925e192 " width="34.78260869565217%" valign="top">
                        <span class="ph filepath">&lt;<var class="keyword varname">IP
									submodule</var>&gt;/</span>
                     </td>

							              <td class="entry" headers="d18925e195 " width="65.21739130434783%" valign="top">
                        <span class="keyword">Platform Designer</span> generates
									<span class="ph filepath">/synth</span> and <span class="ph filepath">/sim</span>
								sub-directories for each IP submodule directory that <span class="keyword">Platform Designer</span> generates.</td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>

	  </div>


</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="mwh1411016627361">
          <h1>
          
            Files Generated for Intel IP Cores (Legacy Parameter Editor) 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
   
  <div class="body refbody"><div class="abstract"> 
	      <span class="shortdesc">The <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> generates the following
			output for IP cores that use the legacy MegaWizard parameter editor. </span>
 
  </div>
 
	     <div class="section" id="mwh1411016627361__section_523CE2A5D08C4A88895633A74CEDFEE5"> 
		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mwh1411016627361__fig_A03D2F03CBCB460187B60FD20BCB64F9"><span class="figcap"><span class="enumeration fig-enumeration">Figure 6. </span>IP Core Generated Files</span><div class="figbody"> 
		           
		          <embed xmlns="" class="image doc-portal-img" id="mwh1411016627361__image_DC764F175D06417BB7E5BCDB58C65224" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/mwh1411016626078.svg" src="" type="image/svg+xml"> 
		       </div></div>
 
	     </div>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="mwh1409958298944">
          <h1>
          
            Simulating Intel FPGA IP Cores 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  
	  <div class="body conbody"><div class="abstract">
		     <span class="shortdesc">
         The <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> software supports
			IP core RTL simulation in specific EDA simulators. IP generation creates simulation
			files, including the functional simulation model, any testbench (or example design), and
			vendor-specific simulator setup scripts for each IP core.</span>
 Use the functional
		simulation model and any testbench or example design for simulation. IP generation output
		may also include scripts to compile and run any testbench. The scripts list all models or
		libraries you require to simulate your IP core.</div>

		    <p class="p">The <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> software provides
			integration with many simulators and supports multiple simulation flows, including your
			own scripted and custom simulation flows. Whichever flow you choose, IP core simulation
			involves the following steps:</p>

		    <ol class="ol" id="mwh1409958298944__ol_lls_gwz_35">
			      <li class="li">Generate simulation model, testbench (or example design), and
				simulator setup script files.</li>

			      <li class="li">Set up your simulator environment and any simulation scripts.</li>

			      <li class="li">Compile simulation model libraries.</li>

			      <li class="li">Run your simulator.</li>

		    </ol>

	  </div>


</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="lbl1455130101432">
          <h1>
          
            Creating a Signal Tap Debug File to Match Your Design Hierarchy 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  
	  <div class="body taskbody"><div class="abstract">
		    <div class="shortdesc">For <span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span> and <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span> devices, the <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> software generates two files, <span class="ph filepath">build_stp.tcl </span>and <span class="ph filepath">
            <var class="keyword varname">&lt;ip_core_name&gt;</var>.xml</span>. You can use these files to
			generate a <span class="keyword">Signal Tap</span> file with probe points matching your design
			hierarchy.</div>

		    <p class="p">
         The <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> software stores these files in the <span class="ph filepath">
				        <var class="keyword varname">&lt;IP core
				directory&gt;</var>/synth/debug/stp/</span> directory. </p>

	  </div>

		    <div class="section prereq p" id="lbl1455130101432__prereq_N10056_N10053_N10001">Synthesize your design using the
				<span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> software.</div>

		    <ol class="ol steps" id="lbl1455130101432__steps_wk1_nrx_pv"><li class="li step stepexpand" id="lbl1455130101432__step_N1006D_N10055_N10052_N10001">
				        <span class="ph cmd">To open the Tcl console, click <span class="ph menucascade"><span class="ph uicontrol">View</span> &gt; <span class="ph uicontrol">Utility Windows</span> &gt; <span class="ph uicontrol">Tcl Console</span></span>.</span>
			      </li>
<li class="li step stepexpand" id="lbl1455130101432__step_N1007D_N1004B_N10048_N10001">
				        <span class="ph cmd">Type the following command in the Tcl console: </span>
				        <div class="itemgroup stepresult">
               <samp class="ph codeph">source <var class="keyword varname">&lt;IP core
						directory&gt;</var>/synth/debug/stp/build_stp.tcl</samp>
            </div>
			      </li>
<li class="li step stepexpand" id="lbl1455130101432__step_N1008D_N1004B_N10048_N10001">
				        <span class="ph cmd">To generate the STP file, type the following command: </span>
				        <div class="itemgroup stepresult">
               <samp class="ph codeph">main -stp_file <var class="keyword varname">&lt;output stp file name&gt;</var>.stp -xml_file
							<var class="keyword varname">&lt;input xml_file name&gt;</var>.xml
						-mode build</samp>
            </div>
			      </li>
<li class="li step stepexpand" id="lbl1455130101432__step_N100A1_N1004B_N10048_N10001">
				        <span class="ph cmd">To add this <span class="keyword">Signal Tap</span> file (<strong class="ph b">.stp</strong>) to your project, select <span class="ph menucascade"><span class="ph uicontrol">Project</span> &gt; <span class="ph uicontrol">Add/Remove Files in Project</span></span>. Then, compile your design.</span>
			      </li>
<li class="li step stepexpand" id="lbl1455130101432__step_N100AA_N1004B_N10048_N10001">
				        <span class="ph cmd">To program the FPGA, click <span class="ph menucascade"><span class="ph uicontrol">Tools</span> &gt; <span class="ph uicontrol">Programmer</span></span>.</span>
			      </li>
<li class="li step stepexpand" id="lbl1455130101432__step_N100B7_N1004B_N10048_N10001">
				        <span class="ph cmd">To start the <span class="keyword">Signal Tap</span>
					Logic Analyzer, click <span class="ph menucascade"><span class="ph uicontrol">Quartus Prime</span> &gt; <span class="ph uicontrol">Tools</span> &gt; <span class="ph uicontrol">
                     <span class="keyword">Signal Tap</span>
							Logic Analyzer</span></span>.</span>
				        <div class="itemgroup info">The software generation script may not assign the <span class="keyword">Signal Tap</span> acquisition clock in <span class="ph filepath">
                  <var class="keyword varname">&lt;output stp file
							name&gt;</var>.stp</span>. Consequently, the <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> software automatically creates a clock
					pin called <samp class="ph codeph">auto_stp_external_clock</samp>. You may
					need to manually substitute the appropriate clock signal as the <span class="keyword">Signal Tap</span> sampling clock for each STP
					instance.</div>
			      </li>
<li class="li step stepexpand" id="lbl1455130101432__step_N10167_N10069_N10056_N10001">
				        <span class="ph cmd">Recompile your design.</span>
			      </li>
<li class="li step stepexpand" id="lbl1455130101432__step_N10117_N1005F_N1005C_N10001">
				        <span class="ph cmd"> To observe the state of your IP core, click <span class="ph uicontrol">Run Analysis</span>. </span>
				        <div class="itemgroup info">You may see signals or <span class="keyword">Signal Tap</span> instances that are red, indicating they are not
					available in your design. In most cases, you can safely ignore these signals and
					instances. They are present because software generates wider buses and some
					instances that your design does not include.</div>
			      </li>
</ol>

	  </div>


</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395127588036">
          <h1>
          
            Parameter Settings for the LL Ethernet 10G MAC Intel FPGA IP Core 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    <div class="section" id="bhc1395127588036__section_N10016_N10011_N10001">
			      <p class="p">You customize the
					<span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core by specifying the parameters on the
				parameter editor in the <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> software. The
				parameter editor enables only the parameters that are applicable to the selected
				speed.</p>

			      
<div class="tablenoborder"><table class="table" frame="border" id="bhc1395127588036__table_o4y_x3h_zq" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 13.  </span>LL Ethernet 10G MAC <span xmlns="" class="keyword">
               Intel<sup>®</sup> FPGA IP</span> Core
					Parameters</span></span></caption>
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d20831e174" width="29.629629629629626%" valign="top">Parameter</th>

							              <th class="entry" id="d20831e177" width="25.925925925925924%" valign="top" align="center">Value</th>

							              <th class="entry" id="d20831e180" width="44.44444444444444%" valign="top">Description</th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d20831e174 " width="29.629629629629626%" valign="top">
                        <span class="ph uicontrol">Speed</span>
                     </td>

							              <td class="entry" headers="d20831e177 " width="25.925925925925924%" valign="top" align="center">10G, 1G/10G,
								10M/100M/1G/10G, 1G/2.5G, 1G/2.5G/10G,
								10M/100M/1G/2.5G/5G/10G
								(USXGMII), 10M/100M/1G/2.5G, 10M/100M/1G/2.5G/10G</td>

							              <td class="entry" headers="d20831e180 " width="44.44444444444444%" valign="top">Select the desired speed. By
								default, <span class="ph uicontrol">10G</span> is selected.
							</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d20831e174 " width="29.629629629629626%" valign="top">
                        <span class="ph uicontrol">Datapath options</span>
                     </td>

							              <td class="entry" headers="d20831e177 " width="25.925925925925924%" valign="top" align="center">TX only, RX only,
								TX &amp; RX </td>

							              <td class="entry" headers="d20831e180 " width="44.44444444444444%" valign="top">Select the MAC variation to
								instantiate. <ul class="ul" id="bhc1395127588036__ul_ocz_x3h_zq">
									                  <li class="li">TX only—instantiates MAC TX. </li>

									                  <li class="li">RX only—instantiates MAC RX. </li>

									                  <li class="li">TX &amp; RX—instantiates both MAC TX and
										RX. </li>

								                </ul>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d20831e174 " width="29.629629629629626%" valign="top">
                        <span class="ph uicontrol">Enable ECC on memory blocks</span>
                     </td>

							              <td class="entry" headers="d20831e177 " width="25.925925925925924%" valign="top" align="center">On, Off </td>

							              <td class="entry" headers="d20831e180 " width="44.44444444444444%" valign="top">Turn on this option to enable error detection and correction on memory blocks. This option is available to designs that target <span class="keyword">
               Intel<sup>®</sup> 
               Stratix<sup>®</sup> 10</span>, <span class="keyword">
               Stratix<sup>®</sup> V</span>, <span class="keyword">
               Arria<sup>®</sup> V</span> GZ, <span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span>, and <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span> devices only.<p class="p">When the IP core is generated with both the <span class="ph uicontrol">Enable time stamping</span> and <span class="ph uicontrol">Enable ECC on memory blocks</span> options enabled, all the memory blocks in the IP core are ECC protected except for the memory block related to the IEEE 1588v2 feature.</p>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d20831e174 " width="29.629629629629626%" valign="top">
                        <span class="ph uicontrol">Enable preamble pass-through mode</span>
                     </td>

							              <td class="entry" headers="d20831e177 " width="25.925925925925924%" valign="top" align="center">On, Off </td>

							              <td class="entry" headers="d20831e180 " width="44.44444444444444%" valign="top">
								                <p class="p">Turn on this option to enable preamble
									pass-through mode. You must also set the <samp class="ph codeph">tx_preamble_control</samp>, <samp class="ph codeph">rx_preamble_control</samp>, and <samp class="ph codeph">rx_custom_preamble_forward</samp>
									registers to 1. When enabled, the
									IP
									core allows custom preamble in data frames on the transmit and
									receive datapaths. </p>

								                <p class="p">This option is available only for <span class="ph uicontrol">10G</span>.</p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d20831e174 " width="29.629629629629626%" valign="top">
                        <span class="ph uicontrol">Enable priority-based flow control (PFC)</span>
                     </td>

							              <td class="entry" headers="d20831e177 " width="25.925925925925924%" valign="top" align="center">On, Off </td>

							              <td class="entry" headers="d20831e180 " width="44.44444444444444%" valign="top">
								                <p class="p">Turn on this option to enable PFC. You must also
									set the <samp class="ph codeph">tx_pfc_priority_enable[n]</samp>bit to 1 and specify the
									number of priority queues in the <strong class="ph b">Number of
										PFC queues</strong> field. </p>

								                <p class="p">This option is available only for <span class="ph uicontrol">10G</span>. </p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d20831e174 " width="29.629629629629626%" valign="top">
                        <span class="ph uicontrol">Number of PFC queues</span>
                     </td>

							              <td class="entry" headers="d20831e177 " width="25.925925925925924%" valign="top" align="center">2—8 </td>

							              <td class="entry" headers="d20831e180 " width="44.44444444444444%" valign="top"> Specify the number of PFC queues. This option is only enabled if you turn <span class="ph uicontrol">Enable priority-based flow control (PFC)</span>. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d20831e174 " width="29.629629629629626%" valign="top">
                        <span class="ph uicontrol">Enable unidirectional feature</span>
                     </td>

							              <td class="entry" headers="d20831e177 " width="25.925925925925924%" valign="top" align="center">On, Off </td>

							              <td class="entry" headers="d20831e180 " width="44.44444444444444%" valign="top">Turn on this option to enable
								unidirectional feature as specified in the IEEE802.3 specification
								(Clause 66). This feature is only supported in 10Gbps speed
								mode.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d20831e174 " width="29.629629629629626%" valign="top">
                        <span class="ph uicontrol">Enable 10GBASE-R register mode</span>
                     </td>

							              <td class="entry" headers="d20831e177 " width="25.925925925925924%" valign="top" align="center">On, Off </td>

							              <td class="entry" headers="d20831e180 " width="44.44444444444444%" valign="top">
								                <p class="p">Turn on this option to enable 10GBASE-R register
									mode on the TX and RX datapaths to further reduce the round-trip
									latency between the MAC and
									the
									native PHY. In this mode, the MAC datapaths
									must run at 322.265625 MHz.</p>

								                <p class="p">This option is available only for <span class="ph uicontrol">10G TX &amp; RX</span> variation. It
									is not available with the following features: </p>

								                <ul class="ul" id="bhc1395127588036__ul_zrb_v33_zq">
									                  <li class="li">preamble passthrough,</li>

									                  <li class="li">priority-based flow control,</li>

									                  <li class="li">unidirectional,</li>

									                  <li class="li">timestamping, and</li>

									                  <li class="li">64-bit compatibility options on XGMII and <span class="keyword">
               Avalon<sup>®</sup>
            </span>-ST interface.</li>

								                </ul>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d20831e174 " width="29.629629629629626%" valign="top">
                        <span class="ph uicontrol">Enable supplementary address</span>
                     </td>

							              <td class="entry" headers="d20831e177 " width="25.925925925925924%" valign="top" align="center">On, Off </td>

							              <td class="entry" headers="d20831e180 " width="44.44444444444444%" valign="top"> Turn on this option to enable
								supplementary addresses. You must also set the <samp class="ph codeph">EN_SUPP0</samp>/<samp class="ph codeph">1</samp>/<samp class="ph codeph">2</samp>/<samp class="ph codeph">3</samp> bits in the <samp class="ph codeph">rx_frame_control</samp> register to 1. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d20831e174 " width="29.629629629629626%" valign="top">
                        <span class="ph uicontrol">Enable statistics collection</span>
                     </td>

							              <td class="entry" headers="d20831e177 " width="25.925925925925924%" valign="top" align="center">On, Off </td>

							              <td class="entry" headers="d20831e180 " width="44.44444444444444%" valign="top"> Turn on this option to collect
								statistics on the TX and RX datapaths. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d20831e174 " width="29.629629629629626%" valign="top">
                        <span class="ph uicontrol">Statistics counters</span>
                     </td>

							              <td class="entry" headers="d20831e177 " width="25.925925925925924%" valign="top" align="center">Memory-based,
								Register-based </td>

							              <td class="entry" headers="d20831e180 " width="44.44444444444444%" valign="top"> Specify the implementation of the statistics counters. When you turn on <span class="ph uicontrol">Statistics collection</span>, the default implementation of the counters is <strong class="ph b">Memory-based</strong>. <ul class="ul" id="bhc1395127588036__ul_ggz_x3h_zq">
                           <li class="li">Memory-based—selecting this option frees up logic elements. The MAC IP core does not clear memory-based counters after they are read. </li>

                           <li class="li">Register-based—selecting this option frees up the memory. The MAC IP core clears register-based statistic counters after the counters are read. </li>

                        </ul>

                        <p class="p">Memory-based statistics counters may not be accurate when the MAC IP core receives or transmits back-to-back undersized frames. On the TX datapath, you can enable padding to avoid this situation. Undersized frames are frames with less than 64 bytes.</p>

                     </td>

						            </tr>

						
						            <tr class="row">
							              <td class="entry" headers="d20831e174 " width="29.629629629629626%" valign="top">
                        <span class="ph uicontrol">TX
									and RX datapath Reset/Default to Enable</span>
                     </td>

							              <td class="entry" headers="d20831e177 " width="25.925925925925924%" valign="top" align="center">On, Off</td>

							              <td class="entry" headers="d20831e180 " width="44.44444444444444%" valign="top">Turn on this option to disable TX and RX datapath
								during startup or CSR reset.<div class="note note" id="bhc1395127588036__note_N10272_N1026D_N1025A_N1006A_N10039_N1002B_N10017_N10014_N10001"><span class="notetitle">Note:</span> This option is
									only available from <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime Pro Edition</span> version 18.0
								onwards.</div>

                     </td>

						            </tr>

						
						            <tr class="row">
							              <td class="entry" headers="d20831e174 " width="29.629629629629626%" valign="top">
                        <span class="ph uicontrol">Enable time stamping</span>
                     </td>

							              <td class="entry" headers="d20831e177 " width="25.925925925925924%" valign="top" align="center">On, Off </td>

							              <td class="entry" headers="d20831e180 " width="44.44444444444444%" valign="top"> Turn on this option to enable time stamping on the TX and RX datapaths. This option is not available in 1G/2.5G/10G (<span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span> and <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span> devices only), 10M/100M/1G/2.5G/5G/10G (USXGMII) (<span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span> and <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span> devices only), 10M/100M/1G/2.5G, and 10M/100M/1G/2.5G/10G configurations.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d20831e174 " width="29.629629629629626%" valign="top">
                        <span class="ph uicontrol">Enable PTP one-step clock support</span>
                     </td>

							              <td class="entry" headers="d20831e177 " width="25.925925925925924%" valign="top" align="center">On, Off </td>

							              <td class="entry" headers="d20831e180 " width="44.44444444444444%" valign="top"> Turn on this option to enable 1-step time stamping. This option is enabled only when you turn on time stamping. This option is not available in 1G/2.5G/10G (<span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span> and <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span> devices only), 10M/100M/1G/2.5G/5G/10G (USXGMII) (<span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span> and <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span> devices only), 10M/100M/1G/2.5G, and 10M/100M/1G/2.5G/10G configurations.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d20831e174 " width="29.629629629629626%" valign="top">
                        <span class="ph uicontrol">Enable asymmetry support</span>
                     </td>

							              <td class="entry" headers="d20831e177 " width="25.925925925925924%" valign="top" align="center">On, Off</td>

							              <td class="entry" headers="d20831e180 " width="44.44444444444444%" valign="top">Turn on this option to enable asymmetry support on TX datapath. This option is enabled only when you turn on time stamping and PTP one-step clock support. This option is not available in 1G/2.5G/10G (<span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span> and <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span> devices only), 10M/100M/1G/2.5G/5G/10G (USXGMII) (<span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span> and <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span> devices only), 10M/100M/1G/2.5G, and 10M/100M/1G/2.5G/10G configurations.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d20831e174 " width="29.629629629629626%" valign="top">
                        <span class="ph uicontrol">Enable peer-to-peer</span>
                     </td>

							              <td class="entry" headers="d20831e177 " width="25.925925925925924%" valign="top" align="center">On, Off</td>

							              <td class="entry" headers="d20831e180 " width="44.44444444444444%" valign="top">Turn on this option to enable peer-to-peer support on TX datapath. This option is enabled only when you turn on time stamping and PTP one-step clock support. This option is not available in 1G/2.5G/10G (<span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span> and <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span> devices only), 10M/100M/1G/ 2.5G/5G/10G (USXGMII) (<span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span> and <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span> devices only), 10M/100M/1G/2.5G, and 10M/100M/1G/2.5G/10G configurations.<div class="note note" id="bhc1395127588036__note_N1030C_N102FD_N102EB_N10059_N10025_N10021_N10012_N1000F_N10001"><span class="notetitle">Note:</span> This option is only available from <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime Pro Edition</span> version 17.0 onwards.</div>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d20831e174 " width="29.629629629629626%" valign="top">
                        <span class="ph uicontrol">Timestamp fingerprint width</span>
                     </td>

							              <td class="entry" headers="d20831e177 " width="25.925925925925924%" valign="top" align="center">1–32</td>

							              <td class="entry" headers="d20831e180 " width="44.44444444444444%" valign="top">Specify the width of the timestamp fingerprint in bits on the TX path. The default value is 4 bits. This option is not available in 1G/2.5G/10G (<span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span> and <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span> devices only), 10M/100M/1G/2.5G/5G/10G (USXGMII) (<span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span> and <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span> devices only), 10M/100M/1G/2.5G, and 10M/100M/1G/2.5G/10G configurations.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d20831e174 " width="29.629629629629626%" valign="top">
                        <span class="ph uicontrol">Time
									of Day Format</span>
                     </td>

							              <td class="entry" headers="d20831e177 " width="25.925925925925924%" valign="top" align="center">Enable 96b Time of
								Day Format only, Enable 64b Time of Day Format only, Enable both 96b
								and 64b Time of Day Format</td>

							              <td class="entry" headers="d20831e180 " width="44.44444444444444%" valign="top">Specify the time of day format. This option is not available in 1G/2.5G/10G (<span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span> and <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span> devices only), 10M/100M/1G/2.5G/5G/10G (USXGMII) (<span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span> and <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span> devices only), 10M/100M/1G/2.5G, and 10M/100M/1G/2.5G/10G configurations.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d20831e174 " width="29.629629629629626%" valign="top">
                        <span class="ph uicontrol">Use
									legacy Ethernet 10G MAC XGMII Interface</span>
                     </td>

							              <td class="entry" headers="d20831e177 " width="25.925925925925924%" valign="top" align="center">On, Off </td>

							              <td class="entry" headers="d20831e180 " width="44.44444444444444%" valign="top">Turn on this option to maintain
								compatibility with the 64-bit Ethernet 10G MAC on the XGMII.
								This
								option is not available in 1G/2.5G, 10M/100M/1G/2.5G, and
								10M/100M/1G/2.5G/5G/10G (USXGMII)
								configurations.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d20831e174 " width="29.629629629629626%" valign="top">
                        <span class="ph uicontrol">Use
									legacy Ethernet 10G MAC Avalon Memory-Mapped
									Interface</span>
                     </td>

							              <td class="entry" headers="d20831e177 " width="25.925925925925924%" valign="top" align="center">On, Off </td>

							              <td class="entry" headers="d20831e180 " width="44.44444444444444%" valign="top">Turn on this option to maintain compatibility with the 64-bit Ethernet 10G MAC on the <span class="keyword">
               Avalon<sup>®</sup>
            </span>-MM Interface. This option is not available in 1G/2.5G and 10M/100M/1G/2.5G configurations.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d20831e174 " width="29.629629629629626%" valign="top">
                        <span class="ph uicontrol">Use
									legacy Ethernet 10G MAC Avalon Streaming
								Interface</span>
                     </td>

							              <td class="entry" headers="d20831e177 " width="25.925925925925924%" valign="top" align="center">On, Off </td>

							              <td class="entry" headers="d20831e180 " width="44.44444444444444%" valign="top">Turn on this option to maintain compatibility with the 64-bit Ethernet 10G MAC on the <span class="keyword">
               Avalon<sup>®</sup>
            </span>-ST interface. This option is not available in 1G/2.5G and 10M/100M/1G/2.5G configurations.</td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>

	  </div>


</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="sam1395130785863">
          <h1>
          
            Upgrading the LL Ethernet 10G MAC Intel FPGA IP Core 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody">
		    <p class="p">The <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> software alerts you when your IP
			core is not upgraded to the current version. Click <span class="ph uicontrol"> Project
				&gt; Upgrade IP Components </span> to identify and upgrade the IP cores. To
			successfully upgrade the IP core, you must ensure that the file structure of your
			project that was generated by an older version of the software is preserved. Failure to
			upgrade IP cores can result in a mismatch between the IP core variation and the current
			supporting libraries. </p>
 
	     <p class="p">
         <span class="keyword">Intel</span> verifies that the current
			version of the <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> software compiles the
			previous version of each IP core. The <em class="ph i">
            <span class="keyword">
               Intel<sup>®</sup> FPGA IP</span>
				Release Notes</em> reports any verification exceptions. <span class="keyword">Intel</span> does not verify the compilation of IP cores older than the
			previous release. </p>
 
	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="sam1395130785863__fig_03C8D81BA0744AD38CDEA4D05B353694"><span class="figcap"><span class="enumeration fig-enumeration">Figure 7. </span>Upgrading IP Components in Project Navigator</span><div class="figbody"> 
		       
         <br xmlns=""><div xmlns="" class="imagecenter"><img class="image doc-portal-img" id="sam1395130785863__image_ED6A35812787436FA7E1DB36774AC0EE" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/sam1395130780104.png" src=""></div><br xmlns=""> 
	     </div></div>
 
  </div>

<div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link" href="http://www.altera.com/literature/rn/rn_ip.pdf" target="_blank" category="assets" action="download" label="/literature/rn/rn_ip.pdf">Intel FPGA IP Release Notes</a></div>
</div>
</div>

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1417743109946">
          <h1>
          
            Design Considerations for the LL Ethernet 10G MAC Intel FPGA IP Core 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
<div class="related-links"></div>

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395216406621">
          <h1>
          
            Migrating from Legacy Ethernet 10G MAC to LL Ethernet 10G MAC 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    <div class="section" id="bhc1395216406621__section_N1001C_N10019_N10001">
			      <p class="p">
            <span class="keyword">Intel</span> recommends that you opt for the following
				migration paths. These migration paths allow you to take advantage of the benefits
				of LL Ethernet 10G MAC—low resource count and low latency.</p>

		    </div>

	  </div>

<div class="related-links"></div>

</div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="bhc1395127600399">
          <h1>
          
            Migration—32-bit Datapath on Avalon -ST Interface 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
   
  <div class="body taskbody"><div class="abstract">
		     <span class="shortdesc">Follow these steps to implement 32-bit datapath on the <span class="keyword">
               Avalon<sup>®</sup>
            </span>-ST and <span class="keyword">
               Avalon<sup>®</sup>
            </span>-MM interfaces.</span>

	  </div>
 
	     <ol class="ol steps" id="bhc1395127600399__steps_BF56F7D8AE9646DD88CD6E5E6C00A732"><li class="li step" id="bhc1395127600399__step_A0D72C2239F04AE6954963207C326880">
				        <span class="ph cmd">Instantiate the LL Ethernet 10G MAC
						<span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core in your design. If you are using a
					PHY with 64-bit SDR XGMII interface, turn on the <strong class="ph b">Use legacy
						Ethernet 10G MAC XGMII Interface</strong> option.</span>
			      </li>
<li class="li step" id="bhc1395127600399__step_11003772FD814EDC9F53B6B545C4805F">
				        <span class="ph cmd">Modify your user logic to accommodate 32-bit datapaths on
						<span class="keyword">
               Avalon<sup>®</sup>
            </span>-ST TX and RX data interfaces.</span>
			      </li>
<li class="li step" id="bhc1395127600399__step_1AF4FD573D2C459190A691E689918C94">
				        <span class="ph cmd">Ensure that <samp class="ph codeph">tx_312_5_clk</samp> and
						<samp class="ph codeph">rx_312_5_clk</samp> are connected to 312.5 MHz
					clock sources. <span class="keyword">Intel</span> recommends that
					you use the same clock source for these clock signals.</span>
			      </li>
<li class="li step" id="bhc1395127600399__step_A28BDB84AEEE40ED896F162627B920B5">
				        <span class="ph cmd">Update the register offsets to the offsets of the LL Ethernet
					10G MAC
					<span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core. The configuration registers
					of the LL Ethernet 10G MAC
						<span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core allow access to new features such
					as error correction and detection on memory blocks.</span>
			      </li>
<li class="li step" id="bhc1395127600399__step_1FDC59692B494279AD018BBB06F32A4E">
				        <span class="ph cmd">If you turn on the <strong class="ph b">Use legacy Ethernet 10G
						MAC XGMII Interface</strong> option, add a 156.25 MHz clock source for <samp class="ph codeph">tx_156_25_clk</samp> and <samp class="ph codeph">rx_156_25_clk</samp>. This 156.25 MHz clock source must be rise-to-rise
					synchronous to the 312.5 MHz clock source.</span>
			      </li>
<li class="li step" id="bhc1395127600399__step_N100F8_N10033_N10030_N10001">
				        <span class="ph cmd">Ensure that <samp class="ph codeph">csr_clk</samp> is within
					125 MHz to 156.25 MHz. Otherwise, some statistic counters may not be accurate.
				</span>
			      </li>
</ol>
 
  </div>


</div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="bhc1395127601826">
          <h1>
          
            Migration—Maintains 64-bit on Avalon -ST Interface 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
   
  <div class="body taskbody"><div class="abstract"> 
	      <span class="shortdesc">Follow these steps to implement 32-bit to 64-bit adapters on the
				<span class="keyword">
               Avalon<sup>®</sup>
            </span>-ST interface and XGMII, and uses the same
			register offsets to maintain backward compatibility with the legacy 10-Gbps Ethernet
			(10GbE) MAC IP
			core. </span>
 
  </div>
 
	     <ol class="ol steps" id="bhc1395127601826__steps_7B30DAD476634AEFBE8A4E5229C0A110"><li class="li step" id="bhc1395127601826__step_E6BC5A6AAB754D408561012F1595EA08">
				        <span class="ph cmd">Instantiate the LL Ethernet 10G MAC
						<span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core in your design. To
					maintain compatibility on the interfaces, turn on the <strong class="ph b">Use
						legacy Ethernet 10G MAC XGMII Interface</strong>, <strong class="ph b">Use legacy
						Ethernet 10G MAC <span class="keyword">
               Avalon<sup>®</sup>
            </span> Memory-Mapped Interface</strong>, and
						<strong class="ph b">Use legacy Ethernet 10G MAC <span class="keyword">
               Avalon<sup>®</sup>
            </span>
						Streaming Interface</strong> options.</span>
			      </li>
<li class="li step" id="bhc1395127601826__step_408C0009BECD4A21A6B15B8AAE3C1ED2">
				        <span class="ph cmd">Ensure that <samp class="ph codeph">tx_312_5_clk</samp> and
						<samp class="ph codeph">rx_312_5_clk</samp> are connected to 312.5 MHz
					clock sources. <span class="keyword">Intel</span> recommends that
					you use the same clock source for these clock signals.</span>
			      </li>
<li class="li step" id="bhc1395127601826__step_38FD30CF50194FD68D88ABA6FFC0DE57">
				        <span class="ph cmd">Add a 156.25 MHz clock source for <samp class="ph codeph">tx_156_25_clk</samp> and <samp class="ph codeph">rx_156_25_clk</samp>.
					This 156.25 MHz clock source must be rise-to-rise synchronous to the 312.5 MHz
					clock source.</span>
			      </li>
<li class="li step" id="bhc1395127601826__step_N1008F_N1002F_N1002C_N10001">
				        <span class="ph cmd">Ensure that <samp class="ph codeph">csr_clk</samp> is within
					125 MHz to 156.25 MHz. Otherwise, some statistic counters may not be
					accurate.</span>
			      </li>
</ol>
 
  </div>

<div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link" href="/content/altera-www/global/en_us/index/documentation/bhc1424844244830.html#bhc1424844208896" target="_blank">Altera Low Latency Ethernet 10G MAC IP Core Migration Guidelines</a></div>
</div>
</div>

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1417743466566">
          <h1>
          
            Timing Constraints 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
  
  <div class="body conbody"><div class="abstract">
       <span class="shortdesc">
         <span class="keyword">Intel</span> provides timing
      constraint files (<span class="ph filepath">.sdc</span>) to ensure that the IP core meets
      the design timing requirements in <span class="keyword">Intel</span> FPGA
      devices. </span>
 The files constraint the false paths and multicycle paths in the IP
    core. The timing constraints files are specified in the <em class="ph i">&lt;variation_name&gt;</em>
      <span class="ph filepath">.qip</span> file and is automatically
    included in the <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> project files.</div>

      <div class="p">The timing constraints files are in the IP directory. You can edit these files
      as necessary. They are for clock crossing logic and grouped as below:<ul class="ul" id="bhc1417743466566__ul_llh_32p_hq">
            <li class="li">Pseudo-static CSR fields</li>

            <li class="li">Clock crosser</li>

            <li class="li">Dual clock FIFO</li>

         </ul>

         <div class="note note" id="bhc1417743466566__note_N1003B_N10025_N10022_N10001"><span class="notetitle">Note:</span> For the IP
        core
        to work correctly, there must be no other timing constraints files cutting
        or overriding the paths, for example, <samp class="ph codeph">set_false_path</samp>,
          <samp class="ph codeph">set_clock_groups</samp>, at the project
        level.</div>

         <div class="note note" id="bhc1417743466566__note_N1005E_N10037_N10034_N10001"><span class="notetitle">Note:</span> If you enable IEEE 1588v2 in 10G
        speed, <span class="keyword">
               Intel<sup>®</sup>
            </span> recommends that you add the following constraint
        in the <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> Settings File (<span class="ph filepath">.qsf</span>):<pre class="pre codeblock">set_instance_assignment -name GLOBAL_SIGNAL OFF -to
"*|alt_em10g32:alt_em10g32_0|alt_em10g32_clk_rst:clk_rst_inst|alt_em10g32_rst_cnt:tx_reset_count_inst|rst_n_out"</pre>

         </div>

      </div>

  </div>

<div class="related-links"></div>

</div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="bhc1417743239973">
          <h1>
          
            Pseudo-Static CSR Fields 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
  <div class="body conbody">
      <p class="p">Most of the configuration registers in the MAC IP
      core must not be programmed when the MAC is in operation. As such, they are not synchronized
      to reduce resource usage. These registers are all in the <samp class="ph codeph">set_false_path</samp> constraint.</p>

  </div>


</div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="bhc1417745086210">
          <h1>
          
            Clock Crosser 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
  
  <div class="body conbody"><div class="abstract">
       <span class="shortdesc">Clock crossers perform multi-bit signals crossing from one clock domain to another.
    </span>

  </div>

      <p class="p">The working principle of the clock crosser is to let the crossed-over data
      stabilize first before indicating that the data is valid in the latched clock domain. Using
      such structure, the data bits must not skew for more than one latched clock period. The timing
      constraint file applies a common timing check over all the clock crossers irrespective of
      their latched clock domain. This is over-pessimistic for signals crossing into the CSR clock,
      but there are no side-effects, like significant run-time impact and false violations, during
      the internal testing. If your design runs into clock crosser timing violation paths within the
      IP and the latched clock domain is <samp class="ph codeph">csr_clk</samp>, you can dismiss
      the violation manually or by editing the <span class="ph filepath">.sdc</span> file if the
      violation is less than one <samp class="ph codeph">csr_clk</samp> period.</p>

      <p class="p">The timing constraint file uses the <span class="ph filepath">set_net_delay</span> to constraint the fitter placement and <span class="ph filepath">set_max_skew</span> to perform timing check on the paths. For a project with very high
      device utilization, <span class="keyword">Intel</span> recommends that you
      implement addition steps like floor planning or <span class="keyword">Logic Lock</span> to aid the place-and-route process. The additional steps can give a
      more consistent timing closure along these paths instead of only relying on the <span class="ph filepath">set_net_delay</span>.</p>

      <p class="p">A caveat of using <span class="ph filepath">set_max_skew</span> is that it does not
      analyze whether the insertion delay of the path in concern exceeds a limit. In other words, a
      path could meet skew requirement but have longer than expected insertion delay. If this is not
      checked, it may cause functional failure in certain latency-sensitive paths. Therefore, a
      custom script (<span class="ph filepath">alt_em10g32_clock_crosser_timing_info.tcl</span>)
      is available for you to check that the round-trip clock crosser delay is within expectation.
      To use this script, manually add it to the user flow and run it. To ensure that the IP core
      operates correctly, the results must be positive (no error). </p>

  </div>


</div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="bhc1417759240203">
          <h1>
          
            Dual Clock FIFO 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
  
  <div class="body conbody"><div class="abstract">
       <span class="shortdesc">The bit skew of the dual clock FIFO gray-coded
      pointers must be within one 312.5 MHz clock period. </span>

  </div>

      <p class="p">The timing constraint file uses the <span class="ph filepath">set_net_delay</span> to constraint the fitter placement and <span class="ph filepath">set_max_skew</span> to perform timing check on the paths. For a project with very high
      device utilization, <span class="keyword">Intel</span> recommends that you
      implement addition steps like floor planning or <span class="keyword">Logic Lock</span> to aid the
      place-and-route process. The additional steps can give a more consistent timing closure along
      these paths instead of only relying on the <span class="ph filepath">set_net_delay</span>.</p>

  </div>


</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="ixo1501726902469">
          <h1>
          
            Jitter on PLL Clocks 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
  <div class="body conbody">
      <p class="p">To minimize jitter, the advanced transmit (ATX) PLL and the fractional PLL (fPLL) can source
      the input reference clock directly from the reference clock buffer without passing through the
      reference clock network. You must ensure that a location constraint is added to your design to
      achieve a correct placement on the device.</p>

  </div>


</div>
</div>
 
      </section> 
        <section class="tab-1 section-overflow">

        <header class="anchor" id="zlj1525756976160">
          <h1>
          
            LL Ethernet 10G MAC Intel FPGA IP Design Examples 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
  
  <div class="body conbody"><div class="abstract">
       <span class="shortdesc">
         <span class="keyword">Intel</span> offers design examples that you can
      simulate, compile, and test in hardware.</span>

  </div>

      <p class="p">The implementation of the LL Ethernet 10G MAC <span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core
      on hardware requires additional components specific to the targeted device.</p>

  </div>

<div class="related-links"></div>

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="oqw1525757103186">
          <h1>
          
            LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Stratix 10 Devices 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
  
  <div class="body conbody"><div class="abstract">
       <span class="shortdesc">The LL Ethernet 10G MAC <span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core offers design examples that
      you can generate through the IP catalog in the <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime Pro Edition</span> software.</span>

  </div>

      <p class="p">For detailed information about the LL Ethernet 10G MAC <span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> design examples, refer to <cite class="cite">Low Latency Ethernet 10G
        MAC <span class="keyword">
               Intel<sup>®</sup> 
               Stratix<sup>®</sup> 10</span> FPGA IP Design Example User Guide</cite>.</p>

  </div>

  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link crosspub" href="/content/altera-www/global/en_us/index/documentation/umc1467272429805.html#nfa1438151340400" target="_blank">Low Latency Ethernet 10G MAC <span class="keyword">
               Intel<sup>®</sup> 
               Stratix<sup>®</sup> 10</span> FPGA IP Design Example User Guide</a></div>
</div>
</div>

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="lqd1525757116515">
          <h1>
          
            LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Arria 10 Devices 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
  
  <div class="body conbody"><div class="abstract">
       <span class="shortdesc">The LL Ethernet 10G MAC <span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core offers design
      examples that you can generate through the IP catalog in the <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> software.</span>

  </div>

      <p class="p">For detailed information about the LL Ethernet 10G MAC <span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> design examples, refer to <cite class="cite">Low Latency Ethernet 10G
        MAC <span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span> FPGA IP Design Example User Guide</cite>.</p>

  </div>

  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link crosspub" href="/content/altera-www/global/en_us/index/documentation/nfa1438753448747.html#nfa1438151340400" target="_blank">Low Latency Ethernet 10G MAC <span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span> FPGA IP Design Example User Guide</a></div>
</div>
</div>

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bxa1525757126833">
          <h1>
          
            LL Ethernet 10G MAC Intel FPGA IP Design Example for Intel Cyclone 10 GX Devices 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
  
  <div class="body conbody"><div class="abstract">
       <span class="shortdesc">The LL Ethernet 10G MAC <span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core offers design
      examples that you can generate through the IP catalog in the <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime Pro Edition</span> software.</span>

  </div>

      <p class="p">For detailed information about the LL Ethernet 10G MAC <span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> design examples, refer to <cite class="cite">Low
        Latency Ethernet 10G MAC <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span> FPGA IP Design
        Example User Guide</cite>.</p>

  </div>

  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link crosspub" href="/content/altera-www/global/en_us/index/documentation/dbf1520991817584.html#nfa1438151340400" target="_blank">Low Latency Ethernet 10G MAC <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span> FPGA IP Design Example User Guide</a></div>
</div>
</div>

</div>
</div>
 
      </section> 
        <section class="tab-1 section-overflow">

        <header class="anchor" id="bhc1395127605450">
          <h1>
          
            Functional Description 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">The Low Latency (LL) Ethernet 10G MAC
				<span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core handles the flow of data between a client
			and an Ethernet network through an Ethernet PHY. On the transmit path, the MAC IP core
			accepts client frames and constructs Ethernet frames by inserting various control
			fields, such as checksums before forwarding them to the PHY. Similarly, on the receive
			path, the MAC accepts Ethernet frames via a PHY, performs checks, and removes the
			relevant fields before forwarding the frames to the client. You can configure the MAC IP
			core to collect statistics on both transmit and receive paths. </p>
 
  </div>
 
<div class="related-links"></div>

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395127609739">
          <h1>
          
            Architecture 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">The LL Ethernet 10G
				MAC<span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core is a composition of the following blocks:
			MAC receiver (MAC RX), MAC transmitter (MAC TX), configuration and status registers, and
			clock and reset. </p>

		    <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127609739__fig_x3y_rf3_zq"><span class="figcap"><span class="enumeration fig-enumeration">Figure 8. </span>LL Ethernet 10G MAC Block Diagram</span><div class="figbody">
			      
			      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="bhc1395127609739__image_zmy_kg3_zq" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/nfa1423221760829.svg" src="" type="image/svg+xml"></div><br xmlns="">
		    </div></div>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395127616398">
          <h1>
          
            Interfaces 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    <div class="section" id="bhc1395127616398__section_5E664298B970402285340EEDC84DF11E">
			      
<div class="tablenoborder"><table class="table" frame="border" id="bhc1395127616398__table_ijp_kzh_zq" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 14.  </span> Interfaces</span></span></caption>
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d24186e157" width="28.49002849002849%" valign="top">Interfaces </th>

							              <th class="entry" id="d24186e160" width="71.5099715099715%" valign="top">Description </th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d24186e157 " width="28.49002849002849%" valign="top">
                        <span class="keyword">
               Avalon<sup>®</sup>
            </span>-ST Interface </td>

							              <td class="entry" headers="d24186e160 " width="71.5099715099715%" valign="top">
								                <p class="p">The client-side interface of the MAC employs the
										<span class="keyword">
               Avalon<sup>®</sup>
            </span>-ST protocol,
									which is a synchronous point-to-point, unidirectional interface
									that connects the producer of a data stream (source) to a
									consumer of the data (sink). The key properties of this
									interface include:</p>

								                <ul class="ul" id="bhc1395127616398__ul_dnp_kzh_zq">
									                  <li class="li">Frame transfers marked by <samp class="ph codeph">startofpacket</samp> and <samp class="ph codeph">endofpacket</samp> signals. </li>

									                  <li class="li">Signals from source to sink are qualified by
										the <samp class="ph codeph">valid</samp> signal. </li>

									                  <li class="li">Errors marking a current packet are aligned
										with the end-of-packet cycle. </li>

									                  <li class="li">Use of the <samp class="ph codeph">ready</samp> signal by the sink to backpressure the
										source. </li>

								                </ul>

								                <p class="p">In the MAC IP core, the <span class="keyword">
               Avalon<sup>®</sup>
            </span>-ST
									interface acts as a sink in the TX datapath and source in the RX
									datapath. This interface supports packets, backpressure, and
									error detection. It operates at either 312.5 MHz or 156.25 MHz
									depending on the operating mode. The ready latency on this
									interface is 0.</p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d24186e157 " width="28.49002849002849%" valign="top">
                        <span class="keyword">
               Avalon<sup>®</sup>
            </span>-MM Control and Status Register Interface </td>

							              <td class="entry" headers="d24186e160 " width="71.5099715099715%" valign="top">The <span class="keyword">
               Avalon<sup>®</sup>
            </span>-MM
								control and status register interface is an <span class="keyword">
               Avalon<sup>®</sup>
            </span>-MM slave port. This interface uses word
								addressing which provides access to the configuration and status
								registers, and statistics counters. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d24186e157 " width="28.49002849002849%" valign="top">XGMII </td>

							              <td class="entry" headers="d24186e160 " width="71.5099715099715%" valign="top">In 10G mode, the network-side interface of the MAC IP
								core implements the XGMII protocol. Depending on the configuration,
								the XGMII consists of 32- or 64-bit data bus and 4- or 8-bit control
								bus operating at 312.5 MHz. This interface operates at 322.265625
								MHz if the 10GBASE-R register mode is enabled. The data bus carries
								the MAC frame with the most significant byte occupying the least
								significant lane. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d24186e157 " width="28.49002849002849%" valign="top">GMII </td>

							              <td class="entry" headers="d24186e160 " width="71.5099715099715%" valign="top">
								                <p class="p">In 1G/10G and 10M/100M/1G/10G operating modes, the network-side interface
									of the MAC IP core implements 8 bits wide GMII protocol when the
									MAC operates at 1 Gbps. This 8-bit interface supports gigabit
									operations at 125 MHz. </p>

								                <p class="p">In 1G/2.5G operating mode, the network-side interface of the MAC IP core
									implements 16 bits wide GMII protocol. This 16-bit interface
									supports 2.5G operations at 156.25 MHz and 1G operations at 62.5
									MHz.</p>

								                <p class="p">For 10M/100M/1G/2.5G and 10M/100M/1G/2.5G/10G variants, the 10M/100M
									operating mode uses 16 bits wide GMII protocol with TX /RX clock
									enabled to downsample the data rate /10 and /100. No MII
									interfaces are available.</p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d24186e157 " width="28.49002849002849%" valign="top">MII </td>

							              <td class="entry" headers="d24186e160 " width="71.5099715099715%" valign="top">In 10M or 100M mode, the network-side interface of the
								MAC IP core implements the MII protocol. This 4-bit MII supports
								10-Mbps and 100-Mbps operations at 125 MHz, with a clock enable
								signal that divides the clock to effective rates of 2.5 MHz for 10
								Mbps and 25 MHz for 100 Mbps. </td>

						            </tr>

					          </tbody>

				        </table>
</div>

			      
			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127616398__fig_8F908BA6CC8E4E04B0A2BCF25452E0C7"><span class="figcap"><span class="enumeration fig-enumeration">Figure 9. </span>Interface Signals</span><span class="desc figdesc">The inclusion and width of some signals depend on the
					operating mode and features selected.</span><div class="figbody">
				        
				        
				        <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="bhc1395127616398__image_956C77527AB240B6BFF268EBBE42AE24" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/bhc1395127611164.svg" src="" type="image/svg+xml"></div><br xmlns="">
			      </div></div>

		    </div>

	  </div>

<div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link" href="#bhc1395127760516" title="Describes each signal in detail.">Interface Signals</a></div>
</div>
</div>

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nfa1428649127386">
          <h1>
          
            Frame Types 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
  <div class="body conbody">
      <p class="p">The MAC IP core supports the following frame types: </p>

      <ul class="ul" id="nfa1428649127386__ul_DA605F091F3D4DA59699BB6F50214A8A">
         <li class="li" id="nfa1428649127386__li_CF405A38E2E442B695671C6945120F35">Basic Ethernet frames, including
        jumbo frames. </li>

         <li class="li" id="nfa1428649127386__li_10F250791B4D48A394325C63776A642F">VLAN and stacked VLAN frames. </li>

         <li class="li" id="nfa1428649127386__li_15E15ADB702B49C7B4292A0AB62D2AC9">Control frames, which include
        pause and PFC frames. </li>

      </ul>

  </div>


</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395127624507">
          <h1>
          
            TX Datapath 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">The MAC TX receives the client payload data with the destination and
		source addresses, and appends various control fields depending on the MAC
		configuration.
	 </p>
 
	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127624507__fig_3E9B95573FDC42D589C64E9DD777B771"><span class="figcap"><span class="enumeration fig-enumeration">Figure 10. </span>Typical Client Frame at TX Interface</span><div class="figbody"> 
		       
         <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="bhc1395127624507__image_79F1009F56BB4DBA9070D2F9B47AEF63" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/bhc1395127619834.svg" src="" type="image/svg+xml"></div><br xmlns=""> 
	     </div></div>
 
  </div>
 
<div class="related-links"></div>

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127625958">
          <h1>
          
            Padding Bytes Insertion 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">By default, the MAC TX inserts padding bytes (0x00) into TX frames to meet the
			following minimum payload length: </p>
 
	     <ul class="ul" id="bhc1395127625958__ul_E66D6D45FBAC4364BE18B62B6F50C712"> 
		       <li class="li" id="bhc1395127625958__li_E7F10C0DB9E04F84AD0255CBD6B26201">46 bytes for basic frames 
		</li>
 
		       <li class="li" id="bhc1395127625958__li_AB66057307F245B1B41447177C4A6D53">42 bytes for VLAN tagged
		  frames 
		</li>
 
		       <li class="li" id="bhc1395127625958__li_911DAC0D6FD648C5B3745727564F170C">38 bytes for stacked VLAN
		  tagged frames 
		</li>
 
	     </ul>
 
	     <p class="p">Ensure that CRC-32 insertion is enabled when padding bytes insertion is
		enabled. 
	 </p>
 
	     <p class="p">You can disable padding bytes insertion by setting the 
		<samp class="ph codeph">tx_pad_control</samp> register to 0. When disabled, the MAC IP
		core forwards the frames to the PHY-side interface without padding. Ensure that
		the minimum payload length is met; otherwise the current frame may get
		corrupted. You can check for undersized frames by referring to the statistics
		collected. 
	 </p>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127627384">
          <h1>
          
            Address Insertion 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">By default, the MAC TX retains the source address received from the
		client. You can configure the MAC TX to replace the source address with the
		primary MAC address specified in the 
		<samp class="ph codeph">tx_addrins_macaddr0</samp> and 
		<samp class="ph codeph">tx_addrins_macaddr1</samp> registers by setting the bit 
		<samp class="ph codeph">tx_src_addr_override[0]</samp> to 1. 
	 </p>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127635499">
          <h1>
          
            CRC-32 Insertion 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">By default, the MAC TX computes and inserts CRC-32 checksum into TX frames. The
			MAC TX computes the CRC-32 checksum over frame bytes that include the source address,
			destination address, length, data, and padding bytes. The computation excludes the
			preamble and SFD bytes. The MAC TX then inserts the CRC-32 checksum into the TX frame.
			Bit 31<sup class="ph sup">st</sup> of the checksum occupies the least significant bit of
			the first byte in the CRC field. </p>
 
	  
	     <p class="p">You can disable this function by setting the 
		<samp class="ph codeph">tx_crc_control[1]</samp> register bit to 0. 
	 </p>
 
	     <p class="p">The following figure shows the timing diagram on the <span class="keyword">
               Avalon<sup>®</sup>
            </span>-ST data interfaces where CRC insertion is enabled on transmit and CRC removal is
			disabled on receive. The frame from the client is without CRC-32 checksum. The MAC TX
			inserts the CRC-32 checksum (4EB00AF4) into the frame. The frame is then looped back to
			the RX datapath with the CRC-32 checksum. </p>

	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127635499__fig_9CF548EACBB241CEBC7B598F83C06284"><span class="figcap"><span class="enumeration fig-enumeration">Figure 11. </span>Avalon-ST TX and RX Interfaces with CRC Insertion Enabled</span><div class="figbody"> 
		       
         <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="bhc1395127635499__image_9CA44990E96540399E48E191A32BD626" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/bhc1395127628866.svg" src="" type="image/svg+xml"></div><br xmlns=""> 
	     </div></div>

	     <p class="p">The following figure shows the timing diagram on the Avalon-ST data interfaces
			where CRC insertion is disabled on transmit and CRC removal is disabled on receive. The
			MAC TX receives the frame from the client with a CRC-32 checksum (4EB00AF4). The frame
			with the same CRC-32 checksum is then looped back to the RX datapath. </p>

	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127635499__fig_7F231C7EEBA14720999381893B900F59"><span class="figcap"><span class="enumeration fig-enumeration">Figure 12. </span>Avalon-ST TX and RX Interface with CRC Insertion Disabled</span><div class="figbody"> 
		       
         <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="bhc1395127635499__image_EF5A39C059A045D8AF9581343551E910" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/bhc1395127632167.svg" src="" type="image/svg+xml"></div><br xmlns=""> 
	     </div></div>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127637455">
          <h1>
          
            XGMII Encapsulation 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody">
		    <p class="p">By default, the MAC TX inserts 7-byte preamble, 1-byte SFD and 1-byte EFD
			(0xFD) into frames received from the client. </p>

		    <p class="p">The MAC TX also supports custom preamble in 10G operations. To use custom
			preamble, set the <samp class="ph codeph">tx_preamble_control</samp> register to 1.
			Behavior of the
			MAC TX in custom preamble mode:</p>

		
		    <ul class="ul" id="bhc1395127637455__ul_wfq_k4t_1x">
			      <li class="li">The MAC TX accepts the first eight bytes in the frame from the client
				as custom preamble.</li>

			      <li class="li">The MAC TX inserts 1-byte EFD (0xFD) into the frame.</li>

			      <li class="li">The MAC TX replaces the first byte of the preamble with 1-byte START
				(0xFB).</li>

			      <li class="li">The MAC TX converts the eighth byte of the preamble to a 1-byte SFD
				(0xD5).</li>

		    </ul>

		
		
		    <p class="p">An underflow could occur on the <span class="keyword">
               Avalon<sup>®</sup>
            </span>-ST TX interface. An underflow occurs when the <samp class="ph codeph">avalon_st_tx_valid</samp> signal is deasserted in the middle of frame
			transmission. When this happens, the 10GbE MAC TX inserts an error character |E| into
			the frame and forwards the frame to the XGMII. </p>

	  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127638940">
          <h1>
          
            Inter-Packet Gap Generation and Insertion 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">The MAC TX maintains an average IPG between TX frames as required by the IEEE
			802.3 Ethernet standard. The average IPG is maintained at 96 bit times (12 byte times)
			using the deficit idle count (DIC). The MAC TX inserts or deletes idle bytes depending
			on the value of the DIC; the DIC must be between 9 to 15 bytes. Averaging the IPG
			ensures that the MAC utilizes the maximum available bandwidth. </p>

		    <p class="p">For 10M/100M/1G/2.5G operations, however, the MAC TX maintains a minimum IPG of
			12 bytes time.</p>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127645208">
          <h1>
          
            XGMII Transmission 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">On the XGMII, the MAC TX performs the following: 
	 </p>
 
	     <ul class="ul" id="bhc1395127645208__ul_4C837C882592437A8E27180728F92510"> 
		       <li class="li" id="bhc1395127645208__li_4E874197C1F844C995DC3597ACF233B7">Aligns the first byte of the
		  frame to lane 0 of the interface. 
		</li>
 
		       <li class="li" id="bhc1395127645208__li_296323C34E81453092F459EC7CABF9A3">Performs endian conversion. Transmit
				frames received from the client on the <span class="keyword">
               Avalon<sup>®</sup>
            </span>-ST interface are
				big endian. Frames transmitted on the XGMII are little endian; the MAC TX therefore
				transmits frames on this interface from the least significant byte. </li>
 
	     </ul>
 
	     <p class="p">The following figure shows the timing on the <span class="keyword">
               Avalon<sup>®</sup>
            </span>-ST TX
			data interface and XGMII. The least significant byte of the value in D5 is transmitted
			first on the XGMII. </p>
 
	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127645208__fig_017960AAAD05473EB0B3A06CAFBD96DB"><span class="figcap"><span class="enumeration fig-enumeration">Figure 13. </span>Endian Conversion</span><div class="figbody"> 
		       
         <embed xmlns="" class="image doc-portal-img" id="bhc1395127645208__image_E6E563B2AB5A40FA810031B6E87D7F0A" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/bhc1395127640399.svg" src="" type="image/svg+xml"> 
	     </div></div>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395632759349">
          <h1>
          
            Unidirectional Feature 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
  <div class="body conbody">
      <p class="p">The MAC TX implements the unidirectional feature as specified by clause 66 in
      the IEEE802.3 specification. This is an optional feature supported only in 10G operations.
      When you enable this feature, two output ports—<samp class="ph codeph">unidirectional_en</samp>, <samp class="ph codeph">unidirectional_remote_fault_dis</samp>— and two register fields—<samp class="ph codeph">UniDir_En</samp> (Bit 0), <samp class="ph codeph">UniDirRmtFault_Dis</samp> (Bit 1)— are
      accessible to control the TX XGMII interface.</p>

      
<div class="tablenoborder"><table class="table" frame="border" id="bhc1395632759349__table_N1002B_N10019_N10001" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 15.  </span>Register Field and Link Status</span></span></caption>
            
            
            
            
            <thead class="thead" align="left">
               <tr class="row">
                  <th class="entry" id="d25069e211" width="12.698412698412698%" valign="top">Bit 0 Register Field</th>

                  <th class="entry" id="d25069e214" width="19.047619047619044%" valign="top">Bit 1  Register Field</th>

                  <th class="entry" id="d25069e217" width="19.047619047619044%" valign="top">Link Status</th>

                  <th class="entry" id="d25069e220" width="49.2063492063492%" valign="top">TX XGMII Interface Behavior</th>

               </tr>

            </thead>

            <tbody class="tbody">
               <tr class="row">
                  <td class="entry" headers="d25069e211 " width="12.698412698412698%" valign="top">
                     <em class="ph i">Don't care</em>
                  </td>

                  <td class="entry" headers="d25069e214 " width="19.047619047619044%" valign="top">
                     <em class="ph i">Don't care</em>
                  </td>

                  <td class="entry" headers="d25069e217 " width="19.047619047619044%" valign="top">No link fault</td>

                  <td class="entry" headers="d25069e220 " width="49.2063492063492%" valign="top">Continue to allow normal packet transmission.</td>

               </tr>

               <tr class="row">
                  <td class="entry" headers="d25069e211 " width="12.698412698412698%" valign="top">0</td>

                  <td class="entry" headers="d25069e214 " width="19.047619047619044%" valign="top">
                     <em class="ph i">Don't care</em>
                  </td>

                  <td class="entry" headers="d25069e217 " width="19.047619047619044%" valign="top">Local fault</td>

                  <td class="entry" headers="d25069e220 " width="49.2063492063492%" valign="top">Immediately override the current content with remote fault sequence.</td>

               </tr>

               <tr class="row">
                  <td class="entry" headers="d25069e211 " width="12.698412698412698%" valign="top">1</td>

                  <td class="entry" headers="d25069e214 " width="19.047619047619044%" valign="top">0</td>

                  <td class="entry" headers="d25069e217 " width="19.047619047619044%" valign="top">Local fault</td>

                  <td class="entry" headers="d25069e220 " width="49.2063492063492%" valign="top">Continue to send packet if there is one.  Otherwise, override the IPG/IDLE bytes with remote fault sequence.<a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_4" name="fnsrc_4"><sup>4</sup></a>
                  </td>

               </tr>

               <tr class="row">
                  <td class="entry" headers="d25069e211 " width="12.698412698412698%" valign="top">1</td>

                  <td class="entry" headers="d25069e214 " width="19.047619047619044%" valign="top">1</td>

                  <td class="entry" headers="d25069e217 " width="19.047619047619044%" valign="top">Local fault</td>

                  <td class="entry" headers="d25069e220 " width="49.2063492063492%" valign="top">Continue to allow normal packet transmission (similar to no link fault).</td>

               </tr>

               <tr class="row">
                  <td class="entry" headers="d25069e211 " width="12.698412698412698%" valign="top">0</td>

                  <td class="entry" headers="d25069e214 " width="19.047619047619044%" valign="top">
                     <em class="ph i">Don't care</em>
                  </td>

                  <td class="entry" headers="d25069e217 " width="19.047619047619044%" valign="top">Remote fault</td>

                  <td class="entry" headers="d25069e220 " width="49.2063492063492%" valign="top">Immediately override the current content with IDLE control characters.</td>

               </tr>

               <tr class="row">
                  <td class="entry" headers="d25069e211 " width="12.698412698412698%" valign="top">1</td>

                  <td class="entry" headers="d25069e214 " width="19.047619047619044%" valign="top">
                     <em class="ph i">Don't care</em>
                  </td>

                  <td class="entry" headers="d25069e217 " width="19.047619047619044%" valign="top">Remote fault</td>

                  <td class="entry" headers="d25069e220 " width="49.2063492063492%" valign="top">Continue to allow normal packet transmission (similar to no link fault).</td>

               </tr>

            </tbody>

         </table>
</div>

   </div>

<div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_4" name="fntarg_4"><sup>4</sup></a>  At least a full column of IDLE (four IDLE characters) must precede the remote fault sequence.</div>
</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127671627">
          <h1>
          
            TX Timing Diagrams 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127671627__fig_928B60565CF34CABAF8B9332605EEEA2"><span class="figcap"><span class="enumeration fig-enumeration">Figure 14. </span>Normal Frame</span><span class="desc figdesc">The following diagram shows the transmission of a normal frame. 
		</span><div class="figbody"> 
		        
		       
         <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="bhc1395127671627__image_0164C301E8AF4B1BB0D6F5F128E0646F" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/bhc1395127646698.svg" src="" type="image/svg+xml"></div><br xmlns=""> 
	     </div></div>
 
	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127671627__fig_C14FD772E4694A829BED7FFB02A19E5C"><span class="figcap"><span class="enumeration fig-enumeration">Figure 15. </span>Normal Frame with Preamble Passthrough Mode, Padding Bytes
		  Insertion, and Source Address Insertion Enabled</span><span class="desc figdesc">The following diagram shows the transmission of good frames with
		  preamble passthrough mode, padding bytes insertion, and source address
		  insertion enabled. 
		</span><div class="figbody"> 
		        
		       
         <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="bhc1395127671627__image_4EE4CF85E67848D68F514C916115A46D" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/bhc1395127650154.svg" src="" type="image/svg+xml"></div><br xmlns=""> 
	     </div></div>
 
	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127671627__fig_3ACCA653D2704F23B02165D13CFB2757"><span class="figcap"><span class="enumeration fig-enumeration">Figure 16. </span>Back-to-back Transmission of Normal Frames with Source Address
		  Insertion Enabled.</span><span class="desc figdesc">The following diagram shows back-to-back transmission of normal
		  frames with source address insertion enabled. The MAC primary address registers
		  are set to 0x000022334455. 
		</span><div class="figbody"> 
		        
		       
         <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="bhc1395127671627__image_D9E6574E1E934344AEA0FF446EA2692A" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/bhc1395127653558.svg" src="" type="image/svg+xml"></div><br xmlns=""> 
	     </div></div>
 
	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127671627__fig_DA253236C5214CB6A95A81C15C33149D"><span class="figcap"><span class="enumeration fig-enumeration">Figure 17. </span>Back-to-back Transmission of Normal Frames with Preamble
		  Passthrough Mode Enabled</span><span class="desc figdesc">The following diagram shows back-to-back transmission of normal
		  frames with preamble passthrough mode enabled. 
		</span><div class="figbody"> 
		        
		       
         <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="bhc1395127671627__image_D8CE9E344696425ABA3324C43F96E01A" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/bhc1395127657531.svg" src="" type="image/svg+xml"></div><br xmlns=""> 
	     </div></div>
 
	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127671627__fig_66C5A393070948A4A105D0F7FF1A035A"><span class="figcap"><span class="enumeration fig-enumeration">Figure 18. </span>Error Condition—Underflow</span><span class="desc figdesc">The following diagrams show an underflow on the transmit datapath
		  followed by the transmission of a normal frame. 
		</span><div class="figbody"> 
		        
		       
         <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="bhc1395127671627__image_214DBED78F794730908A69129C3FEAED" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/bhc1395127661979.svg" src="" type="image/svg+xml"></div><br xmlns=""> 
	     </div></div>
 
	     <p class="p">An underflow happens in the middle of a frame that results in a premature
			termination on the XGMII. The remaining data from the <span class="keyword">
               Avalon<sup>®</sup>
            </span>-ST
			transmit interface is still received after the underflow but the data is dropped. The
			transmission of the next frame is not affected by the underflow. </p>
 
	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127671627__fig_E9BD9BA4E95846749DA2EF963D39779A"><span class="figcap"><span class="enumeration fig-enumeration">Figure 19. </span>Error Condition—Underflow, continued</span><div class="figbody"> 
		       
         <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="bhc1395127671627__image_0E8335BBE77D450B87C6A6A3FB446930" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/bhc1395127664672.svg" src="" type="image/svg+xml"></div><br xmlns=""> 
	     </div></div>
 
	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127671627__fig_934484872A2E401A90FA802EFCE59204"><span class="figcap"><span class="enumeration fig-enumeration">Figure 20. </span>Short Frame with Padding Bytes Insertion Enabled</span><span class="desc figdesc">The following diagram shows the transmission of a short frame with
		  no payload data. Padding bytes insertion is enabled. 
		</span><div class="figbody"> 
		        
		       
         <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="bhc1395127671627__image_B77DC799FB1042C89B38647871992181" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/bhc1395127668048.svg" src="" type="image/svg+xml"></div><br xmlns=""> 
	     </div></div>
 
  </div>


</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395127678565">
          <h1>
          
            RX Datapath 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">The MAC RX receives Ethernet frames from the XGMII and forwards the
		payload with relevant frame fields to the client after performing checks and
		filtering invalid frames. Some frame fields are optionally removed from the
		frame before MAC RX forwards the frame to the client. 
	 </p>
 
	     <p class="p">The following figure shows the typical flow of frame through the MAC RX.
		
	 </p>
 
	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127678565__fig_FCD5B29C72E94AD690BFAD83AA6E3EBF"><span class="figcap"><span class="enumeration fig-enumeration">Figure 21. </span>Typical Client Frame at Receive Interface</span><div class="figbody"> 
		       
         <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="bhc1395127678565__image_210DA33A38A8421D9282540C38EC9E05" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/bhc1395127673674.svg" src="" type="image/svg+xml"></div><br xmlns=""> 
	     </div></div>
 
  </div>
 
<div class="related-links"></div>

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127681835">
          <h1>
          
            XGMII Decapsulation 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">The MAC RX expects the first byte of receive packets to be in lane 0, 
		<samp class="ph codeph">xgmii_rx_data[7:0]</samp>. If the 32-bit/64-bit adapter on the
		XGMII is present, the first byte of receive packets must be in lane 0 or lane
		4, 
		<samp class="ph codeph">xgmii_rx_data[39:32]</samp>. Receive packets must also be
		preceded by a column of idle bytes or an ordered set such as a local fault.
		Packets that do not satisfy these conditions are invalid and the MAC RX drops
		them. 
	 </p>
 
	     <p class="p">By default, the MAC RX only accepts packets that begin with a 1-byte
		START, 6-byte preamble, and 1-byte SFD. Packets that do not satisfy this
		condition are invalid and the MAC RX drops them.
	 </p>
 
	     <p class="p">When you enable the preamble passthrough mode
		(<samp class="ph codeph">rx_preamble_control</samp> register = 1), the MAC RX only checks
		packets that begin with a 1-byte START. In this mode, the MAC RX does not
		remove the START and custom preamble, but passes the bytes along with the frame
		to the client. 
	 </p>
 
	     <p class="p"> After examining the packet header bytes in the correct order, the MAC IP
			retrieves the frame data from the packet. If the frame data starting from the
			destination address field is less than 17 bytes, the MAC IP may or may not drop the
			frame. If the erroneous frame is not dropped but forwarded, an undersized error is
			flagged to the external logic to drop the frame. If the frame is more than 17 bytes, the
			MAC forwards the frame as normal and flags error whenever applicable. </p>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127683580">
          <h1>
          
            CRC Checking 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	  
	     <p class="p">The MAC RX computes the CRC-32 checksum over frame bytes received and
		compares the computed value against the CRC field in the receive frame. If the
		values do not match, the MAC RX marks the frame invalid by setting 
		<samp class="ph codeph">avalon_st_rx_error[1]</samp> to 1 and forwards the receive
		frame to the client. When the CRC error indicator is asserted, the external
		logic is expected to drop the frame bytes.
	 </p>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127685058">
          <h1>
          
            Address Checking 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">The MAC RX can accept frames with the following address types: 
	 </p>
 
	     <ul class="ul" id="bhc1395127685058__ul_D4ADF10BD0D04BA299458A4E22CA5106"> 
		       <li class="li" id="bhc1395127685058__li_CEA2F12AE66C4A82962C9FCF3585B3C4">Unicast address—bit 0 of the
				destination address is 0.</li>
 
		       <li class="li" id="bhc1395127685058__li_FA36AE732DBD4DC6BBA40C8568BF9EDF">Multicast address—bit 0 of the
				destination address is 1.</li>
 
		       <li class="li" id="bhc1395127685058__li_643467928E0B4E7BBC89EEDAB71C21DE">Broadcast address—all 48 bits of the
				destination address are 1.</li>
 
	     </ul>
 
	     <p class="p">The MAC RX always accepts broadcast frames. By default, the MAC RX also receives
			all unicast and multicast frames unless configured otherwise in the <samp class="ph codeph">EN_ALLUCAST</samp> and <samp class="ph codeph">EN_ALLMCAST</samp>
			bits of the <samp class="ph codeph">rx_frame_control</samp> register. </p>
 
	     <p class="p">When the 
		<samp class="ph codeph">EN_ALLUCAST</samp> bit is set to 0, the MAC RX filters unicast
		frames received. The MAC RX accepts only unicast frames with a destination
		address that matches the primary MAC address specified in the 
		<samp class="ph codeph">primary_mac_addr0</samp> and 
		<samp class="ph codeph">primary_mac_addr1</samp> registers. If any of the supplementary
		address bits are set to 1
		(<samp class="ph codeph">EN_SUPP0</samp>/<samp class="ph codeph">1</samp>/<samp class="ph codeph">2</samp>/<samp class="ph codeph">3</samp>
		in the 
		<samp class="ph codeph">rx_frame_control</samp> register), the MAC RX also checks the
		destination address against the supplementary addresses in the 
		<samp class="ph codeph">rx_frame_spaddr*_*</samp> registers. 
	 </p>
 
	     <p class="p">When the 
		<samp class="ph codeph">EN_ALLMCAST</samp> bit is set to 0, the MAC RX drops all
		multicast frames. This condition does not apply to global multicast pause
		frames. 
	 </p>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127686406">
          <h1>
          
            Frame Type Checking 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody">
		    <p class="p">The MAC RX checks the length/type field to determine the frame type: </p>

		    <ul class="ul" id="bhc1395127686406__ul_19CF121A2E764B6CA2203E6FCC64E7F9">
			      <li class="li" id="bhc1395127686406__li_6C3BF0193E2042F9884410E6ECAADB8A">Length/type &lt; 0x600—The
				field represents the payload length of a basic Ethernet frame. The MAC RX continues
				to check the frame and payload lengths. </li>

			      <li class="li" id="bhc1395127686406__li_12DF559C5A6341C18A14B6697A659822">Length/type &gt;= 0x600—The
				field represents the frame type. <ul class="ul" id="bhc1395127686406__ul_7A96A1E688504DDA80D32801A4295DB5">
					          <li class="li" id="bhc1395127686406__li_4110D961CE43403F80A852F16B1298E5">Length/type =
						0x8100—VLAN or stacked VLAN tagged frames. The MAC RX continues to check the
						frame and payload lengths. </li>

					          <li class="li" id="bhc1395127686406__li_F91872EFE193416094559B826F2392B7">Length/type =
						0x8808—Control frames. The next two bytes are the Opcode field which
						indicates the type of control frame. For pause frames (Opcode = 0x0001) and
						PFC frames (Opcode = 0x0101), the MAC RX proceeds with pause frame
						processing. By default, the MAC RX drops all control frames. If configured
						otherwise (<samp class="ph codeph">FWD_CONTROL</samp> bit in the <samp class="ph codeph">rx_frame_control</samp> register = 1), the MAC RX
						forwards control frames to the client. </li>

					          <li class="li" id="bhc1395127686406__li_286A6AC89F7E45A1B5AC1C730E4A5405">For other field
						values, the MAC RX forwards the receive frame to the client. </li>

				        </ul>

         </li>

		    </ul>

		
		    
<div class="tablenoborder"><table class="table" frame="border" id="bhc1395127686406__table_bzv_qb5_1x" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 16.  </span>MAC Behavior for Different Frame Types</span></span></caption>
				        
				        
				        
				        
				        
				        
				        
				        <thead class="thead" align="left">
					          <tr class="row">
						            <th class="entry" id="d26100e233" rowspan="2" width="15%" valign="top">Category</th>

						            <th class="entry" id="d26100e236" rowspan="2" width="10%" valign="top" align="center">Packet Size</th>

						            <th class="entry" id="d26100e239" rowspan="2" width="12.5%" valign="top" align="center">Length/Type = Payload</th>

						            <th class="entry" id="d26100e242" rowspan="2" width="12.5%" valign="top" align="center">Length/Type &gt; Payload</th>

						            <th class="entry" id="d26100e245" rowspan="2" width="12.5%" valign="top" align="center">Length/Type &lt; Payload</th>

						            <th class="entry" colspan="2" id="d26100e249" valign="top" align="center">MAC Behavior</th>

					          </tr>

					          <tr class="row">
						            <th class="entry" id="d26100e255" width="15%" valign="top">Frame Drop</th>

						            <th class="entry" id="d26100e258" width="10%" valign="top" align="center">avalon_st_rx_error[]</th>

					          </tr>

				        </thead>

				        <tbody class="tbody">
					          <tr class="row" valign="middle">
						            <td class="entry" headers="d26100e233 d26100e255 " rowspan="3" width="15%" valign="middle">Normal packet</td>

						            <td class="entry" headers="d26100e236 d26100e258 " rowspan="3" width="10%" valign="middle" align="center">65–1518</td>

						            <td class="entry" headers="d26100e239 " width="12.5%" valign="middle" align="center">Yes</td>

						            <td class="entry" headers="d26100e242 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e245 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e249 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e249 " rowspan="2" width="25%" valign="middle" align="center">—</td>

					          </tr>

					          <tr class="row" valign="middle">
						            <td class="entry" headers="d26100e239 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e242 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e245 " width="12.5%" valign="middle" align="center">Yes</td>

						            <td class="entry" headers="d26100e249 " width="12.5%" valign="middle" align="center">No</td>

					          </tr>

					          <tr class="row" valign="middle">
						            <td class="entry" headers="d26100e239 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e242 " width="12.5%" valign="middle" align="center">Yes</td>

						            <td class="entry" headers="d26100e245 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e249 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e249 " width="25%" valign="middle" align="center">
							              <p class="p">avalon_st_rx_error[4] = 1</p>

						            </td>

					          </tr>

					          <tr class="row" valign="middle">
						            <td class="entry" headers="d26100e233 d26100e255 " rowspan="3" width="15%" valign="middle">Undersized</td>

						            <td class="entry" headers="d26100e236 d26100e258 " rowspan="3" width="10%" valign="middle" align="center">Packet &lt; 64</td>

						            <td class="entry" headers="d26100e239 " width="12.5%" valign="middle" align="center">Yes</td>

						            <td class="entry" headers="d26100e242 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e245 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e249 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e249 " rowspan="2" width="25%" valign="middle" align="center">
							              <p class="p">avalon_st_rx_error[2] = 1</p>

						            </td>

					          </tr>

					          <tr class="row" valign="middle">
						            <td class="entry" headers="d26100e239 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e242 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e245 " width="12.5%" valign="middle" align="center">Yes</td>

						            <td class="entry" headers="d26100e249 " width="12.5%" valign="middle" align="center">No</td>

					          </tr>

					          <tr class="row" valign="middle">
						            <td class="entry" headers="d26100e239 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e242 " width="12.5%" valign="middle" align="center">Yes</td>

						            <td class="entry" headers="d26100e245 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e249 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e249 " width="25%" valign="middle" align="center">
							              <p class="p">avalon_st_rx_error[2] = 1</p>

							              <p class="p">avalon_st_rx_error[4] = 1</p>

						            </td>

					          </tr>

					          <tr class="row" valign="middle">
						            <td class="entry" headers="d26100e233 d26100e255 " rowspan="3" width="15%" valign="middle">Oversized</td>

						            <td class="entry" headers="d26100e236 d26100e258 " rowspan="3" width="10%" valign="middle" align="center">1518 &lt; Packet &lt; 1535</td>

						            <td class="entry" headers="d26100e239 " width="12.5%" valign="middle" align="center">Yes</td>

						            <td class="entry" headers="d26100e242 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e245 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e249 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e249 " rowspan="2" width="25%" valign="middle" align="center">
							              <p class="p">avalon_st_rx_error[3] = 1</p>

						            </td>

					          </tr>

					          <tr class="row" valign="middle">
						            <td class="entry" headers="d26100e239 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e242 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e245 " width="12.5%" valign="middle" align="center">Yes</td>

						            <td class="entry" headers="d26100e249 " width="12.5%" valign="middle" align="center">No</td>

					          </tr>

					          <tr class="row" valign="middle">
						            <td class="entry" headers="d26100e239 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e242 " width="12.5%" valign="middle" align="center">Yes</td>

						            <td class="entry" headers="d26100e245 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e249 " width="12.5%" valign="middle" align="center">No</td>

						            <td class="entry" headers="d26100e249 " width="25%" valign="middle" align="center">
							              <p class="p">avalon_st_rx_error[3] = 1</p>

							              <p class="p">avalon_st_rx_error[4] = 1</p>

						            </td>

					          </tr>

				        </tbody>

			      </table>
</div>

		
	  </div>
 
<div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link" href="#bhc1395127800093">Avalon -ST RX Data Interface Signals</a></div>
</div>
</div>

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127687746">
          <h1>
          
            Length Checking 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody">
		    <p class="p">The MAC RX checks the frame and payload lengths of basic, VLAN tagged, and
			stacked VLAN tagged frames.
			The MAC RX does
			not drop frames with invalid length but sets the error bits
			accordingly.</p>

		    
	  </div>
 
<div class="related-links"></div>

</div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nfa1429015607624">
          <h1>
          
            Frame Length 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
  <div class="body conbody">
      <p class="p">The frame length must be at least 64 (0x40) bytes and not exceed the
      following maximum value for the different frame types: </p>

      <ul class="ul" id="nfa1429015607624__ul_AC04C95DD6BD43048885E0E774711795">
         <li class="li" id="nfa1429015607624__li_D12C533C9B774034BFA26F241DBF74D6">Basic—The value in the <samp class="ph codeph">rx_frame_maxlength</samp> register. </li>

         <li class="li" id="nfa1429015607624__li_F3428EE9D1B340D88B9159CED55D2DB7">VLAN tagged—The value in the
          <samp class="ph codeph">rx_frame_maxlength</samp> register plus four bytes when the
          <samp class="ph codeph">rx_vlan_detection[0]</samp> register bit is 0; or the value in
        the <samp class="ph codeph">rx_frame_maxlength</samp> register when the <samp class="ph codeph">rx_vlan_detection[0]</samp> register bit is set to 1. </li>

         <li class="li" id="nfa1429015607624__li_44F87F482ACD497B8BB9183AD7E851F0">Stacked VLAN tagged—The value in
        the <samp class="ph codeph">rx_frame_maxlength</samp> register plus eight bytes when the
          <samp class="ph codeph">rx_vlan_detection[0]</samp> register bit is 0; or the value in
        the <samp class="ph codeph">rx_frame_maxlength</samp> register when the <samp class="ph codeph">rx_vlan_detection[0]</samp> register bit is set to 1.</li>

      </ul>

      <p class="p">The following error bits represent frame length violations:</p>

      <ul class="ul" id="nfa1429015607624__ul_lgh_yxb_sr">
         <li class="li">
            <samp class="ph codeph">avalon_st_rx_error[2]</samp>—undersized
        frames.</li>

         <li class="li">
            <samp class="ph codeph">avalon_st_rx_error[3]</samp>—oversized frames.
      </li>

      </ul>

  </div>


</div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nfa1429016629758">
          <h1>
          
            Payload Length 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
  <div class="body conbody">
      <p class="p">The MAC IP core checks the payload length for frames other than control
      frames when the VLAN and stacked VLAN detection is disabled. The MAC RX keeps track of the
      actual payload length upon receiving a frame and checks the actual payload length against the
      length/type or client length/type field. The payload length must be between 46 (0x2E) and 1500
      (0x5DC). For VLAN and stacked VLAN frames, the minimum payload length is 42 (0x2A) or 38
      (0x26) respectively and not exceeding the maximum value of 1500 (0x5DC). </p>

      <p class="p">For an invalid payload length, the MAC RX sets the <samp class="ph codeph">avalon_st_rx_error[4]</samp> bit to 1. This error occurs when the actual payload length
      is less than the value of the length/type field. If the actual payload length is more than the
      value of the length/type field, the MAC RX assumes that the frame contains excessive padding
      and does not set this error bit to 1. If the value of the length/type field is more than the
      actual payload length, the MAC RX sets the <samp class="ph codeph">avalon_st_rx_error[4]</samp> bit to 1, and the packet content will not be accurate. </p>

  </div>


</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127693383">
          <h1>
          
            CRC and Padding Bytes Removal 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">By default, the MAC RX forwards receive frames to the client without removing
			the CRC field and padding bytes from the frames. You can configure the MAC RX to remove
			the CRC field by setting the <samp class="ph codeph">rx_padcrc_control</samp> register
			to 1. To remove both the CRC field and padding bytes, set the <samp class="ph codeph">rx_padcrc_control</samp> register to 3. </p>
 
	     <p class="p">When enabled, the MAC RX removes padding bytes from receive frames whose payload
			length is less than the following values for the different frame types: </p>
 
	     <ul class="ul" id="bhc1395127693383__ul_8BB679AB8A8D42099ADFA6EC12EFC762"> 
		       <li class="li" id="bhc1395127693383__li_F7AAD6C129844099BF3641D0C727FDE4">46 bytes for basic frames 
		</li>
 
		       <li class="li" id="bhc1395127693383__li_5C171D842A104239A0A2157B1F082C99">42 bytes for VLAN tagged
		  frames 
		</li>
 
		       <li class="li" id="bhc1395127693383__li_00753150160C4390B28607A8B30ABCE1">38 bytes for stacked VLAN
		  tagged frames 
		</li>
 
	     </ul>

		    <p class="p">The MAC RX removes padding bytes only when the VLAN and stacked VLAN detection is enabled
				(<samp class="ph codeph">rx_vlan_detection[0]</samp> = 0). Otherwise, the MAC RX does not remove
			padding bytes even if padding bytes removal is enabled.</p>
 
	      
	  
	  
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127694583">
          <h1>
          
            Overflow Handling 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">When an overflow occurs on the client side, the client can backpressure the
			Avalon-ST receive interface by deasserting the <samp class="ph codeph">avalon_st_rx_ready</samp> signal. If an overflow occurs, the MAC RX sets the
			error bit, <samp class="ph codeph">avalon_st_rx_error[5]</samp>, to 1 to indicate an
			overflow. The MAC RX drops subsequent frames if the overflow condition persists. The MAC
			RX then continues to receive data when the overflow condition ceases.
			</p>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127702850">
          <h1>
          
            RX Timing Diagrams 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127702850__fig_7D74BB08D0034FCA800CA09549EB71D0"><span class="figcap"><span class="enumeration fig-enumeration">Figure 22. </span>Back-to-back Transmission of Normal Frames with CRC Removal
		  Enabled</span><span class="desc figdesc">The following diagram shows back-to-back reception of normal frames
		  with CRC removal enabled. 
		</span><div class="figbody"> 
		        
		       
         <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="bhc1395127702850__image_82145EC350E740E487A3EABE752804BF" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/bhc1395127695794.svg" src="" type="image/svg+xml"></div><br xmlns=""> 
	     </div></div>
 
	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127702850__fig_8B0893D23AE749B199B33F34B79983EF"><span class="figcap"><span class="enumeration fig-enumeration">Figure 23. </span>Back-to-back Transmission of Normal Frames with Preamble
		  Passthrough Mode Enabled</span><span class="desc figdesc">The following diagram shows back-to-back reception of normal frames
		  with preamble passthrough mode and padding bytes and CRC removal enabled. 
		</span><div class="figbody"> 
		        
		       
         <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="bhc1395127702850__image_D12AC29D903147319D2585ECA0BC6379" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/bhc1395127699280.svg" src="" type="image/svg+xml"></div><br xmlns=""> 
	     </div></div>
 
  </div>


</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395127706041">
          <h1>
          
            Flow Control 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">The MAC IP core implements the following flow control mechanisms: 
	 </p>

	     <ul class="ul" id="bhc1395127706041__ul_0447EDE3C004470F8E199DB9BB0BF645"> 
		       <li class="li" id="bhc1395127706041__li_0F11B18DBCAB49478AAB2103BF38AC58">IEEE 802.3 flow control—implements the
				IEEE 802.3 Annex 31B standard to manage congestion. When the MAC IP core experiences
				congestion, the core sends a pause frame to request its link partner to suspend
				transmission for a given period of time. This flow control is a mechanism to manage
				congestion at the local or remote partner. When the receiving device experiences
				congestion, it sends an XOFF pause frame to the emitting device to instruct the
				emitting device to stop sending data for a duration specified by the congested
				receiver. Data transmission resumes when the emitting device receives an XON pause
				frame (pause quanta = zero) or when the timer expires. </li>
 
		       <li class="li" id="bhc1395127706041__li_AC3DE95A5B2C43EEAD92849D88E396E2">Priority-based flow control
		  (PFC)—implements the IEEE 802.1Qbb standard. PFC manages congestion based on
		  priority levels. It supports up to 8 priority queues. When the receiving device
		  experiences congestion on a priority queue, it sends a PFC frame requesting the
		  emitting device to stop transmission on the priority queue for a duration
		  specified by the congested receiver. When the receiving device is ready to
		  receive transmission on the priority queue again, it sends a PFC frame
		  instructing the emitting device to resume transmission on the priority queue. 
		</li>
 
	     </ul>
 
	     <div class="note note" id="bhc1395127706041__note_N10028_N1000F_N10001"><span class="notetitle">Note:</span> 
         <span class="keyword">Intel</span> recommends that you enable only one type of flow control at
		any one time. 
	 </div>
 
  </div>
 
<div class="related-links"></div>

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127707559">
          <h1>
          
            IEEE 802.3 Flow Control 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody">
		    
		    <p class="p">To use the IEEE 802.3 flow control, set the following registers: </p>

		
		    <ul class="ul" id="bhc1395127707559__ul_1560A3BAE4184067AC537E1095A364FC">
			      <li class="li" id="bhc1395127707559__li_BE269400D8E246C8AA70526BEEA9BCF1">On the TX datapath: <ul class="ul" id="bhc1395127707559__ul_88DF61C7E7A34061B463A66953A39857">
					          <li class="li" id="bhc1395127707559__li_4A029174B9C44E12A58EE75DD9B97F2E">Set <samp class="ph codeph">tx_pfc_priority_enable[7:0]</samp> to 0 to disable the
						PFC. The rest of the bits are unused.</li>

					          <li class="li" id="bhc1395127707559__li_443BBCD161E3478C8327A7DB33CE55E5">Set <samp class="ph codeph">tx_pauseframe_enable[0]</samp> to 1 to enable the IEEE
						802.3 flow control. </li>

				        </ul>

			      </li>

		    </ul>

		    <ul class="ul" id="bhc1395127707559__ul_2098BFE084724395B5A0F2942EA8DB92">
			      <li class="li" id="bhc1395127707559__li_5AEFBB7FA3C14650BA4F532B09EEDCAF">On the RX datapath: <ul class="ul" id="bhc1395127707559__ul_A14606D739C541779F4C64A49F465587">
					          <li class="li" id="bhc1395127707559__li_E71ED8C32AC244A0B50FEFBDF2B9B89F">Set <samp class="ph codeph">rx_pfc_control[7:0]</samp> to 1 to disable the PFC.
						The rest of the bits are mostly unused. </li>

					          <li class="li" id="bhc1395127707559__li_8763622B9BFB492B8031C10A6FE9407F">Set the <samp class="ph codeph">IGNORE_PAUSE</samp> bit in the <samp class="ph codeph">rx_frame_control</samp> register to 0 to enable the IEEE 802.3 flow
						control. </li>

				        </ul>

			      </li>

		    </ul>

		
	  </div>
 
<div class="related-links"></div>

</div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="bhc1395127708818">
          <h1>
          
            Pause Frame Reception 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">When the MAC receives an XOFF pause frame, it stops transmitting frames to the
			remote partner for a period equal to the pause quanta field of the pause frame. If the
			MAC receives a pause frame in the middle of a frame transmission, the MAC finishes
			sending the current frame and then suspends transmission for a period specified by the
			pause quanta. The MAC resumes transmission when it receives an XON pause frame or when
			the timer expires. The pause quanta received overrides any counter currently stored.
			When the remote partner sends more than one pause quanta, the MAC sets the value of the
			pause to the last quanta it received from the remote partner. You have the option to
			configure the MAC to ignore pause frames and continue transmitting frames by setting the
				<samp class="ph codeph">IGNORE_PAUSE</samp> bit in the <samp class="ph codeph">rx_frame_control</samp>
			register to 1. </p>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="bhc1395127713616">
          <h1>
          
            Pause Frame Transmission 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">Use one of the following methods to trigger pause frame transmission: </p>
 
	     <ul class="ul" id="bhc1395127713616__ul_8EE3178385524554A825E1EC7B8483AE"> 
		       <li class="li" id="bhc1395127713616__li_881ACD1163F1415EBED02659E5D86E28">
            <samp class="ph codeph">avalon_st_pause_data</samp>
		  signal (<samp class="ph codeph">tx_pauseframe_enable[2:1]</samp> set to 0)—You can connect
		  this 2-bit signal to a FIFO buffer or a client. Bit setting: 
		  <ul class="ul">
               <li class="li">
                  <samp class="ph codeph">avalon_st_pause_data[1]</samp>: 1—triggers the transmission
		  of XOFF pause frames.</li>

               <li class="li"> 
		                <samp class="ph codeph">avalon_st_pause_data[0]</samp>: 1—triggers the transmission
		  of XON pause frames. The transmission
		  of XON pause frames only trigger for one time after XOFF pause frames regardless of how long the <samp class="ph codeph">avalon_st_pause_data[0]</samp> signal is asserted. </li>

            </ul>
  If pause frame transmission is triggered when the MAC is
		  generating a pause frame, the MAC ignores the incoming request and completes
		  the generation of the pause frame. Upon completion, if the 
		  <samp class="ph codeph">avalon_st_pause_data</samp> signal remains asserted, the MAC
		  generates a new pause frame and continues to do so until the signal is
		  deasserted. You can also configure the gap between successive XOFF requests for
		  using the 
		  <samp class="ph codeph">tx_pauseframe_quanta</samp> register. XON pause frames will
		  only be generated if the MAC generates XOFF pause frames. 
		</li>
 
		       <li class="li" id="bhc1395127713616__li_7DFA94329A8B47AEA0F3A48D3E656B2C">
            <samp class="ph codeph">tx_pauseframe_control</samp>
		  register (<samp class="ph codeph">tx_pauseframe_enable[2:0]</samp> set to 0x1)—A host
		  (software) can set this register to trigger pause frames transmission. Setting 
		  <samp class="ph codeph">tx_pauseframe_control[1]</samp> to 1 triggers the
		  transmission of XOFF pause frames; setting 
		  <samp class="ph codeph">tx_pauseframe_control[0]</samp> to 1 triggers the
		  transmission of XON pause frames. The register clears itself after the request
		  is executed. 
		</li>
 
	     </ul>
 
	     <p class="p">You can configure the pause quanta in the 
		<samp class="ph codeph">tx_pauseframe_quanta</samp> register. The MAC sets the pause
		quanta field in XOFF pause frames to this register value. 
	 </p>
 
	     <div class="p"> 
		       <div class="note note" id="bhc1395127713616__note_N10070_N1006C_N1000F_N10001"><span class="notetitle">Note:</span> The new register field determines which pause interface takes
		  effect. 
		</div>
 
	     </div>
 
	     <p class="p">The following figure shows the transmission of an XON pause frame. The
		MAC sets the destination address field to the global multicast address,
		01-80-C2-00-00-01 (0x010000c28001) and the source address to the MAC primary
		address configured in the 
		<samp class="ph codeph">tx_addrins_macaddr0</samp> and 
		<samp class="ph codeph">tx_addrins_madaddr1</samp> registers. 
	 </p>
 
	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127713616__fig_A3466B81C60C4F8CA9E64518F6D9CD37"><span class="figcap"><span class="enumeration fig-enumeration">Figure 24. </span>XON Pause Frame Transmission</span><div class="figbody"> 
		       
         <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="bhc1395127713616__image_95E424F6389E404DB07A27FBB3AE0E4C" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/bhc1395127710074.svg" src="" type="image/svg+xml"></div><br xmlns=""> 
	     </div></div>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127715189">
          <h1>
          
            Priority-Based Flow Control 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    <div class="section" id="bhc1395127715189__section_N10012_N1000F_N10001">
			      <p class="p">Follow these steps to use the priority-based flow control (PFC): </p>

			      <ol class="ol" id="bhc1395127715189__ol_vfw_mjd_4t">
				        <li class="li">Turn on the <strong class="ph b">Priority-based flow control
						(PFC)</strong> parameter and specify the number of priority levels using the <strong class="ph b">Number of PFC priorities</strong> parameter. You can specify
					between 2 to 8 PFC priority levels. </li>

				        <li class="li">Set the following registers. <ul class="ul" id="bhc1395127715189__ul_bhw_mjd_4t">
						            <li class="li">On the TX datapath: <ul class="ul" id="bhc1395127715189__ul_zhw_mjd_4t">
								                <li class="li">Set <samp class="ph codeph">tx_pauseframe_enable</samp> to 0 to disable the IEEE
									802.3 flow control. </li>

								                <li class="li">Set <samp class="ph codeph">tx_pfc_priority_enable[n]</samp> to 1 to enable the PFC
									for priority queue <var class="keyword varname">n</var>. </li>

							              </ul>

						            </li>

						
						            <li class="li">On the RX datapath: <ul class="ul" id="bhc1395127715189__ul_n3w_mjd_4t">
								                <li class="li">Set the <samp class="ph codeph">IGNORE_PAUSE</samp> bit in the <samp class="ph codeph">rx_frame_control</samp> register to 1 to disable the IEEE
									802.3 flow control. </li>

								                <li class="li">Set the <samp class="ph codeph">rx_pfc_control[7:0]</samp> register bits to 0 to enable
									the PFC. Most of the rest of the bits are unused.</li>

							              </ul>

						            </li>

						
					          </ul>

				        </li>

				        <li class="li">Connect the <samp class="ph codeph">avalon_st_tx_pfc_gen_data</samp> signal to the corresponding RX client
					logic and the <samp class="ph codeph">avalon_st_rx_pfc_pause_data</samp>
					signal to the corresponding TX client logic. </li>

				
				        <li class="li">You have the option to configure the MAC RX to forward the PFC frame to the client by setting the <samp class="ph codeph">rx_pfc_control[16]</samp> register to 1. By default, the MAC RX drops the PFC frame after processing it. </li>

				
			      </ol>

		    </div>

      <div class="section" id="bhc1395127715189__section_x5d_tvk_z2b">

         <div class="p">You must handle the <samp class="ph codeph">XON</samp>/<samp class="ph codeph">XOFF</samp> requests in the following manner:<ol class="ol" id="bhc1395127715189__ol_o4b_5vk_z2b">
               <li class="li">Assert the <samp class="ph codeph">XOFF</samp>, which runs at the clock frequency of 312.5 MHz, for at least 1 clock cycle, which runs at the clock frequency of 312.5 MHz to ensure that the PFC frame can transfer successfully.</li>

               <li class="li">Assert the <samp class="ph codeph">XON</samp>, which runs at the clock frequency of 312.5 MHz, for at least 25 clock cycle to ensure that the PFC frame can transfer successfully. </li>

            </ol>

         </div>


      </div>

	  </div>

<div class="related-links"></div>

</div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="bhc1395127716978">
          <h1>
          
            PFC Frame Reception 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">When the MAC RX receives a PFC frame from the remote partner, it asserts
		the 
		<samp class="ph codeph">avalon_st_rx_pfc_pause_data[n] 
		</samp>signal if Pause Quanta n is valid (Pause Quanta Enable [n] = 1)
		and greater than 0. The client suspends transmission from the TX priority queue
		n for the period specified by Pause Quanta n. If the MAC RX asserts the 
		<samp class="ph codeph">avalon_st_rx_pfc_pause_data[n]</samp> signal in the middle of a
		client frame transmission for the TX priority queue n, the client finishes
		sending the current frame and then suspends transmission for the queue. 
	 </p>
 
	     <p class="p">When the MAC RX receives a PFC frame from the remote partner, it
		deasserts the 
		<samp class="ph codeph">avalon_st_rx_pfc_pause_data[n]</samp> signal if Pause Quanta n
		is valid (Pause Quanta Enable [n] = 1) and equal to 0. The MAC RX also
		deasserts this signal when the timer expires. The client resumes transmission
		for the suspended TX priority queue when the 
		<samp class="ph codeph">avalon_st_rx_pfc_pause_data[n] 
		</samp>signal is deasserted. 
	 </p>
 
	     <p class="p">When the remote partner sends more than one pause quanta for the TX
		priority queue n, the MAC RX sets the pause quanta n to the last pause quanta
		received from the remote partner. 
	 </p>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="bhc1395127718380">
          <h1>
          
            PFC Frame Transmission 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">PFC frame generation is triggered through the 
		<samp class="ph codeph">avalon_st_tx_pfc_gen_data</samp> signal. Set the respective
		bits to generate XOFF or XON requests for the priority queues. 
	 </p>
 
	     <p class="p">For XOFF requests, you can configure the pause quanta for each priority
		queue using the 
		<samp class="ph codeph">pfc_pause_quanta_n</samp> registers. For an XOFF request for
		priority queue n, the MAC TX sets bit n in the Pause Quanta Enable field to 1
		and the Pause Quanta n field to the value of the 
		<samp class="ph codeph">pfc_pause_quanta_n</samp> register. You can also configure the
		gap between successive XOFF requests for a priority queue using the 
		<samp class="ph codeph">pfc_holdoff_quanta_n</samp> register. 
	 </p>
 
	     <p class="p">For XON requests, the MAC TX sets the pause quanta to 0. You must
		generate a XOFF request before generating a XON request.
	 </p>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nfa1429078370515">
          <h1>
          
            Reset Requirements 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
  <div class="body conbody">
      <p class="p">The MAC IP core consists of the following reset domains:</p>

      <ul class="ul" id="nfa1429078370515__ul_dmw_yfh_sr">
         <li class="li">CSR reset—global reset, </li>

         <li class="li">MAC TX reset, and</li>

         <li class="li">MAC RX reset.</li>

      </ul>

      <p class="p">These resets are asynchronous events. When the MAC or any part of it goes into
      reset, the user application must manage possible asynchronous changes to the states of the MAC
      interface signals. The MAC does not guarantee any reset sequence. <span class="keyword">Intel</span> recommends the sequence shown in the following diagram and table for
      CSR reset, and TX and RX datapaths reset respectively.</p>

      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nfa1429078370515__fig_jpw_pnh_5r"><span class="figcap"><span class="enumeration fig-enumeration">Figure 25. </span>CSR Reset</span><div class="figbody">
         
         <embed xmlns="" class="image doc-portal-img" id="nfa1429078370515__image_yq2_vcv_5r" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/nfa1429861551833.svg" src="" type="image/svg+xml">
      </div></div>

      
<div class="tablenoborder"><table class="table" frame="border" id="nfa1429078370515__table_gl5_1qn_sr" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 17.  </span>TX and RX Datapaths Reset</span></span></caption>
            
            
            
            <thead class="thead" align="left">
               <tr class="row">
                  <th class="entry" id="d28632e186" width="9.090909090909092%" valign="top" align="center">No</th>

                  <th class="entry" id="d28632e189" width="36.36363636363637%" valign="top" align="left">Stage</th>

                  <th class="entry" id="d28632e192" width="54.54545454545454%" valign="top" align="left">Steps</th>

               </tr>

            </thead>

            <tbody class="tbody">
               <tr class="row">
                  <td class="entry" headers="d28632e186 " width="9.090909090909092%" valign="top" align="center">1</td>

                  <td class="entry" headers="d28632e189 " width="36.36363636363637%" valign="top" align="left">Ensure no data transfer in progress.</td>

                  <td class="entry" headers="d28632e192 " width="54.54545454545454%" valign="top" align="left">
                     <ol class="ol" id="nfa1429078370515__ol_xmy_5vn_sr">
                        <li class="li">Set the <samp class="ph codeph">tx_packet_control[0]</samp>
                  bit to 1 to disable the TX datapath; the <samp class="ph codeph">rx_transfer_control[0]</samp> bit to disable the RX datapath.</li>

                        <li class="li">Check the <samp class="ph codeph">tx_transfer_status[8]</samp>
                  bit for a value of 0 to ensure that no TX data transfer is in progress; the
                    <samp class="ph codeph">rx_transfer_status[8]</samp> bit for RX path.
                  Alternatively, wait for a period of time. </li>

                     </ol>

                  </td>

               </tr>

               <tr class="row">
                  <td class="entry" headers="d28632e186 " width="9.090909090909092%" valign="top" align="center">2</td>

                  <td class="entry" headers="d28632e189 " width="36.36363636363637%" valign="top" align="left">Trigger reset.</td>

                  <td class="entry" headers="d28632e192 " width="54.54545454545454%" valign="top" align="left">
                     <ol class="ol" id="nfa1429078370515__ol_v5h_drn_sr">
                        <li class="li">Ensure that the respective TX and RX clocks are stable.</li>

                        <li class="li">Assert the <samp class="ph codeph">tx_rst_n</samp> signal or
                  the <samp class="ph codeph">rx_rst_n</samp> signal to reset the MAC TX or MAC RX
                  respectively. You can also trigger the reset by setting the <samp class="ph codeph">mac_reset_control[0]</samp> bit or the <samp class="ph codeph">mac_reset_control[8]</samp> bit to 1 to reset the MAC TX or MAC RX
                  respectively.</li>

                        <li class="li">Hold the reset signal active for at least three clock
                  cycles.</li>

                     </ol>

                  </td>

               </tr>

               <tr class="row">
                  <td class="entry" headers="d28632e186 " width="9.090909090909092%" valign="top" align="center">3</td>

                  <td class="entry" headers="d28632e189 " width="36.36363636363637%" valign="top" align="left">Stop reset.</td>

                  <td class="entry" headers="d28632e192 " width="54.54545454545454%" valign="top" align="left">
                     <ol class="ol" id="nfa1429078370515__ol_ayy_bvn_sr">
                        <li class="li">Release the reset signal only when the clocks are stable.</li>

                        <li class="li">Wait for at least 500 ns to ensure the reset is fully
                  complete.</li>

                        <li class="li">Clear the statistics counters.</li>

                     </ol>

                  </td>

               </tr>

               <tr class="row">
                  <td class="entry" headers="d28632e186 " width="9.090909090909092%" valign="top" align="center">4</td>

                  <td class="entry" headers="d28632e189 " width="36.36363636363637%" valign="top" align="left">Resume data transfer.</td>

                  <td class="entry" headers="d28632e192 " width="54.54545454545454%" valign="top" align="left">
                     <ol class="ol" id="nfa1429078370515__ol_q5k_2yn_sr">
                        <li class="li">Clear the <samp class="ph codeph">tx_packet_control[0]</samp>
                  bit to enable the TX datapath; the <samp class="ph codeph">rx_transfer_control[0]</samp> bit to enable the RX datapath.</li>

                     </ol>

                  </td>

               </tr>

            </tbody>

         </table>
</div>

    
      <div class="note note" id="nfa1429078370515__note_N10148_N1000F_N10001"><span class="notetitle">Note:</span> During reset, the value of the <samp class="ph codeph">avalon_st_tx_ready</samp> signal can be 0 or
      1.</div>

    
  </div>


</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1412141986494">
          <h1>
          
            Supported PHYs 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
  <div class="body conbody">
      <p class="p">You can connect the LL 10GbE MAC IP core to a PHY IP core using XGMII, GMII, or MII
      interfaces.</p>

      
<div class="tablenoborder"><table class="table" frame="border" id="bhc1412141986494__table_j5g_dxv_gr" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 18.  </span>Supported PHYs</span></span></caption>
            
            
            <thead class="thead" align="left">
               <tr class="row">
                  <th class="entry" id="d29064e177" width="50%" valign="top" align="left">Operating Mode</th>

                  <th class="entry" id="d29064e180" width="50%" valign="top" align="left">PHY</th>

               </tr>

            </thead>

            <tbody class="tbody">
               <tr class="row">
                  <td class="entry" headers="d29064e177 " width="50%" valign="top" align="left">10G</td>

                  <td class="entry" headers="d29064e180 " width="50%" valign="top" align="left">10GBASE-R PHY, XAUI PHY</td>

               </tr>

               <tr class="row">
                  <td class="entry" headers="d29064e177 " width="50%" valign="top" align="left">1G/10G</td>

                  <td class="entry" headers="d29064e180 " rowspan="2" width="50%" valign="middle" align="left">10GBASE-KR or 1G/10G
              PHY</td>

               </tr>

               <tr class="row">
                  <td class="entry" headers="d29064e177 " width="50%" valign="top" align="left">10M/100M/1G/10G</td>

               </tr>

               <tr class="row">
                  <td class="entry" headers="d29064e177 " width="50%" valign="top" align="left">1G/2.5G</td>

                  <td class="entry" headers="d29064e180 " rowspan="2" width="50%" valign="top" align="left">1G/2.5G/10G Multi-rate Ethernet PHY</td>

               </tr>

               <tr class="row">
                  <td class="entry" headers="d29064e177 " width="50%" valign="top" align="left">1G/2.5G/10G</td>

               </tr>

               <tr class="row">
                  <td class="entry" headers="d29064e177 " width="50%" valign="top" align="left">10M/100M/1G/2.5G</td>

                  <td class="entry" headers="d29064e180 " rowspan="2" width="50%" valign="top" align="left">1G/2.5G/10G Multi-rate Ethernet PHY (with SGMII
              bridge enabled)</td>

               </tr>

               <tr class="row">
                  <td class="entry" headers="d29064e177 " width="50%" valign="top" align="left">10M/100M/1G/2.5G/10G</td>

               </tr>

          
               <tr class="row">
                  <td class="entry" headers="d29064e177 " width="50%" valign="top" align="left">10M/100M/1G/2.5G/5G/10G</td>

            
                  <td class="entry" headers="d29064e180 " width="50%" valign="top" align="left">1G/2.5G/5G/10G
              Multi-rate Ethernet PHY 
            </td>

            
               </tr>

          
            </tbody>

         </table>
</div>

      <p class="p">To connect the MAC IP core to 64-bit PHYs, ensure that you enable the <span class="ph uicontrol">Use legacy
        Ethernet 10G MAC XGMII Interface</span> option. </p>

  </div>

  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link" href="/content/altera-www/global/en_us/index/documentation/umc1467272429805.html#nfa1438151340400" target="_blank">Low Latency Ethernet 10G MAC Intel Stratix 10 FPGA IP Design Example User Guide</a></div>
<div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nfa1438753448747.html#nfa1438151340400" target="_blank">Low Latency Ethernet 10G MAC Intel Arria 10 FPGA IP Design Example User Guide</a></div>
<div><a class="link" href="/content/altera-www/global/en_us/index/documentation/dbf1520991817584.html#nfa1438151340400" target="_blank">Low Latency Ethernet 10G MAC Intel Cyclone 10 GX FPGA IP Design Example User Guide</a></div>
<div><a class="link" href="/content/altera-www/global/en_us/index/documentation/uvr1495150597813.html#anm1495746793611" target="_blank">Intel Stratix 10 10GBASE-KR PHY IP Core User Guide</a></div>
<div><a class="link" href="/content/altera-www/global/en_us/index/documentation/dto1486572140811.html#dvf1486572597904" target="_blank">1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel Stratix 10 FPGA IP User Guide</a></div>
<div><a class="link crosspub" href="/content/altera-www/global/en_us/index/documentation/yxx1481792130594.html#noq1481799132811" target="_blank">AN 795: Implementing Guidelines for 10G Ethernet Subsystem Using Low
        Latency 10G MAC IP Core in Arria 10 Devices</a></div>
</div>
</div>

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1412059663333">
          <h1>
          
            10GBASE-R Register Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
  <div class="body conbody">
      <p class="p">The MAC IP core supports this feature for use with the <span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span>,
        <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span>, and <span class="keyword">
               Intel<sup>®</sup> 
               Stratix<sup>®</sup> 10</span> Transceiver Native PHY IP core preset
      configurations.
      When operating in this mode, the round-trip latency for the MAC and PHY is reduced to 140 ns
      (for <span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span> and <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span>
      devices) or 168 ns (for <span class="keyword">
               Intel<sup>®</sup> 
               Stratix<sup>®</sup> 10</span> devices) with a slight
      increase in resource count and clock frequencies.</p>

      <p class="p">When you enable this feature, the MAC IP core implements two additional
      signals to determine the validity of the data on the TX and RX XGMII. These signals, <samp class="ph codeph">xgmii_tx_valid</samp> and <samp class="ph codeph">xgmii_rx_valid</samp>,
      ensure that the effective data rate of the MAC is 10 Gbps. You must also observe the following
      guidelines when using the register mode: </p>

      <ul class="ul" id="bhc1412059663333__ul_j3s_qkd_4t">
         <li class="li">For
          <span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span> and <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span> devices,
        the
        selected preset is <span class="ph uicontrol">10GBASE-R Register Mode</span>.</li>

      
         <li class="li">For <span class="keyword">
               Intel<sup>®</sup> 
               Stratix<sup>®</sup> 10</span> devices, the selected preset is <span class="ph uicontrol">10GBASE-R 1588</span>.</li>

      
         <li class="li">The PHY must expose the TX and RX parallel clocks.</li>

         <li class="li">The PHY must expose data valid signals, with MAC/PHY TX/RX interfaces in
        register mode, as in the IEEE 1588v2 configuration.</li>

         <li class="li">The MAC and PHY run at the parallel clock frequency of 322.265625 MHz (the
        PCS/PMA width equals to 32).</li>

      </ul>

    
      <div class="p">
         <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1412059663333__fig_N10038_N10036_N10016_N10001"><span class="figcap"><span class="enumeration fig-enumeration">Figure 26. </span>PHY Configuration with 10GBASE-R Register Mode
          Enabled for <span xmlns="" class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span> and <span xmlns="" class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span>
          Devices</span><div class="figbody">
            
        
            <br xmlns=""><embed xmlns="" class="image doc-portal-img" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/bhc1412231319978.svg" src="" type="image/svg+xml"><br xmlns="">
         </div></div>

      </div>

    
      <div class="p">
         <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1412059663333__fig_N10112_N1001C_N10001"><span class="figcap"><span class="enumeration fig-enumeration">Figure 27. </span>PHY Configuration with 10GBASE-R with IEEE 1588v2 Enabled for
            <span xmlns="" class="keyword">
               Intel<sup>®</sup> 
               Stratix<sup>®</sup> 10</span> Devices</span><div class="figbody">
            
            <embed xmlns="" class="image doc-portal-img" id="bhc1412059663333__image_glh_bzs_nw" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/eur1467772935580.svg" src="" type="image/svg+xml">
         </div></div>

      </div>

    
  </div>

<div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706768037" target="_blank" title="More information on how to configure the transceivers to implement 10GBASE-R functionality by using the preset of the Intel Arria 10 Transceiver Native IP core.">Intel Arria 10 Transceiver PHY User Guide</a></div>
<div><a class="link" href="/content/altera-www/global/en_us/index/documentation/hki1486507600636.html#joe1486506866122" target="_blank" title="More information on how to configure the transceivers to implement 10GBASE-R functionality by using the preset of the Intel Cyclone 10 Transceiver Native IP core.">Intel Cyclone 10 GX Transceiver PHY User Guide</a></div>
<div><a class="link" href="/content/altera-www/global/en_us/index/documentation/wry1479165198810.html#thp1479167108381" target="_blank" title="More information on how to configure the transceivers to implement 10GBASE-R functionality by using the preset of the Intel Stratix 10 L- and H-Tile Transceiver Native IP cores.">Intel Stratix 10 L- and H-Tile Transceiver PHY User Guide</a></div>
</div>
</div>

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395127727667">
          <h1>
          
            XGMII Error Handling (Link Fault) 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">The LL Ethernet 10G MAC supports link fault generation and detection. 
	 </p>
 
	     <p class="p">When the MAC RX receives a local fault, the MAC TX starts sending remote fault
			status (0x9c000002) on the XGMII. If the packet transmission was in progress at the
			time, the remote fault bytes will override the packet bytes until the fault condition
			ceases. </p>
 
	     <p class="p">When the MAC RX receives a remote fault, the MAC TX starts sending IDLE bytes
			(0x07070707) on its XGMII. If packet transmission was in progress at the time, the IDLE
			bytes will override the packet bytes until the fault condition ceases. </p>
 
	     <p class="p">The MAC considers the link fault condition has ceased if the client and
		the remote partner both receive valid data in more than 127 columns. 
	 </p>
 
	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127727667__fig_A8EA2D7B3D4347ACB4C51DAFDA495706"><span class="figcap"><span class="enumeration fig-enumeration">Figure 28. </span>Fault Signaling</span><div class="figbody"> 
		       
         <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="bhc1395127727667__image_1890A57EC10646858A1E5F8EEE571935" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/bhc1395127719932.svg" src="" type="image/svg+xml"></div><br xmlns=""> 
	     </div></div>
 
	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127727667__fig_F6172F11466643F48E8302F2A773CC01"><span class="figcap"><span class="enumeration fig-enumeration">Figure 29. </span>XGMII TX interface Transmitting Remote Fault Signal</span><span class="desc figdesc">Figure shows the timing for the XGMII TX interface transmitting the remote
				fault signal.</span><div class="figbody">
			      
			      
			
			      <embed xmlns="" class="image doc-portal-img" id="bhc1395127727667__image_bxb_qwq_4v" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/nfa1460085117066.svg" src="" type="image/svg+xml">
			
		    </div></div>
 
	     <p class="p">When you instantiate the MAC RX only variation, connect the <samp class="ph codeph">link_fault_status_xgmii_rx_data</samp> signal to the corresponding
			RX client logic to handle the link fault. Similarly, when you instantiate the MAC TX
			only variation, connect the <samp class="ph codeph">link_fault_status_xgmii_tx_data</samp> signal to the corresponding TX client
			logic.</p>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395127729281">
          <h1>
          
            IEEE 1588v2 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">The IEEE 1588v2 option provides time stamp for receive and transmit frames in
			the LL Ethernet 10G MAC IP core designs. The feature consists of Precision Time Protocol
			(PTP). PTP is a protocol that accurately synchronizes all real time-of-day clocks in a
			network to a master clock.</p>
 
	     <p class="p">The IEEE 1588v2 option has the following features:</p>
 
	     <ul class="ul" id="bhc1395127729281__ul_503F36FACD924D76A63E30BE1E38BE92"> 
		       <li class="li" id="bhc1395127729281__li_EF199DF626D44D45A9FE07D96F774A30">Supports 4 types of PTP
		  clock on the transmit datapath: 
		  <ul class="ul" id="bhc1395127729281__ul_A99C8C5FDE7C41F5AF421D3A36F33EA4"> 
			            <li class="li" id="bhc1395127729281__li_12D673495F534F7D92761079EA567677">Master and slave ordinary clock</li>
 
			            <li class="li" id="bhc1395127729281__li_FF5E4288F1BB40BFA418C27B47CFD8A3">Master and slave boundary clock</li>
 
			            <li class="li" id="bhc1395127729281__li_7E603F4959A24A618408CA6524196D4A">End-to-end (E2E) transparent
						clock</li>
 
			            <li class="li" id="bhc1395127729281__li_15EE32844C6547EB91FED80334966314">Peer-to-peer (P2P) transparent
						clock</li>
 
		          </ul>
 
		       </li>
 
		       <li class="li" id="bhc1395127729281__li_23ABAFB394A946F98886C4EBDC3AB8D7">Supports PTP with the
		  following message types: 
		  <ul class="ul" id="bhc1395127729281__ul_CA13457D778649E78B22CA0BC7AA6031"> 
			            <li class="li" id="bhc1395127729281__li_14E606E2884243EE808F6797CCD858A1">PTP event messages—Sync,
				Delay_Req, Pdelay_Req, and Pdelay_Resp. 
			 </li>
 
			            <li class="li" id="bhc1395127729281__li_C89B7A7978CD4FA386E18F9E5E14EE60">PTP general messages—Follow_Up,
						Delay_Resp, Pdelay_Resp_Follow_Up, Announce, Management, and Signaling.</li>
 
		          </ul>
 
		       </li>
 
		       <li class="li" id="bhc1395127729281__li_A3653F6B62FB4B6DB9E326F355B753DA">Supports simultaneous 1-step
		  and 2-step clock synchronizations on the transmit datapath. 
		  <ul class="ul" id="bhc1395127729281__ul_70798C6E66CC43FC81F8331F461FFEAC"> 
			            <li class="li" id="bhc1395127729281__li_E80E79521C364B0386093FBB7D86690A">1-step clock synchronization—The
						MAC function inserts accurate timestamp in Sync PTP message or updates the
						correction field with residence time.</li>
 
			            <li class="li" id="bhc1395127729281__li_EB99B6BE3F2346ECB6FB11CFCAAFA8A0">2-step clock synchronization—The
						MAC function provides accurate timestamp and the related fingerprint for all
						PTP message.</li>
 
		          </ul>
 
		       </li>
 
		       <li class="li" id="bhc1395127729281__li_3C3D3FFAA63C4C8CB5773842BE378B2F">Supports the following PHY operating
				speed random error: <ul class="ul" id="bhc1395127729281__ul_0848DF40DD6C478384844C5F2D874D4F">
					          <li class="li" id="bhc1395127729281__li_622D524618BC4DE48AF5864B3F2B8EFB">10 Gbps—Timestamp
						accuracy of ± 1 ns</li>

					
					          <li class="li">5 Gbps—Timestamp accuracy of ± 2 ns</li>

					
					          <li class="li">2.5 Gbps—Timestamp accuracy of ± 2 ns</li>

					          <li class="li">1 Gbps—Timestamp accuracy of ± 2 ns</li>

					          <li class="li" id="bhc1395127729281__li_C762C7BF2EFC41D1B26741953FDA3E13">100 Mbps—Timestamp
						accuracy of ± 5 ns</li>

				        </ul>

			      </li>
 
		       <li class="li" id="bhc1395127729281__li_4CDFFC91AD604E53AFBD37EC956AB52A">Supports static error of ± 3 ns
				across all
					speeds.<div class="note note" id="bhc1395127729281__note_N100A0_N1009A_N1001C_N1000F_N10001"><span class="notetitle">Note:</span> The
					static error for <span class="keyword">
               Intel<sup>®</sup> 
               Stratix<sup>®</sup> 10</span> devices is ± 4
				ns.</div>

         </li>
 
		       <li class="li" id="bhc1395127729281__li_88F93D01F13E4886B28591D70BCEC72A">Supports IEEE 802.3, UDP/IPv4, and
				UDP/IPv6 protocol encapsulations for the PTP packets.</li>
 
		       <li class="li" id="bhc1395127729281__li_EF1F19E521DD4BFE9FEF5D289C872013">Supports untagged, VLAN tagged, and
				Stacked VLAN Tagged PTP packets, and any number of MPLS labels. The packet
				classifier under user control parses the packet (Ethernet packet or MPLS packet) and
				gives the IP core the required offset, at which either the Time of Day (ToD) or
				correction factor (CF) update can happen.</li>
 
		       <li class="li" id="bhc1395127729281__li_2C5B407BE0344BC4A8B21DFAC310D6E0">Supports configurable register for
				timestamp correction on both transmit and receive datapaths.</li>
 
		       <li class="li" id="bhc1395127729281__li_17391509852C4ED4838C4346D44A9359">Supports ToD clock that provides
				streams of
					<span class="ph">64-bit</span>
				and
					<span class="ph">96-bit</span>
				timestamps.
				The
					<span class="ph">64-bit</span> timestamp is for transparent clock devices and the
					<span class="ph">96-bit</span> timestamp is for ordinary clock and boundary clock
				devices.</li>
 
	     </ul>
 
  </div>
 
<div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link" href="/content/altera-www/global/en_us/index/documentation/kly1423707073680.html#kly1423707799755" target="_blank" title="Describes the implementation of the IEEE 1588v2 feature.">  <span class="keyword">Intel</span> 1588 System Solution</a></div>
</div>
</div>

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127735310">
          <h1>
          
            Architecture 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    <div class="section" id="bhc1395127735310__section_N10012_N1000F_N10001">
			      <p class="p"> The following figure shows the overview of the IEEE 1588v2 feature. </p>

			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127735310__fig_4391573606FB4CE19CF23DB425AF9BF8"><span class="figcap"><span class="enumeration fig-enumeration">Figure 30. </span>Overview of IEEE 1588v2 Feature</span><div class="figbody">
				        
				        <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="bhc1395127735310__image_36266CDBCC3D4451AD513F00184DACC8" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/bhc1395127731202.svg" src="" type="image/svg+xml"></div><br xmlns="">
			      </div></div>

		    </div>

	  </div>


</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127736645">
          <h1>
          
            TX Datapath 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">The IEEE 1588v2 feature supports 1-step and 2-step clock synchronizations on the
			TX datapath. </p>
 
	     <ul class="ul" id="bhc1395127736645__ul_70204BB070254F179D0D1E2ADD0EBDF7"> 
		       <li class="li" id="bhc1395127736645__li_AD9B182D900D4425AC20BA01B9E75644">For 1-step clock synchronization, <ul class="ul" id="bhc1395127736645__ul_6D9E0A343BD54AF6A04189F8DF512B65">
					          <li class="li" id="bhc1395127736645__li_C49BFAA804454428BE5126302E44A433">Timestamp insertion
						depends on the PTP device and message type. </li>

					          <li class="li" id="bhc1395127736645__li_7904A58C5BFB42DCA3136F2632005CFE">The MAC function
						inserts a timestamp in the PTP packet when the client specifies the
						Timestamp field offset and asserts Timestamp Insert Request. </li>

					          <li class="li" id="bhc1395127736645__li_29068189560C4A85A1000D0B76D2AFFF">Depending on the PTP
						device and message type, the MAC function updates the residence time in the
						correction field of the PTP packet when the client asserts <samp class="ph codeph">tx_etstamp_ins_ctrl_residence_time_update</samp> and
						Correction Field Update. The residence time is the difference between the
						egress and ingress timestamps. </li>

					          <li class="li" id="bhc1395127736645__li_1727F132874E4420BA05C08175FA711B">For PTP packets
						encapsulated using the UDP/IPv6 protocol, the MAC function performs UDP
						checksum correction using extended bytes in the PTP packet. </li>

					          <li class="li" id="bhc1395127736645__li_86DFDA2D907347178BA1190A5DFB4236">The MAC function
						recomputes and reinserts CRC-32 into PTP packets each time the timestamp or
						correction field is updated, even when CRC insertion is disabled using the
							<samp class="ph codeph">tx_crc_control[1]</samp> register bit. </li>

					          <li class="li" id="bhc1395127736645__li_28B4F391719C4871A4919C5290E14340">The format of
						timestamp supported includes 1588v1 and 1588v2.</li>

					          <li class="li">The MAC function updates <samp class="ph codeph">tx_egress_p2p_val[45:0]</samp> into correction field of PTP packet when the client asserts <samp class="ph codeph">tx_egress_p2p_update</samp>.</li>

					          <li class="li">The MAC function updates asymmetry value into correction field of PTP packet when the client asserts <samp class="ph codeph">tx_egress_asymmetry_update</samp>. The asymmetry value is retrieved from configuration registers.</li>

				        </ul>

			      </li>
 
		       <li class="li" id="bhc1395127736645__li_6A5BB34B20FD40AFA650F96D95980CBE">For 2-step clock synchronization, the
				MAC function returns the timestamp and the associated fingerprint for all TX frames
				when the client asserts <samp class="ph codeph">tx_egress_timestamp_request_valid</samp>.</li>
 
	     </ul>
 
	     <p class="p">The following table summarizes the timestamp and correction field
		insertions for various PTP messages in different PTP clocks. 
	 </p>
 
	     
<div class="tablenoborder"><table class="table" frame="border" id="bhc1395127736645__table_52FC8CC132CA48FFB393186CAD07A6E7" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 19.  </span>Timestamp and Correction Insertion for 1-Step Clock Synchronization
		</span></span></caption>
            
            
            
            
            
            
            
            
            
            <thead class="thead" align="left"> 
		             <tr class="row"> 
			               <th class="entry" id="d30019e268" rowspan="2" width="12.612612612612612%" valign="top">PTP Message 
			 </th>
 
			               <th class="entry" colspan="2" id="d30019e271" valign="middle" align="center">
				Ordinary Clock 
			 </th>
 
			               <th class="entry" colspan="2" id="d30019e274" valign="middle" align="center">
				Boundary Clock 
			 </th>
 
			               <th class="entry" colspan="2" id="d30019e277" valign="middle" align="center">
				E2E Transparent Clock 
			 </th>
 
			               <th class="entry" colspan="2" id="d30019e280" valign="middle" align="center">P2P Transparent Clock 
			 </th>
 
		             </tr>
 
		             <tr class="row"> 
			               <th class="entry" id="d30019e286" width="10.810810810810809%" valign="middle" align="center"> Insert Time stamp </th>
 
			               <th class="entry" id="d30019e289" width="11.71171171171171%" valign="middle" align="center"> Insert
				Correction 
			 </th>
 
			               <th class="entry" id="d30019e292" width="10.810810810810809%" valign="middle" align="center"> Insert Time stamp </th>
 
			               <th class="entry" id="d30019e295" width="11.71171171171171%" valign="middle" align="center"> Insert
				Correction 
			 </th>
 
			               <th class="entry" id="d30019e298" width="10.810810810810809%" valign="middle" align="center"> Insert Time stamp </th>
 
			               <th class="entry" id="d30019e302" width="11.71171171171171%" valign="middle" align="center"> Insert
				Correction 
			 </th>
 
			               <th class="entry" id="d30019e305" width="11.71171171171171%" valign="middle" align="center"> Insert Time stamp </th>
 
			               <th class="entry" id="d30019e308" width="8.108108108108107%" valign="middle" align="center"> Insert
				Correction 
			 </th>
 
		             </tr>

            </thead>
 
		          <tbody class="tbody"> 
		             <tr class="row"> 
			               <td class="entry" headers="d30019e268 " width="12.612612612612612%" valign="top" align="left"> Sync 
			 </td>
 
			               <td class="entry" headers="d30019e271 d30019e286 " width="10.810810810810809%" valign="middle" align="center"> Yes 
				 
				                 <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127736645__fn_flagfield"><sup><span class="enumeration fn-enumeration">5</span></sup></a>
				
			               </td>
 
			               <td class="entry" headers="d30019e271 d30019e289 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e274 d30019e292 " width="10.810810810810809%" valign="middle" align="center"> Yes<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127736645__fn_flagfield"><sup><span class="enumeration fn-enumeration">5</span></sup></a>
				
			               </td>
 
			               <td class="entry" headers="d30019e274 d30019e295 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e277 d30019e298 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e277 d30019e302 " width="11.71171171171171%" valign="middle" align="center"> Yes 
							              <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127736645__fn_time_update"><sup><span class="enumeration fn-enumeration">6</span></sup></a>
						            </td>
 
			               <td class="entry" headers="d30019e280 d30019e305 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e280 d30019e308 " width="8.108108108108107%" valign="middle" align="center"> Yes 
				<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127736645__fn_time_update"><sup><span class="enumeration fn-enumeration">6</span></sup></a>
				
			               </td>
 
		             </tr>
 
		             <tr class="row"> 
			               <td class="entry" headers="d30019e268 " width="12.612612612612612%" valign="top" align="left"> Delay_Req 
			 </td>
 
			               <td class="entry" headers="d30019e271 d30019e286 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e271 d30019e289 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e274 d30019e292 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e274 d30019e295 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e277 d30019e298 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e277 d30019e302 " width="11.71171171171171%" valign="middle" align="center"> Yes 
				<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127736645__fn_time_update"><sup><span class="enumeration fn-enumeration">6</span></sup></a>
				
			               </td>
 
			               <td class="entry" headers="d30019e280 d30019e305 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e280 d30019e308 " width="8.108108108108107%" valign="middle" align="center"> Yes 
				<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127736645__fn_time_update"><sup><span class="enumeration fn-enumeration">6</span></sup></a>
				
			               </td>
 
		             </tr>
 
		             <tr class="row"> 
			               <td class="entry" headers="d30019e268 " width="12.612612612612612%" valign="top" align="left"> Pdelay_Req 
			 </td>
 
			               <td class="entry" headers="d30019e271 d30019e286 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e271 d30019e289 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e274 d30019e292 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e274 d30019e295 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e277 d30019e298 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e277 d30019e302 " width="11.71171171171171%" valign="middle" align="center"> Yes 
				<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127736645__fn_time_update"><sup><span class="enumeration fn-enumeration">6</span></sup></a>
				
			               </td>
 
			               <td class="entry" headers="d30019e280 d30019e305 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e280 d30019e308 " width="8.108108108108107%" valign="middle" align="center"> No 
			 </td>
 
		             </tr>
 
		             <tr class="row"> 
			               <td class="entry" headers="d30019e268 " width="12.612612612612612%" valign="top" align="left"> Pdelay_Resp 
			 </td>
 
			               <td class="entry" headers="d30019e271 d30019e286 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e271 d30019e289 " width="11.71171171171171%" valign="middle" align="center"> Yes 
				<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127736645__fn_flagfield"><sup><span class="enumeration fn-enumeration">5</span></sup></a>
				
				                 <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127736645__fn_time_update"><sup><span class="enumeration fn-enumeration">6</span></sup></a>
				
			               </td>
 
			               <td class="entry" headers="d30019e274 d30019e292 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e274 d30019e295 " width="11.71171171171171%" valign="middle" align="center"> Yes 
				<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127736645__fn_flagfield"><sup><span class="enumeration fn-enumeration">5</span></sup></a>
				
				                 <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127736645__fn_time_update"><sup><span class="enumeration fn-enumeration">6</span></sup></a>
				
			               </td>
 
			               <td class="entry" headers="d30019e277 d30019e298 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e277 d30019e302 " width="11.71171171171171%" valign="middle" align="center"> Yes 
				<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127736645__fn_time_update"><sup><span class="enumeration fn-enumeration">6</span></sup></a>
				
			               </td>
 
			               <td class="entry" headers="d30019e280 d30019e305 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e280 d30019e308 " width="8.108108108108107%" valign="middle" align="center"> Yes 
				<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127736645__fn_flagfield"><sup><span class="enumeration fn-enumeration">5</span></sup></a>
				
				                 <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127736645__fn_time_update"><sup><span class="enumeration fn-enumeration">6</span></sup></a>
				
			               </td>
 
		             </tr>
 
		             <tr class="row"> 
			               <td class="entry" headers="d30019e268 " width="12.612612612612612%" valign="top" align="left"> Delay_Resp 
			 </td>
 
			               <td class="entry" headers="d30019e271 d30019e286 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e271 d30019e289 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e274 d30019e292 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e274 d30019e295 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e277 d30019e298 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e277 d30019e302 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e280 d30019e305 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e280 d30019e308 " width="8.108108108108107%" valign="middle" align="center"> No 
			 </td>
 
		             </tr>
 
		             <tr class="row"> 
			               <td class="entry" headers="d30019e268 " width="12.612612612612612%" valign="top" align="left"> Follow_Up 
			 </td>
 
			               <td class="entry" headers="d30019e271 d30019e286 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e271 d30019e289 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e274 d30019e292 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e274 d30019e295 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e277 d30019e298 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e277 d30019e302 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e280 d30019e305 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e280 d30019e308 " width="8.108108108108107%" valign="middle" align="center"> No 
			 </td>
 
		             </tr>
 
		             <tr class="row"> 
			               <td class="entry" headers="d30019e268 " width="12.612612612612612%" valign="top" align="left"> Pdelay_Resp_ 
				<p class="p">Follow_Up 
				</p>
 
			               </td>
 
			               <td class="entry" headers="d30019e271 d30019e286 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e271 d30019e289 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e274 d30019e292 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e274 d30019e295 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e277 d30019e298 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e277 d30019e302 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e280 d30019e305 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e280 d30019e308 " width="8.108108108108107%" valign="middle" align="center"> No 
			 </td>
 
		             </tr>
 
		             <tr class="row"> 
			               <td class="entry" headers="d30019e268 " width="12.612612612612612%" valign="top" align="left"> Announce 
			 </td>
 
			               <td class="entry" headers="d30019e271 d30019e286 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e271 d30019e289 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e274 d30019e292 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e274 d30019e295 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e277 d30019e298 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e277 d30019e302 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e280 d30019e305 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e280 d30019e308 " width="8.108108108108107%" valign="middle" align="center"> No 
			 </td>
 
		             </tr>
 
		             <tr class="row"> 
			               <td class="entry" headers="d30019e268 " width="12.612612612612612%" valign="top" align="left"> Signaling 
			 </td>
 
			               <td class="entry" headers="d30019e271 d30019e286 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e271 d30019e289 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e274 d30019e292 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e274 d30019e295 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e277 d30019e298 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e277 d30019e302 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e280 d30019e305 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e280 d30019e308 " width="8.108108108108107%" valign="middle" align="center"> No 
			 </td>
 
		             </tr>
 
		             <tr class="row"> 
			               <td class="entry" headers="d30019e268 " width="12.612612612612612%" valign="top" align="left"> Management 
			 </td>
 
			               <td class="entry" headers="d30019e271 d30019e286 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e271 d30019e289 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e274 d30019e292 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e274 d30019e295 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e277 d30019e298 " width="10.810810810810809%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e277 d30019e302 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e280 d30019e305 " width="11.71171171171171%" valign="middle" align="center"> No 
			 </td>
 
			               <td class="entry" headers="d30019e280 d30019e308 " width="8.108108108108107%" valign="middle" align="center"> No 
			 </td>
 
		             </tr>
 
		          </tbody>
 
	        </table>
</div>
 
  </div>
 
<div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="bhc1395127736645__fn_flagfield"><sup>5</sup></a>  Applicable only when 2-step flag in 
				  <samp xmlns="" class="ph codeph">flagField 
				  </samp>of the PTP packet is 0.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="bhc1395127736645__fn_time_update"><sup>6</sup></a>  Applicable when you assert the
									<samp xmlns="" class="ph codeph">tx_etstamp_ins_ctrl_residence_time_update</samp>
								signal.</div>
</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127739359">
          <h1>
          
            RX Datapath 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">In the RX datapath, the IEEE 1588v2 feature provides a timestamp for all receive
			frames. The timestamp is aligned with the <samp class="ph codeph">avalon_st_rx_startofpacket</samp> signal. </p>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127740657">
          <h1>
          
            Frame Format 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">The MAC function, with the IEEE 1588v2 feature, supports PTP packet
		transfer for the following transport protocols: 
	 </p>
 
	     <ul class="ul" id="bhc1395127740657__ul_53A67E5246D9481CACF97D0193202348"> 
		       <li class="li" id="bhc1395127740657__li_7376B26764DA4B418771DAF3D61C0734">IEEE 802.3 
		</li>
 
		       <li class="li" id="bhc1395127740657__li_D9ECDB1FC43247A69A624285485F396F">UDP/IPv4 
		</li>
 
		       <li class="li" id="bhc1395127740657__li_7212BF95BE16457D8FD9463291AFE60A">UDP/IPv6 
		</li>
 
	     </ul>
 
  </div>
 
<div class="related-links"></div>

</div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="bhc1395127746296">
          <h1>
          
            PTP Packet in IEEE 802.3 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    <div class="section" id="bhc1395127746296__section_N10012_N1000F_N10001">
			      <p class="p">The following figures show the structure and format of the PTP packet
				encapsulated in IEEE 802.3.</p>

			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127746296__fig_qqc_vz1_5db"><span class="figcap"><span class="enumeration fig-enumeration">Figure 31. </span>PTP packet in IEEE 802.3 Ethernet Frame</span><div class="figbody">
				        
				        <embed xmlns="" class="image doc-portal-img" id="bhc1395127746296__image_hb2_wz1_5db" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/cxd1521463348912.svg" src="" type="image/svg+xml">
			      </div></div>

			
			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127746296__fig_29C2A9A74E3A41FE88156B24991B6CC2"><span class="figcap"><span class="enumeration fig-enumeration">Figure 32. </span>PTP Packet
					Format
					over
					IEEE 802.3</span><div class="figbody">
				        
				        <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="bhc1395127746296__image_CD9C7205926949D7BBC18053AF6B58AE" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/bhc1395127742048.svg" src="" type="image/svg+xml"></div><br xmlns="">
			      </div></div>

		    </div>

	  </div>


</div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="bhc1395127752579">
          <h1>
          
            PTP Packet over UDP/IPv4 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    <div class="section" id="bhc1395127752579__section_N10012_N1000F_N10001">
			      <p class="p">The following figures show the structure and format of the PTP packet
				encapsulated in UDP/IPv4. Checksum calculation is optional for the UDP/IPv4
				protocol. The 1588v2 TX logic should set the checksum to zero. </p>

			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127752579__fig_ajm_m1b_5db"><span class="figcap"><span class="enumeration fig-enumeration">Figure 33. </span>PTP packet within UDP over IPv4 over Ethernet Frame</span><div class="figbody">
				        
				        <embed xmlns="" class="image doc-portal-img" id="bhc1395127752579__image_krc_n1b_5db" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/xnr1521462761936.svg" src="" type="image/svg+xml">
			      </div></div>

			
			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127752579__fig_jfv_cd2_4t"><span class="figcap"><span class="enumeration fig-enumeration">Figure 34. </span>PTP Packet
					Format
					over UDP/IPv4</span><div class="figbody">
				        
				        <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="bhc1395127752579__image_ufv_cd2_4t" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/bhc1395127747732.svg" src="" type="image/svg+xml"></div><br xmlns="">
			      </div></div>

		    </div>

	  </div>


</div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="bhc1395127759048">
          <h1>
          
            PTP Packet over UDP/IPv6 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    <div class="section" id="bhc1395127759048__section_N10012_N1000F_N10001">
			      <p class="p">The following figures show the structure and format of the PTP packet
				transported over the UDP/IPv6 protocol. Checksum calculation is mandatory for the
				UDP/IPv6 protocol. You must extend 2 bytes at the end of the UDP payload of the PTP
				packet. The MAC function modifies the extended bytes to ensure that the UDP checksum
				remains uncompromised. </p>

			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127759048__fig_ajm_m1b_5db"><span class="figcap"><span class="enumeration fig-enumeration">Figure 35. </span>PTP packet within UDP over IPv6 over Ethernet Frame</span><div class="figbody">
				        
				        <embed xmlns="" class="image doc-portal-img" id="bhc1395127759048__image_cny_p1b_5db" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/aiy1521463184854.svg" src="" type="image/svg+xml">
			      </div></div>

			
			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="bhc1395127759048__fig_29C2A9A74E3A41FE88156B24991B6CC2"><span class="figcap"><span class="enumeration fig-enumeration">Figure 36. </span>PTP Packet
					Format
					over UDP/IPv6</span><div class="figbody">
				        
				        <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="bhc1395127759048__image_CD9C7205926949D7BBC18053AF6B58AE" data-savepage-src="/content/dam/altera-www/global/en_US/documentation/bhc1395127830032/bhc1395127754096.svg" src="" type="image/svg+xml"></div><br xmlns="">
			      </div></div>

		    </div>

	  </div>


</div>
</div>
 
      </section> 
        <section class="tab-1 section-overflow">

        <header class="anchor" id="bhc1395127765657">
          <h1>
          
            Configuration Registers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body conbody"> 
	     <p class="p">The LL Ethernet 10G MAC
				<span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core provides a total of 4Kb register space that
			is accessible via the <span class="keyword">
               Avalon<sup>®</sup>
            </span>-MM interface. Each register is 32 bits
			wide. Access only registers that apply to the variation of the MAC IP core you are using
			and enabled features. For example, if you are using the MAC RX only variation, avoid
			accessing registers specific to the MAC TX only variation. Accessing reserved registers
			or specific registers to variations that you are not using may produce non-deterministic
			behavior.</p>
 
  </div>

<div class="related-links"></div>

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395127767119">
          <h1>
          
            Register Map 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    
<div class="tablenoborder"><table class="table" frame="border" id="bhc1395127767119__table_0C5680C6B1CD44FA8CF5384C1CF87C18" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 20.  </span>Register Map</span></span></caption>
				        
				        
				        
				        <thead class="thead" align="left">
					          <tr class="row">
						            <th class="entry" id="d33555e176" width="23.809523809523807%" valign="top" align="center">Word Offset </th>

						            <th class="entry" id="d33555e179" width="47.61904761904761%" valign="top" align="center">Purpose </th>

						            <th class="entry" id="d33555e182" width="28.57142857142857%" valign="top" align="center">Variation </th>

					          </tr>

				        </thead>

				        <tbody class="tbody">
					          <tr class="row">
						            <td class="entry" headers="d33555e176 " width="23.809523809523807%" valign="top" align="center">0x0000: 0x000F </td>

						            <td class="entry" headers="d33555e179 " width="47.61904761904761%" valign="top" align="center">Reserved </td>

						            <td class="entry" headers="d33555e182 " width="28.57142857142857%" valign="top" align="center">—</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d33555e176 " width="23.809523809523807%" valign="top" align="center">0x0010: 0x0011 </td>

						            <td class="entry" headers="d33555e179 " width="47.61904761904761%" valign="top" align="center">Primary MAC Address </td>

						            <td class="entry" headers="d33555e182 " width="28.57142857142857%" valign="top" align="center">MAC TX, MAC RX </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d33555e176 " width="23.809523809523807%" valign="top" align="center">0x0012: 0x001D </td>

						            <td class="entry" headers="d33555e179 " width="47.61904761904761%" valign="top" align="center">Reserved </td>

						            <td class="entry" headers="d33555e182 " width="28.57142857142857%" valign="top" align="center">—</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d33555e176 " width="23.809523809523807%" valign="top" align="center">0x001F</td>

						            <td class="entry" headers="d33555e179 " width="47.61904761904761%" valign="top" align="center">MAC Reset Control
							Register</td>

						            <td class="entry" headers="d33555e182 " width="28.57142857142857%" valign="top" align="center"> </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d33555e176 " width="23.809523809523807%" valign="top" align="center">0x0020: 0x003F </td>

						            <td class="entry" headers="d33555e179 " width="47.61904761904761%" valign="top" align="center">TX Configuration and
							Status Registers </td>

						            <td class="entry" headers="d33555e182 " width="28.57142857142857%" valign="top" align="center">MAC TX </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d33555e176 " width="23.809523809523807%" valign="top" align="center">0x0040: 0x005F </td>

						            <td class="entry" headers="d33555e179 " width="47.61904761904761%" valign="top" align="center">TX Flow Control
							Registers </td>

						            <td class="entry" headers="d33555e182 " width="28.57142857142857%" valign="top" align="center">MAC TX </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d33555e176 " width="23.809523809523807%" valign="top" align="center">0x0060: 0x006F </td>

						            <td class="entry" headers="d33555e179 " width="47.61904761904761%" valign="top" align="center">Reserved </td>

						            <td class="entry" headers="d33555e182 " width="28.57142857142857%" valign="top" align="center">—</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d33555e176 " width="23.809523809523807%" valign="top" align="center">0x0070</td>

						            <td class="entry" headers="d33555e179 " width="47.61904761904761%" valign="top" align="center">TX Unidirectional
							Control Register </td>

						            <td class="entry" headers="d33555e182 " width="28.57142857142857%" valign="top" align="center">MAC TX</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d33555e176 " width="23.809523809523807%" valign="top" align="center">0x0071: 0x009F </td>

						            <td class="entry" headers="d33555e179 " width="47.61904761904761%" valign="top" align="center">Reserved</td>

						            <td class="entry" headers="d33555e182 " width="28.57142857142857%" valign="top" align="center">—</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d33555e176 " width="23.809523809523807%" valign="top" align="center">0x00A0: 0x00FF </td>

						            <td class="entry" headers="d33555e179 " width="47.61904761904761%" valign="top" align="center">RX Configuration and
							Status Registers </td>

						            <td class="entry" headers="d33555e182 " width="28.57142857142857%" valign="top" align="center">MAC RX </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d33555e176 " width="23.809523809523807%" valign="top" align="center">0x0100: 0x010C </td>

						            <td class="entry" headers="d33555e179 " width="47.61904761904761%" valign="top" align="center">TX Timestamp Registers </td>

						            <td class="entry" headers="d33555e182 " width="28.57142857142857%" valign="top" align="center">MAC TX </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d33555e176 " width="23.809523809523807%" valign="top" align="center">0x0120: 0x012C </td>

						            <td class="entry" headers="d33555e179 " width="47.61904761904761%" valign="top" align="center">RX Timestamp Registers </td>

						            <td class="entry" headers="d33555e182 " width="28.57142857142857%" valign="top" align="center">MAC RX </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d33555e176 " width="23.809523809523807%" valign="top" align="center">0x0140: 0x023F </td>

						            <td class="entry" headers="d33555e179 " width="47.61904761904761%" valign="top" align="center">Statistics Registers </td>

						            <td class="entry" headers="d33555e182 " width="28.57142857142857%" valign="top" align="center">MAC TX, MAC RX </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d33555e176 " width="23.809523809523807%" valign="top" align="center">0x0240: 0x0241 </td>

						            <td class="entry" headers="d33555e179 " width="47.61904761904761%" valign="top" align="center">ECC Registers </td>

						            <td class="entry" headers="d33555e182 " width="28.57142857142857%" valign="top" align="center">MAC TX, MAC RX </td>

					          </tr>

				        </tbody>

			      </table>
</div>

	  </div>

<div class="related-links"></div>

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1417746119922">
          <h1>
          
            Mapping 10-Gbps Ethernet MAC Registers to LL Ethernet 10G MAC Registers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    <div class="section" id="bhc1417746119922__section_N10019_N10016_N10001">
			      <p class="p">Use this table to map the legacy Ethernet 10-Gbps MAC registers to the LL
				Ethernet 10G MAC registers.</p>

			      
<div class="tablenoborder"><table class="table" frame="border" id="bhc1417746119922__table_r3f_n3p_hq" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 21.  </span>Register Mapping</span></span></caption>
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d34358e199" width="48.38709677419356%" valign="top">Register Names (10-Gbps Ethernet MAC)</th>

							              <th class="entry" id="d34358e202" width="25.80645161290323%" valign="top" align="center">
								                <p class="p">Offset</p>

								                <p class="p">(10-Gbps Ethernet MAC)</p>

							              </th>

							              <th class="entry" id="d34358e211" width="25.80645161290323%" valign="top" align="center">
								                <p class="p">Offset</p>

								                <p class="p">(LL Ethernet 10G MAC)</p>

							              </th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" colspan="3" headers="d34358e199 d34358e202 d34358e211 " valign="top" align="center">
                        <strong class="ph b">MAC TX Configuration Registers</strong>
                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX Packet Control</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1000</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">020</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX Transfer Status</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1001</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">Not used.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX Pad Insertion Control</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1040</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">024</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX CRC Insertion Control</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1080</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">026</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX Packet Underflow Count[31:0]</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">10C0</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">03E</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX Packet Underflow Count[35:32]</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">10C1</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">03F</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX Preamble Pass-Through Mode Control</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1100</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">028</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX Unidirectional</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1120</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">070</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX Pause Frame Control</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1140</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">040</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX Pause Frame Quanta</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1141</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">042</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX Pause Frame Enable</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1142</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">044</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX PFC0 Pause Quanta</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1180</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">048</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX PFC1 Pause Quanta</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1181</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">049</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX PFC2 Pause Quanta</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1182</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">04A</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX PFC3 Pause Quanta</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1183</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">04B</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX PFC4 Pause Quanta</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1184</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">04C</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX PFC5 Pause Quanta</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1185</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">04D</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX PFC6 Pause Quanta</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1186</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">04E</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX PFC7 Pause Quanta</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1187</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">04F</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX PFC0 Hold-off Quanta</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1190</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">058</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX PFC1 Hold-off Quanta</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1191</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">059</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX PFC2 Hold-off Quanta</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1192</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">05A</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX PFC3 Hold-off Quanta</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1193</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">05B</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX PFC4 Hold-off Quanta</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1194</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">05C</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX PFC5 Hold-off Quanta</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1195</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">05D</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX PFC6 Hold-off Quanta</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1196</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">05E</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX PFC7 Hold-off Quanta</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1197</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">05F</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX PFC Enable</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">11A0</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">046</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX Address Insertion Control</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1200</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">02A</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">
								                <p class="p">TX Address Insertion MAC Address[31:0]</p>

							              </td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1201</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">010</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">
								                <p class="p">TX Address Insertion MAC MAC Address[47:32]</p>

							              </td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1202</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">011</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX Maximum Frame Length</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1801</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">02C</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" colspan="3" headers="d34358e199 d34358e202 d34358e211 " valign="top" align="center">
                        <strong class="ph b">MAC RX Configuration Registers</strong>
                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Transfer Control</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">0000</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">0A0</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Transfer Status</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">0001</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">Not used</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Pad/CRC Control</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">0040</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">0A4</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX CRC Check Control</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">0080</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">0A6</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Overflow Truncated Packet Count[31:0]</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">00C0</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">0FC</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Overflow Truncated Packet
								Count[35:32]</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">00C1</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">0FD</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Overflow Dropped Packet Count[31:0]</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">00C2</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">0FE</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Overflow Dropped Packet Count[35:32]</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">00C3</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">0FF</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Preamble Forward Control</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">0100</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">0A8</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Preamble Pass-Through Mode Control</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">0140</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">0AA</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Frame Filtering Control</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">0800</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">0AC</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Maximum Frame Length</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">0801</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">0AE</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">
								                <p class="p">RX Frame MAC Address[31:0]</p>

							              </td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">0802</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">010</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">
								                <p class="p">RX Frame MAC Address[47:32]</p>

							              </td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">0803</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">011</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Supplementary Address 0[31:0]</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">0804</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">0B0</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Supplementary Address 0[47:32]</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">0805</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">0B1</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Supplementary Address 1[31:0]</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">0806</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">0B2</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Supplementary Address 1[47:32]</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">0807</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">0B3</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Supplementary Address 2[31:0]</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">0808</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">0B4</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Supplementary Address 2[47:32]</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">0809</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">0B5</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Supplementary Address 3[31:0]</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">080A</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">0B6</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Supplementary Address 3[47:32]</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">080B</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">0B7</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX PFC Control</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">0818</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">0C0</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" colspan="3" headers="d34358e199 d34358e202 d34358e211 " valign="top" align="center">
                        <strong class="ph b">TX Time Stamp Registers</strong>
                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX Period for 10G</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1110</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">100</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX Fractional Nano-second Adjustment for
								10G</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1112</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">102</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX Nano-second Adjustment for 10G</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1113</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">104</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX Period for 10M/100M/1G</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1118</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">108</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX Fractional Nano-second Adjustment for 10M/100M/1G/2.5G</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">111A</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">10A</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">TX Nano-second Adjustment for 10M/100M/1G/2.5G</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">111B</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">10C</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" colspan="3" headers="d34358e199 d34358e202 d34358e211 " valign="top" align="center">
                        <strong class="ph b">RX Time Stamp Registers</strong>
                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Period for 10G</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">0110</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">120</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Fractional Nano-second Adjustment for
								10G</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">0112</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">122</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Nano-second Adjustment for 10G</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">0113</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">124</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Period for 10M/100M/1G</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">0118</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">128</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Fractional Nano-second Adjustment for 10M/100M/1G/2.5G</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">011A</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">12A</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">RX Nano-second Adjustment for 10M/100M/1G/2.5G</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">011B</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">12C</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">All TX Statistics Registers</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">1Cxx</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">14x</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">All RX Statistics Registers</td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">0Cxx</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">1Cx</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" colspan="3" headers="d34358e199 d34358e202 d34358e211 " valign="top" align="center">
                        <strong class="ph b">Status Registers</strong>
                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">
								                <p class="p">ECC Error Status</p>

							              </td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">Not applicable</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">240</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d34358e199 " width="48.38709677419356%" valign="top">
								                <p class="p">ECC Error Enable</p>

							              </td>

							              <td class="entry" headers="d34358e202 " width="25.80645161290323%" valign="top" align="center">Not applicable</td>

							              <td class="entry" headers="d34358e211 " width="25.80645161290323%" valign="top" align="center">241</td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>

	  </div>


</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nfa1423215696734">
          <h1>
          
            Register Access Definition 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
  <div class="body refbody">
      <div class="section" id="nfa1423215696734__section_N10012_N1000F_N10001">
         
<div class="tablenoborder"><table class="table" frame="border" id="nfa1423215696734__table_N1001C_N10015_N10001" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 22.  </span>Types of Register Access</span></span></caption>
               
               
               <thead class="thead" align="left">
                  <tr class="row">
                     <th class="entry" id="d38297e176" width="14.893617021276595%" valign="top">Access</th>

                     <th class="entry" id="d38297e179" width="85.1063829787234%" valign="top">Definition</th>

                  </tr>

               </thead>

               <tbody class="tbody">
                  <tr class="row">
                     <td class="entry" headers="d38297e176 " width="14.893617021276595%" valign="top">RO</td>

                     <td class="entry" headers="d38297e179 " width="85.1063829787234%" valign="top">Read only.</td>

                  </tr>

                  <tr class="row">
                     <td class="entry" headers="d38297e176 " width="14.893617021276595%" valign="top">RW</td>

                     <td class="entry" headers="d38297e179 " width="85.1063829787234%" valign="top">Read and write.</td>

                  </tr>

                  <tr class="row">
                     <td class="entry" headers="d38297e176 " width="14.893617021276595%" valign="top">RWC</td>

                     <td class="entry" headers="d38297e179 " width="85.1063829787234%" valign="top">Read, and write and clear. The user application writes 1 to
              the register bit(s) to invoke a defined instruction. The IP core clears the bit(s)
              upon executing the instruction. </td>

                  </tr>

               </tbody>

            </table>
</div>

      </div>

   </div>


</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395127769014">
          <h1>
          
            Primary MAC Address 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body refbody">
		    <div class="section" id="bhc1395127769014__section_N10012_N1000F_N10001">
			      
<div class="tablenoborder"><table class="table" frame="border" id="bhc1395127769014__table_BF4299C6431C4AA0B12597352F407442" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 23.  </span>Primary MAC Address</span></span></caption>
					          
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d38462e183" width="10.416666666666666%" valign="top" align="center">Word Offset </th>

							              <th class="entry" id="d38462e186" width="31.249999999999993%" valign="top" align="center">Register Name </th>

							              <th class="entry" id="d38462e189" width="41.666666666666664%" valign="top" align="center">Description </th>

							              <th class="entry" id="d38462e192" width="8.333333333333332%" valign="top" align="center">Access </th>

							              <th class="entry" id="d38462e195" width="8.333333333333332%" valign="top" align="center">HW Reset Value
							</th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d38462e183 " width="10.416666666666666%" valign="top" align="center">0x0010 </td>

							              <td class="entry" headers="d38462e186 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">primary_mac_addr0</samp>
							              </td>

							              <td class="entry" headers="d38462e189 " rowspan="2" width="41.666666666666664%" valign="top" align="left">6-byte
								primary MAC address. Configure this register with a non-zero value
								before you enable the MAC IP core for operations. <p class="p">Map the primary MAC address as follows: </p>

                        <ul class="ul" id="bhc1395127769014__ul_73C75C0B19E64E76B347305D19B7E956">
									                  <li class="li" id="bhc1395127769014__li_CB1D7AE2307742FC8650A3EB76F85D32">
                              <samp class="ph codeph">primary_mac_addr0</samp>:
										Lower four bytes of the address. </li>

									                  <li class="li" id="bhc1395127769014__li_C5E6ADBA11C940CFA41B29C156F66ECA">
                              <samp class="ph codeph">primary_mac_addr1[15:0]</samp>: Upper two bytes of
										the address. </li>

									                  <li class="li" id="bhc1395127769014__li_92459EA7571048EE9C803BA21F8F54A2">
                              <samp class="ph codeph">primary_mac_addr1[31:16]</samp>: Reserved. </li>

								                </ul>

                        <u class="ph u">Example</u>
								                <p class="p">If the primary MAC address is 00-1C-23-17-4A-CB,
									set <samp class="ph codeph">primary_mac_addr0</samp> to
									0x23174ACB and <samp class="ph codeph">primary_mac_addr1</samp> to 0x0000001C. </p>

                        <u class="ph u">Usage</u>
								                <p class="p">On transmit, the MAC IP core uses this address to
									fill the source address field in control frames. For data frames
									from the client, the MAC IP core replaces the source address
									field with the primary MAC address when the <samp class="ph codeph">tx_src_addr_override</samp> register is
									set to 1. </p>

                        <p class="p">On receive, the MAC IP core
									uses this address to filter unicast frames when the <samp class="ph codeph">EN_ALLUCAST</samp> bit of the <samp class="ph codeph">rx_frame_control</samp> register is set to
									0. The MAC IP core drops frames whose destination address is
									different from the value of the primary MAC address.
								</p>

                     </td>

							              <td class="entry" headers="d38462e192 " rowspan="2" width="8.333333333333332%" valign="top" align="center">RW </td>

							              <td class="entry" headers="d38462e195 " rowspan="2" width="8.333333333333332%" valign="top" align="center">0x0
							</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d38462e183 " width="10.416666666666666%" valign="top" align="center">0x0011 </td>

							              <td class="entry" headers="d38462e186 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">primary_mac_addr1</samp>
							              </td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nfa1428473100015">
          <h1>
          
            MAC Reset Control Register 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    <div class="section" id="nfa1428473100015__section_N10011_N1000E_N10001">
			      <p class="p">This register
				is used only in 10G, 1G/10G, and 10M/100M/1G/10G operating
				modes.</p>

			
			      
<div class="tablenoborder"><table class="table" frame="border" id="nfa1428473100015__table_N10019_N10016_N10001" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 24.  </span>MAC Reset Control Register</span></span></caption>
					          
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d38776e186" width="9.900990099009901%" valign="top" align="center">Word Offset</th>

							              <th class="entry" id="d38776e189" width="29.702970297029697%" valign="top" align="center">Register
								Name</th>

							              <th class="entry" id="d38776e192" width="44.55445544554455%" valign="top" align="center">Description</th>

							              <th class="entry" id="d38776e195" width="7.92079207920792%" valign="top" align="center">Access</th>

							              <th class="entry" id="d38776e198" width="7.92079207920792%" valign="top" align="center">HW Reset
								Value</th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d38776e186 " width="9.900990099009901%" valign="top" align="center">
								                <p class="p">0x001F</p>

								                <p class="p">0x08FF</p>

							              </td>

							              <td class="entry" headers="d38776e189 " width="29.702970297029697%" valign="top" align="left">
                        <samp class="ph codeph">mac_reset_control</samp>
                     </td>

							              <td class="entry" headers="d38776e192 " width="44.55445544554455%" valign="top" align="left">
								                <p class="p">The user application can use the specified bits in this register
									to reset the MAC datapaths. The effect is the same as asserting
									the <samp class="ph codeph">tx_rst_n</samp> or <samp class="ph codeph">rx_rst_n</samp> signals.</p>

								                <ul class="ul" id="nfa1428473100015__ul_vkn_1h3_qr">
									                  <li class="li">Bit 0—TX datapath reset. <p class="p">0: Stops the reset process.</p>

                              <p class="p">1:
											Starts the reset process.</p>

                           </li>

									                  <li class="li">Bits 7:1—reserved.</li>

									                  <li class="li">Bit 8—RX datapath reset. <p class="p">0: Stops the reset process.</p>

                              <p class="p">1:
											Starts the reset process.</p>

                           </li>

									                  <li class="li">Bits 31:9—reserved. </li>

								                </ul>

								                <p class="p">If you turn on <span class="ph uicontrol">Use legacy Ethernet 10G MAC Avalon
										Memory-Mapped interface</span>, the word offset is
										<samp class="ph codeph">0x08FF</samp>. Otherwise, the word offset is
										<samp class="ph codeph">0x001F</samp>.</p>

							              </td>

							              <td class="entry" headers="d38776e195 " width="7.92079207920792%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d38776e198 " width="7.92079207920792%" valign="top" align="center">0x0</td>

						            </tr>

					          </tbody>

				        </table>
</div>

			
		    </div>

	  </div>


</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nfa1428998416666">
          <h1>
          
            TX_Configuration and Status Registers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    <div class="section" id="nfa1428998416666__section_N10018_N10015_N10001">
			      
<div class="tablenoborder"><table class="table" frame="border" id="nfa1428998416666__table_g4p_vl1_sr" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 25.  </span>TX Configuration and Status Registers</span></span></caption>
					          
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d39045e183" width="9.523809523809524%" valign="top" align="center">Word Offset </th>

							              <th class="entry" id="d39045e186" width="28.57142857142857%" valign="top" align="center">Register Name</th>

							              <th class="entry" id="d39045e189" width="42.857142857142854%" valign="top" align="center">Description</th>

							              <th class="entry" id="d39045e192" width="9.523809523809524%" valign="top" align="center">Access</th>

							              <th class="entry" id="d39045e195" width="9.523809523809524%" valign="top" align="center">HW Reset Value </th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d39045e183 " width="9.523809523809524%" valign="top" align="center">0x0020</td>

							              <td class="entry" headers="d39045e186 " width="28.57142857142857%" valign="top" align="left">
                        <samp class="ph codeph">tx_packet_control</samp>
                     </td>

							              <td class="entry" headers="d39045e189 " width="42.857142857142854%" valign="top" align="left">
								                <ul class="ul" id="nfa1428998416666__ul_F58F51AC206C4CD3AFAD905051CBE2C1">
									                  <li class="li" id="nfa1428998416666__li_43FB9189EE76483EB62AC1BF8C17B7C9">Bit
										0—configures the TX path. <p class="p">0: Enables the
											TX path. </p>

                              <p class="p">1: Disables the TX path.
											The MAC IP core indicates a backpressure on the
											Avalon-ST transmit data interface by deasserting the
												<samp class="ph codeph">avalon_st_tx_ready</samp>
											signal. When disabled, the IP core stops generating new
											pause and PFC frames.</p>

                           </li>

									                  <li class="li" id="nfa1428998416666__li_EB006BD8CE7C4BCFB4906AAE9DEAF725">Bits 31:1—reserved. </li>

								                </ul>

								                <p class="p">You can change the value of this register as
									necessary. If the TX path is disabled while a frame is being
									transmitted, the MAC IP core completes the transmission before
									disabling the TX path. </p>

							              </td>

							              <td class="entry" headers="d39045e192 " width="9.523809523809524%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d39045e195 " width="9.523809523809524%" valign="top" align="center">0x0 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d39045e183 " width="9.523809523809524%" valign="top" align="center">0x0022 </td>

							              <td class="entry" headers="d39045e186 " width="28.57142857142857%" valign="top" align="left">
                        <samp class="ph codeph">tx_transfer_status</samp>
							              </td>

							              <td class="entry" headers="d39045e189 " width="42.857142857142854%" valign="top" align="left">
								                <p class="p">The MAC sets the following bits to indicate the
									status of the TX datapath.</p>

								                <ul class="ul" id="nfa1428998416666__ul_74B114B5E89A40DD9315F66700E09125">
									                  <li class="li" id="nfa1428998416666__li_3A2F0C2F9F8F4D2E86A4BC8A6262D673">Bits 7:0—reserved. </li>

									                  <li class="li">Bit 8: TX datapath status.<p class="p">0: The TX datapath is idle.</p>

                              <p class="p">1: A TX data transfer is in
											progress.</p>

                           </li>

									                  <li class="li">Bits 11:9—reserved. </li>

									                  <li class="li">Bit 12: TX datapath reset status. <p class="p">0: The TX datapath is not in
											reset.</p>

                              <p class="p">1: The TX datapath is in
											reset.</p>

                           </li>

								                </ul>

							              </td>

							              <td class="entry" headers="d39045e192 " width="9.523809523809524%" valign="top" align="center">RO </td>

							              <td class="entry" headers="d39045e195 " width="9.523809523809524%" valign="top" align="center">0x0 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d39045e183 " width="9.523809523809524%" valign="top" align="center">0x0024</td>

							              <td class="entry" headers="d39045e186 " width="28.57142857142857%" valign="top" align="left">
                        <samp class="ph codeph">tx_pad_control</samp>
                     </td>

							              <td class="entry" headers="d39045e189 " width="42.857142857142854%" valign="top" align="left">
								                <ul class="ul" id="nfa1428998416666__ul_D63050F0A3BF49B4A36E5BC6562FFA77">
									                  <li class="li" id="nfa1428998416666__li_5D6C4AF741D14AD8B01CAC339FF62991">Bit
										0—padding insertion enable on transmit. <p class="p">0: Disables padding insertion. The client must ensure
											that the length of the data frame meets the minimum
											length as required by the IEEE 802.3 specifications.
											</p>

                              <p class="p">1: Enables padding insertion. The
											MAC IP core inserts padding bytes into the data frames
											from the client to meet the minimum length as required
											by the IEEE 802.3 specifications. </p>

                              <p class="p">When padding insertion is enabled, you must set <samp class="ph codeph">tx_crc_control[]</samp> to 0x3 to
											enable CRC insertion. </p>

									                  </li>

									                  <li class="li" id="nfa1428998416666__li_2B2E864AA1AF4C48B1737D4348A7BD68">Bits 31:1—reserved. </li>

								                </ul>

								                <p class="p">Configure this register before you enable the MAC
									IP core for operations. </p>

							              </td>

							              <td class="entry" headers="d39045e192 " width="9.523809523809524%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d39045e195 " width="9.523809523809524%" valign="top" align="center">0x1</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d39045e183 " width="9.523809523809524%" valign="top" align="center">0x0026</td>

							              <td class="entry" headers="d39045e186 " width="28.57142857142857%" valign="top" align="left">
                        <samp class="ph codeph">tx_crc_control</samp>
                     </td>

							              <td class="entry" headers="d39045e189 " width="42.857142857142854%" valign="top" align="left">
								                <ul class="ul" id="nfa1428998416666__ul_3EBFFF84C2A24E349812A0BE59134420">
									                  <li class="li" id="nfa1428998416666__li_BAF19EBB90B84AA8907D392A3C454541">Bit
										0—always set this bit to 1. </li>

									                  <li class="li" id="nfa1428998416666__li_DCD5E963027F4D519E0686F0D1FA4ACF">Bit
										1—configures CRC insertion. <p class="p">0: Disables
											CRC insertion. The client must provide the CRC field and
											ensure that the length of the data frame meets the
											minimum required length. </p>

                              <p class="p">1:
											Enables CRC insertion. The MAC IP core computes the CRC
											field and inserts it into the data frame. </p>

                           </li>

									                  <li class="li" id="nfa1428998416666__li_7FFF645A31F04C7C9B39A134129E0D1E">Bits 31:2—reserved. </li>

								                </ul>

								                <p class="p">Configure this register before you enable the MAC
									IP core for operations. </p>

							              </td>

							              <td class="entry" headers="d39045e192 " width="9.523809523809524%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d39045e195 " width="9.523809523809524%" valign="top" align="center">0x3</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d39045e183 " width="9.523809523809524%" valign="top" align="center">0x0028</td>

							              <td class="entry" headers="d39045e186 " width="28.57142857142857%" valign="top" align="left">
                        <samp class="ph codeph">tx_preamble_control</samp>
                        <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_7" name="fnsrc_7"><sup>7</sup></a>
                     </td>

							              <td class="entry" headers="d39045e189 " width="42.857142857142854%" valign="top" align="left">
								                <ul class="ul" id="nfa1428998416666__ul_12452187D26D4F0E800E37C706E8682E">
									                  <li class="li" id="nfa1428998416666__li_1124831164E9461AA1DC751D13E8714C">Bit
										0—configures the preamble passthrough mode on transmit. <p class="p">0: Disables preamble passthrough. The
											MAC IP core inserts the standard preamble specified by
											the IEEE 802.3 specifications into the data frame.
											</p>

                              <p class="p">1: Enables preamble passthrough.
											The MAC IP core identifies the first 8 bytes of the data
											frame from the client as a custom preamble. </p>

									                  </li>

									                  <li class="li" id="nfa1428998416666__li_B3E2462A410844D5ACC2C8F34D9E3BF4">Bits 31:1—reserved. </li>

								                </ul>

								                <p class="p">Configure this register before you enable the MAC
									IP core for operations. </p>

							              </td>

							              <td class="entry" headers="d39045e192 " width="9.523809523809524%" valign="top" align="center">RW </td>

							              <td class="entry" headers="d39045e195 " width="9.523809523809524%" valign="top" align="center">0x0</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d39045e183 " width="9.523809523809524%" valign="top" align="center">0x002A</td>

							              <td class="entry" headers="d39045e186 " width="28.57142857142857%" valign="top" align="left">
                        <samp class="ph codeph">tx_src_addr_override</samp>
                     </td>

							              <td class="entry" headers="d39045e189 " width="42.857142857142854%" valign="top" align="left">
								                <ul class="ul" id="nfa1428998416666__ul_53F009E8A3C94BD0B4CD26AA4F1F3E79">
									                  <li class="li" id="nfa1428998416666__li_183FEBD6BF044236A6FF8511A7CDA5DF">Bit
										0—configures source address override. <p class="p">0:
											Disables source address override. The client must fill
											the source address field with a valid address.. </p>

                              <p class="p">1: Enables source address override. The
											MAC IP core overwrites the source address field in data
											frames with the primary MAC address specified in the
												<samp class="ph codeph">tx_primary_mac_addr0</samp> and <samp class="ph codeph">tx_primary_mac_addr1</samp>
											registers. </p>

									                  </li>

									                  <li class="li" id="nfa1428998416666__li_7792C4C3CF3A4AE19EC7CCD83FD1BBE4">Bits 31:1—reserved. </li>

								                </ul>

								                <p class="p">Configure this register before you enable the MAC
									IP core for operations. </p>

							              </td>

							              <td class="entry" headers="d39045e192 " width="9.523809523809524%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d39045e195 " width="9.523809523809524%" valign="top" align="center">0x0</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d39045e183 " width="9.523809523809524%" valign="top" align="center">0x002C </td>

							              <td class="entry" headers="d39045e186 " width="28.57142857142857%" valign="top" align="left">
                        <samp class="ph codeph">tx_frame_maxlength</samp>
                     </td>

							              <td class="entry" headers="d39045e189 " width="42.857142857142854%" valign="top" align="left">
								                <ul class="ul" id="nfa1428998416666__ul_726E970DD6D9473FBC3387FF7C2AE060">
									                  <li class="li" id="nfa1428998416666__li_BCD96F7B282E4BACB0D6EE8C782B9CC5">Bits 15:0—specify the maximum allowable frame length. The
										MAC IP core uses this register only for the purpose of
										collecting statistics. When the length of the data frame
										from the client exceeds this value, the MAC IP core asserts
										the <samp class="ph codeph">avalon_st_txstatus_error[1]</samp> signal to flag the
										frame as oversized. The MAC IP core then forwards the
										oversized frame through the transmit datapath as is. </li>

									                  <li class="li" id="nfa1428998416666__li_3C8844E326A644D39064D4E8077B8963">Bits 31:16—reserved. </li>

								                </ul>

								                <p class="p">Configure this register before you enable the MAC
									IP core for operations. </p>

							              </td>

							              <td class="entry" headers="d39045e192 " width="9.523809523809524%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d39045e195 " width="9.523809523809524%" valign="top" align="center">0x5EE (1518)</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d39045e183 " width="9.523809523809524%" valign="top" align="center">0x002D</td>

							              <td class="entry" headers="d39045e186 " width="28.57142857142857%" valign="top" align="left">
                        <samp class="ph codeph">tx_vlan_detection</samp>
                     </td>

							              <td class="entry" headers="d39045e189 " width="42.857142857142854%" valign="top" align="left">
								                <ul class="ul" id="nfa1428998416666__ul_hxk_tgj_qr">
									                  <li class="li">Bit 0—TX VLAN detection disable.<p class="p">0: The MAC detects VLAN and stacked
											VLAN frames.</p>

                              <p class="p">1: The MAC does not
											detect VLAN and stacked VLAN frames. When received, the
											MAC treats them as basic frames and considers their tags
											as payload bytes.</p>

                           </li>

									                  <li class="li">Bits 31:1—reserved.</li>

								                </ul>

							              </td>

							              <td class="entry" headers="d39045e192 " width="9.523809523809524%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d39045e195 " width="9.523809523809524%" valign="top" align="center">0x0</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d39045e183 " width="9.523809523809524%" valign="top" align="center">
								                <p class="p">0x002E</p>

								                <p class="p">0x081E</p>

							              </td>

							              <td class="entry" headers="d39045e186 " width="28.57142857142857%" valign="top" align="left">
                        <samp class="ph codeph">tx_ipg_10g</samp>
                     </td>

							              <td class="entry" headers="d39045e189 " width="42.857142857142854%" valign="top" align="left">
								                <ul class="ul" id="nfa1428998416666__ul_aq5_hp1_sr">
									                  <li class="li">Bit 0—use this bit to specify the average
										IPG for operating speed of 10 Gbps.<p class="p">0:
											Sets the average IPG to 8 bytes.</p>

                              <p class="p">1: Sets the average IPG to 12 bytes.</p>

                           </li>

									                  <li class="li">Bits 31:1—reserved.</li>

								                </ul>

								                <p class="p">The Unidirectional feature does not support an
									average IPG of 8 bytes.</p>

								                <p class="p">If you turn on <span class="ph uicontrol">Use
										legacy Ethernet 10G MAC Avalon Memory-Mapped
										interface</span>, the word offset is <samp class="ph codeph">0x081E</samp>. Otherwise, the word offset
									is <samp class="ph codeph">0x002E</samp>.</p>

							              </td>

							              <td class="entry" headers="d39045e192 " width="9.523809523809524%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d39045e195 " width="9.523809523809524%" valign="top" align="center">0x1</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d39045e183 " width="9.523809523809524%" valign="top" align="center">
								                <p class="p">0x002F</p>

								                <p class="p">0x081F</p>

							              </td>

							              <td class="entry" headers="d39045e186 " width="28.57142857142857%" valign="top" align="left">
                        <samp class="ph codeph">tx_ipg_10M_100M_1G</samp>
                     </td>

							              <td class="entry" headers="d39045e189 " width="42.857142857142854%" valign="top" align="left">
								                <ul class="ul" id="nfa1428998416666__ul_gv4_wp1_sr">
									                  <li class="li">Bits 3:0—use these bits to specify the
										average IPG for operating speed of 10 Mbps, 100 Mbps or 1
										Gbps. Valid values are between 8 to 15 bytes.</li>

									                  <li class="li">Bits 31:4—reserved.</li>

								                </ul>

								                <p class="p">If you turn on <span class="ph uicontrol">Use
										legacy Ethernet 10G MAC Avalon Memory-Mapped
										interface</span>, the word offset is <samp class="ph codeph">0x081F</samp>. Otherwise, the word offset
									is <samp class="ph codeph">0x002F</samp>.</p>

							              </td>

							              <td class="entry" headers="d39045e192 " width="9.523809523809524%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d39045e195 " width="9.523809523809524%" valign="top" align="center">0x0C</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d39045e183 " width="9.523809523809524%" valign="top" align="center">0x003E</td>

							              <td class="entry" headers="d39045e186 " width="28.57142857142857%" valign="top" align="left">
                        <samp class="ph codeph">tx_underflow_counter0</samp>
                     </td>

							              <td class="entry" headers="d39045e189 " rowspan="2" width="42.857142857142854%" valign="top" align="left">
								                <p class="p">36-bit error counter that collects the number of
									truncated TX frames when TX buffer underflow persists. </p>

								                <ul class="ul" id="nfa1428998416666__ul_DDDA0AC604C6461A85AF9414992F5C3D">
									                  <li class="li" id="nfa1428998416666__li_EE2B1114C0354D53BEED292EC3F090A0">
                              <samp class="ph codeph">tx_underflow_counter0</samp>:
										Lower 32 bits of the error counter. </li>

									                  <li class="li" id="nfa1428998416666__li_E9F6082B9AD54B96A8FD60A2A9572202">
                              <samp class="ph codeph">tx_underflow_counter1[3:0]</samp>: Upper 4 bits of
										the error counter. </li>

									                  <li class="li" id="nfa1428998416666__li_131C48F9B46245C6AD374C54DC712657">
                              <samp class="ph codeph">tx_underflow_counter1[31:4]</samp>—reserved. </li>

								                </ul>

								                <p class="p">To read the counter, read the lower 32 bits
									followed by the upper 4 bits. The IP core clears the counter
									after a read.</p>

							              </td>

							              <td class="entry" headers="d39045e192 " rowspan="2" width="9.523809523809524%" valign="top" align="center">RO</td>

							              <td class="entry" headers="d39045e195 " rowspan="2" width="9.523809523809524%" valign="top" align="center">0x0</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d39045e183 " width="9.523809523809524%" valign="top" align="center">0x003F</td>

							              <td class="entry" headers="d39045e186 " width="28.57142857142857%" valign="top" align="left">
                        <samp class="ph codeph">tx_underflow_counter1</samp>
                     </td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>

	  </div>

<div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_7" name="fntarg_7"><sup>7</sup></a>  This register
									is used only when you turn on <span xmlns="" class="ph uicontrol">Enable
										preamble pass-through mode</span> option. It is
									reserved when not used.</div>
</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395127773623">
          <h1>
          
            Flow Control Registers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    <div class="section" id="bhc1395127773623__section_N10012_N1000F_N10001">
			      
<div class="tablenoborder"><table class="table" frame="border" id="bhc1395127773623__table_qpz_kg1_zq" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 26.  </span>Flow Control Registers</span></span></caption>
					
					
					          
					
					          
					
					          
					
					          
					
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d40686e193" width="10.416666666666666%" valign="top" align="center">Word Offset </th>

							              <th class="entry" id="d40686e196" width="31.249999999999993%" valign="top" align="center">Register Name </th>

							              <th class="entry" id="d40686e199" width="41.666666666666664%" valign="top" align="center">Description </th>

							              <th class="entry" id="d40686e202" width="8.333333333333332%" valign="top" align="center">Access </th>

							              <th class="entry" id="d40686e205" width="8.333333333333332%" valign="top" align="center">HW Reset Value
							</th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d40686e193 " width="10.416666666666666%" valign="top" align="center">0x0040 </td>

							              <td class="entry" headers="d40686e196 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">tx_pauseframe_control</samp>
							              </td>

							              <td class="entry" headers="d40686e199 " width="41.666666666666664%" valign="top" align="left">
								                <ul class="ul" id="bhc1395127773623__ul_vb1_lg1_zq">
									                  <li class="li">Bits 1:0—configures the transmission of
										pause frames. <p class="p">00: No pause frame
											transmission. </p>

                              <p class="p">01: Trigger the
											transmission of an XON pause frame (pause quanta = 0),
											if the transmission is not disabled by other conditions.
											</p>

                              <p class="p">10: Trigger the transmission of
											an XOFF pause frame (pause quanta = <samp class="ph codeph">tx_pauseframe_quanta</samp>
											register), if the transmission is not disabled by other
											conditions. </p>

                              <p class="p">11: Reserved. This
											setting does not trigger any action. </p>

									                  </li>

									                  <li class="li">Bits 31:2—reserved. </li>

								                </ul>

								                <p class="p">Changes to this self-clearing register affects
									the next transmission of a pause frame.</p>

							              </td>

							              <td class="entry" headers="d40686e202 " width="8.333333333333332%" valign="top" align="center">RW </td>

							              <td class="entry" headers="d40686e205 " width="8.333333333333332%" valign="top" align="center">0x0 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d40686e193 " width="10.416666666666666%" valign="top" align="center">0x0042 </td>

							              <td class="entry" headers="d40686e196 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">tx_pauseframe_quanta</samp>
							              </td>

							              <td class="entry" headers="d40686e199 " width="41.666666666666664%" valign="top" align="left">
								                <ul class="ul" id="bhc1395127773623__ul_eg1_lg1_zq">
									                  <li class="li">Bits 15:0—pause quanta in unit of quanta, 1
										unit = 512 bits time. The MAC IP core uses this value when
										it generates XOFF pause frames. An XOFF pause frame with a
										quanta value of 0 is equivalent to an XON frame. </li>

									                  <li class="li">Bits 31:16—reserved. </li>

								                </ul>

								                <p class="p">Configure this register before you enable the MAC
									IP core for operations. </p>

							              </td>

							              <td class="entry" headers="d40686e202 " width="8.333333333333332%" valign="top" align="center">RW </td>

							              <td class="entry" headers="d40686e205 " width="8.333333333333332%" valign="top" align="center">0x0 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d40686e193 " width="10.416666666666666%" valign="top" align="center">0x0043 </td>

							              <td class="entry" headers="d40686e196 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">tx_pauseframe_holdoff_quanta</samp>
							              </td>

							              <td class="entry" headers="d40686e199 " width="41.666666666666664%" valign="top" align="left">
								                <ul class="ul" id="bhc1395127773623__ul_ck1_lg1_zq">
									                  <li class="li">Bits 15:0—specifies the gap between two
										consecutive transmissions of XOFF pause frames in unit of
										quanta, 1 unit = 512 bits time. The gap prevents
										back-to-back transmissions of pause frames, which may affect
										the transmission of data frames. </li>

									                  <li class="li">Bits 31:16—reserved. </li>

								                </ul>

								                <p class="p">Configure this register before you enable the MAC
									IP core for operations. </p>

							              </td>

							              <td class="entry" headers="d40686e202 " width="8.333333333333332%" valign="top" align="center">RW </td>

							              <td class="entry" headers="d40686e205 " width="8.333333333333332%" valign="top" align="center">0x1 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d40686e193 " width="10.416666666666666%" valign="top" align="center">0x0044 </td>

							              <td class="entry" headers="d40686e196 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">tx_pauseframe_enable</samp>
                     </td>

							              <td class="entry" headers="d40686e199 " width="41.666666666666664%" valign="top" align="left">
								                <ul class="ul" id="bhc1395127773623__ul_wn1_lg1_zq">
									                  <li class="li">Bit 0—configures the transmission of pause
										frames. This bit affects pause frame requests from both
										register and vector settings. <p class="p">0: Disables
											pause frame transmission. </p>

                              <p class="p">1:
											Enables pause frame transmission, if TX path is enabled
												by<samp class="ph codeph">
												tx_packet_control</samp>. </p>

									                  </li>

									                  <li class="li">Bits 2:1—specifies the trigger for pause
										frame requests. <p class="p">00: Accepts pause frame
											requests only from vector setting, <samp class="ph codeph">avalon_st_pause_data</samp>.
											</p>

                              <p class="p">01: Accepts pause frame requests
											only from register setting, <samp class="ph codeph">tx_pauseframe_control</samp>. </p>

                              <p class="p">10 / 11: Reserved. </p>

									                  </li>

									                  <li class="li">Bits 31:3—reserved. </li>

								                </ul>

								                <p class="p">Configure this register before you enable the MAC
									IP core for operations. </p>

							              </td>

							              <td class="entry" headers="d40686e202 " width="8.333333333333332%" valign="top" align="center">RW </td>

							              <td class="entry" headers="d40686e205 " width="8.333333333333332%" valign="top" align="center">0x1 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d40686e193 " width="10.416666666666666%" valign="top" align="center">0x0046 </td>

							              <td class="entry" headers="d40686e196 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">tx_pfc_priority_enable</samp>
                        
                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127773623__fn_fc_pfc"><sup><span class="enumeration fn-enumeration">8</span></sup></a>
							              </td>

							              <td class="entry" headers="d40686e199 " width="41.666666666666664%" valign="top" align="left">Enables
								priority-based flow control on the TX datapath. <ul class="ul" id="bhc1395127773623__ul_ls1_lg1_zq">
									                  <li class="li">Bits 7:0—setting bit <em class="ph i">n</em> enables priority-based flow control for priority
										queue <em class="ph i">n</em>. For example, setting <samp class="ph codeph">tx_pfc_priority_enable[0]</samp>
										enables queue 0. </li>

									                  <li class="li">Bits 31:8—reserved. </li>

								                </ul>

                        <p class="p">Configure this register before you enable
									the MAC IP core for operations.</p>

                     </td>

							              <td class="entry" headers="d40686e202 " width="8.333333333333332%" valign="top" align="center">RW </td>

							              <td class="entry" headers="d40686e205 " width="8.333333333333332%" valign="top" align="center">0x0 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d40686e193 " width="10.416666666666666%" valign="top" align="center">0x0048 </td>

							              <td class="entry" headers="d40686e196 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">pfc_pause_quanta_0</samp>
                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127773623__fn_fc_pfc"><sup><span class="enumeration fn-enumeration">8</span></sup></a>
							              </td>

							              <td class="entry" headers="d40686e199 " rowspan="8" width="41.666666666666664%" valign="top" align="left">Specifies the pause quanta for each priority queue. <ul class="ul" id="bhc1395127773623__ul_gw1_lg1_zq">
									                  <li class="li">Bits 15:0—<samp class="ph codeph">pfc_pause_quanta_<em class="ph i">n</em>[15:0]</samp> specifies the pause length for
										priority queue <em class="ph i">n</em> in quanta unit,
										where 1 unit = 512 bits time. </li>

									                  <li class="li">Bits 31:16—reserved. </li>

								                </ul>

                        <p class="p">Configure these registers before you enable
									the MAC IP core for operations. </p>

							              </td>

							              <td class="entry" headers="d40686e202 " rowspan="8" width="8.333333333333332%" valign="top" align="center">RW </td>

							              <td class="entry" headers="d40686e205 " rowspan="8" width="8.333333333333332%" valign="top" align="center">0x0
							</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d40686e193 " width="10.416666666666666%" valign="top" align="center">0x0049 </td>

							              <td class="entry" headers="d40686e196 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">pfc_pause_quanta_1</samp>
                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127773623__fn_fc_pfc"><sup><span class="enumeration fn-enumeration">8</span></sup></a>
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d40686e193 " width="10.416666666666666%" valign="top" align="center">0x004A </td>

							              <td class="entry" headers="d40686e196 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">pfc_pause_quanta_2</samp>
                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127773623__fn_fc_pfc"><sup><span class="enumeration fn-enumeration">8</span></sup></a>
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d40686e193 " width="10.416666666666666%" valign="top" align="center">0x004B </td>

							              <td class="entry" headers="d40686e196 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">pfc_pause_quanta_3</samp>
                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127773623__fn_fc_pfc"><sup><span class="enumeration fn-enumeration">8</span></sup></a>
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d40686e193 " width="10.416666666666666%" valign="top" align="center">0x004C </td>

							              <td class="entry" headers="d40686e196 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">pfc_pause_quanta_4</samp>
                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127773623__fn_fc_pfc"><sup><span class="enumeration fn-enumeration">8</span></sup></a>
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d40686e193 " width="10.416666666666666%" valign="top" align="center">0x004D </td>

							              <td class="entry" headers="d40686e196 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">pfc_pause_quanta_5</samp>
                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127773623__fn_fc_pfc"><sup><span class="enumeration fn-enumeration">8</span></sup></a>
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d40686e193 " width="10.416666666666666%" valign="top" align="center">0x004E </td>

							              <td class="entry" headers="d40686e196 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">pfc_pause_quanta_6</samp>
                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127773623__fn_fc_pfc"><sup><span class="enumeration fn-enumeration">8</span></sup></a>
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d40686e193 " width="10.416666666666666%" valign="top" align="center">0x004F </td>

							              <td class="entry" headers="d40686e196 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">pfc_pause_quanta_7</samp>
                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127773623__fn_fc_pfc"><sup><span class="enumeration fn-enumeration">8</span></sup></a>
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d40686e193 " width="10.416666666666666%" valign="top" align="center">0x0058 </td>

							              <td class="entry" headers="d40686e196 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">pfc_holdoff_quanta_0</samp>
                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127773623__fn_fc_pfc"><sup><span class="enumeration fn-enumeration">8</span></sup></a>
							              </td>

							              <td class="entry" headers="d40686e199 " rowspan="8" width="41.666666666666664%" valign="top" align="left">Specifies the gap between two consecutive transmissions of XOFF
								pause frames in unit of quanta, 1 unit = 512 bits time. The gap
								prevents back-to-back transmissions of pause frames, which may
								affect the transmission of data frames. <ul class="ul" id="bhc1395127773623__ul_uz1_lg1_zq">
									                  <li class="li">Bits 15:0— <samp class="ph codeph">pfc_holdoff_quanta_<em class="ph i">n</em>[15:0]</samp> specifies the gap for priority
										queue <em class="ph i">n</em>. </li>

									                  <li class="li">Bits 31:16—reserved. </li>

								                </ul>

								                <p class="p">Configure these registers before you enable the
									MAC IP core for operations. </p>

							              </td>

							              <td class="entry" headers="d40686e202 " rowspan="8" width="8.333333333333332%" valign="top" align="center">RW </td>

							              <td class="entry" headers="d40686e205 " rowspan="8" width="8.333333333333332%" valign="top" align="center">0x1
							</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d40686e193 " width="10.416666666666666%" valign="top" align="center">0x0059 </td>

							              <td class="entry" headers="d40686e196 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">pfc_holdoff_quanta_1</samp>
                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127773623__fn_fc_pfc"><sup><span class="enumeration fn-enumeration">8</span></sup></a>
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d40686e193 " width="10.416666666666666%" valign="top" align="center">0x005A </td>

							              <td class="entry" headers="d40686e196 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">pfc_holdoff_quanta_2</samp>
                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127773623__fn_fc_pfc"><sup><span class="enumeration fn-enumeration">8</span></sup></a>
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d40686e193 " width="10.416666666666666%" valign="top" align="center">0x005B </td>

							              <td class="entry" headers="d40686e196 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">pfc_holdoff_quanta_3</samp>
                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127773623__fn_fc_pfc"><sup><span class="enumeration fn-enumeration">8</span></sup></a>
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d40686e193 " width="10.416666666666666%" valign="top" align="center">0x005C </td>

							              <td class="entry" headers="d40686e196 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">pfc_holdoff_quanta_4</samp>
                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127773623__fn_fc_pfc"><sup><span class="enumeration fn-enumeration">8</span></sup></a>
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d40686e193 " width="10.416666666666666%" valign="top" align="center">0x005D </td>

							              <td class="entry" headers="d40686e196 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">pfc_holdoff_quanta_5</samp>
                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127773623__fn_fc_pfc"><sup><span class="enumeration fn-enumeration">8</span></sup></a>
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d40686e193 " width="10.416666666666666%" valign="top" align="center">0x005E </td>

							              <td class="entry" headers="d40686e196 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">pfc_holdoff_quanta_6</samp>
                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127773623__fn_fc_pfc"><sup><span class="enumeration fn-enumeration">8</span></sup></a>
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d40686e193 " width="10.416666666666666%" valign="top" align="center">0x005F </td>

							              <td class="entry" headers="d40686e196 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">pfc_holdoff_quanta_7</samp>
                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127773623__fn_fc_pfc"><sup><span class="enumeration fn-enumeration">8</span></sup></a>
							              </td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>

	  </div>

<div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="bhc1395127773623__fn_fc_pfc"><sup>8</sup></a>  This register is used only when you turn on the
										<span xmlns="" class="ph uicontrol">Enable preamble pass-through
										mode</span> option. It is reserved when not
									used.</div>
</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395634816061">
          <h1>
          
            Unidirectional Control Registers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    <div class="section" id="bhc1395634816061__section_N10012_N1000F_N10001">
			      
<div class="tablenoborder"><table class="table" frame="border" id="bhc1395634816061__table_N10019_N10016_N10001" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 27.  </span>Unidirectional Control Registers</span></span></caption>
					          
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d42426e183" width="9.900990099009901%" valign="top" align="center">Word Offset</th>

							              <th class="entry" id="d42426e186" width="29.702970297029697%" valign="top" align="center">Register
								Name</th>

							              <th class="entry" id="d42426e189" width="44.55445544554455%" valign="top" align="center">Description</th>

							              <th class="entry" id="d42426e192" width="7.92079207920792%" valign="top" align="center">Access</th>

							              <th class="entry" id="d42426e195" width="7.92079207920792%" valign="top" align="center">HW Reset
								Value</th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d42426e183 " width="9.900990099009901%" valign="top" align="center">0x0070</td>

							              <td class="entry" headers="d42426e186 " width="29.702970297029697%" valign="top" align="left">
                        <samp class="ph codeph">tx_unidir_control</samp>
                        <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_9" name="fnsrc_9"><sup>9</sup></a>
                     </td>

							              <td class="entry" headers="d42426e189 " width="44.55445544554455%" valign="top" align="left">
								                <ul class="ul" id="bhc1395634816061__ul_F58F51AC206C4CD3AFAD905051CBE2C1">
									                  <li class="li" id="bhc1395634816061__li_43FB9189EE76483EB62AC1BF8C17B7C9">Bit 0—configures the
										unidirectional feature on the TX path. <p class="p">0:
											Disables unidirectional feature. </p>

                              <p class="p">1: Enables unidirectional feature.</p>

									                  </li>

									                  <li class="li">Bit 1—configures remote fault sequence generation when the
										unidirectional feature is enabled on the TX path. <p class="p">0: Enable remote fault sequence
											generation on detecting local fault. </p>

                              <p class="p">1: Disable remote fault sequence
											generation.</p>

                           </li>

									                  <li class="li">Bit 2—configures user-triggered remote fault notification
										when the unidirectional feature is enabled on the TX
											path.<p class="p">0: Default setting. </p>

                              <p class="p">1: The IP core sends
											remote fault notifications continuously until this bit
											is cleared.</p>

                           </li>

									                  <li class="li" id="bhc1395634816061__li_EB006BD8CE7C4BCFB4906AAE9DEAF725">Bits 31:3—reserved. </li>

								                </ul>

								                <p class="p">Configure this register before you enable the MAC
									IP core for operations. </p>

							              </td>

							              <td class="entry" headers="d42426e192 " width="7.92079207920792%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d42426e195 " width="7.92079207920792%" valign="top" align="center">0x0</td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>

	  </div>

<div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_9" name="fntarg_9"><sup>9</sup></a>  This register is used when you
									turn on <span xmlns="" class="ph uicontrol">Enable unidirectional feature</span>. It
									is reserved when not used.</div>
</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395127776803">
          <h1>
          
            RX Configuration and Status Registers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body refbody">
		    <div class="section" id="bhc1395127776803__section_N10012_N1000F_N10001">
			      
<div class="tablenoborder"><table class="table" frame="border" id="bhc1395127776803__table_BF4299C6431C4AA0B12597352F407442" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 28.  </span>RX Configuration and Status Registers</span></span></caption>
					          
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d42673e183" width="10.416666666666666%" valign="top" align="center">Word Offset </th>

							              <th class="entry" id="d42673e186" width="31.249999999999993%" valign="top" align="center">Register Name </th>

							              <th class="entry" id="d42673e189" width="41.666666666666664%" valign="top" align="center">Description </th>

							              <th class="entry" id="d42673e192" width="8.333333333333332%" valign="top" align="center">Access </th>

							              <th class="entry" id="d42673e195" width="8.333333333333332%" valign="top" align="center">HW Reset Value
							</th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d42673e183 " width="10.416666666666666%" valign="top" align="center">0x00A0 </td>

							              <td class="entry" headers="d42673e186 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">rx_transfer_control</samp>
							              </td>

							              <td class="entry" headers="d42673e189 " width="41.666666666666664%" valign="top" align="left">
								                <ul class="ul" id="bhc1395127776803__ul_E640607F6AF6492EB843ECD0C8AB124B">
									                  <li class="li" id="bhc1395127776803__li_74312CF7BE674088A11B7053CFDE34BB">Bit 0—RX path enable. <p class="p">0: Enables the RX
											path. </p>

                              <p class="p">1: Disables the RX path.
											The MAC IP core drops all incoming frames. </p>

                           </li>

									                  <li class="li" id="bhc1395127776803__li_ED0938354698418EB172F3F9BEF498E4">Bits 31:1—reserved. </li>

								                </ul>

								                <p class="p">A change of value in this register takes effect
									at a packet boundary. Any transfer in progress is not affected.
								</p>

							              </td>

							              <td class="entry" headers="d42673e192 " width="8.333333333333332%" valign="top" align="center">RW </td>

							              <td class="entry" headers="d42673e195 " width="8.333333333333332%" valign="top" align="center">0x0 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e183 " width="10.416666666666666%" valign="top" align="center">0x00A2 </td>

							              <td class="entry" headers="d42673e186 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">rx_transfer_status</samp>
							              </td>

							              <td class="entry" headers="d42673e189 " width="41.666666666666664%" valign="top" align="left">
								                <p class="p">The MAC sets the following bits to indicate the
									status of the RX datapath.</p>

								                <ul class="ul" id="bhc1395127776803__ul_74B114B5E89A40DD9315F66700E09125">
									                  <li class="li" id="bhc1395127776803__li_3A2F0C2F9F8F4D2E86A4BC8A6262D673">Bits 7:0—reserved. </li>

									                  <li class="li">Bit 8: RX datapath status.<p class="p">0: The RX datapath is idle.</p>

                              <p class="p">1: An RX data transfer is in
											progress.</p>

                           </li>

									                  <li class="li">Bits 11:9—reserved. </li>

									                  <li class="li">Bit 12: RX datapath reset status. <p class="p">0: The RX datapath is not in
											reset.</p>

                              <p class="p">1: The RX datapath is in
											reset.</p>

                           </li>

								                </ul>

							              </td>

							              <td class="entry" headers="d42673e192 " width="8.333333333333332%" valign="top" align="center">RO </td>

							              <td class="entry" headers="d42673e195 " width="8.333333333333332%" valign="top" align="center">0x0 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e183 " width="10.416666666666666%" valign="top" align="center">0x00A4 </td>

							              <td class="entry" headers="d42673e186 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">rx_padcrc_control</samp>
							              </td>

							              <td class="entry" headers="d42673e189 " width="41.666666666666664%" valign="top" align="left">
								                <ul class="ul" id="bhc1395127776803__ul_808CB5679FD94B1CBB8BEFB7BD1037E9">
									                  <li class="li" id="bhc1395127776803__li_A11C93A5D4B94EA896202009E7876D68">Bits [1:0]—Padding and CRC removal on receive. <p class="p">00: Retains the padding bytes and CRC
											field, and forwards them to the client. </p>

                              <p class="p">01: Retains only the padding bytes. The
											MAC IP core removes the CRC field before it forwards the
											RX frame to the client. </p>

                              <p class="p">11:
											Removes the padding bytes and CRC field before the RX
											frame is forwarded to the client. </p>

                              <p class="p">10: Reserved. </p>

									                  </li>

									                  <li class="li" id="bhc1395127776803__li_3135EC20D7B64623A9CA36F73D277B52">Bits 31:2—reserved. </li>

								                </ul>

								                <p class="p">Configure this register before you enable the
									MAC IP core for operations. </p>

							              </td>

							              <td class="entry" headers="d42673e192 " width="8.333333333333332%" valign="top" align="center">RW </td>

							              <td class="entry" headers="d42673e195 " width="8.333333333333332%" valign="top" align="center">0x1 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e183 " width="10.416666666666666%" valign="top" align="center">0x00A6 </td>

							              <td class="entry" headers="d42673e186 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">rx_crccheck_control</samp>
							              </td>

							              <td class="entry" headers="d42673e189 " width="41.666666666666664%" valign="top" align="left">CRC checking on receive. <ul class="ul" id="bhc1395127776803__ul_43DC1D52E1AC495F92CAC9BB5420333B">
									                  <li class="li" id="bhc1395127776803__li_19F30655CE8D403FA09802E4E79FD67B">Bit 0—always set this bit to 0. </li>

									                  <li class="li" id="bhc1395127776803__li_A8D7671A6EDF4F55BA1A35E8BE6F3721">Bit 1—CRC checking enable. <p class="p">0: Ignores
											the CRC field. </p>

                              <p class="p">1: Checks the CRC
											field and reports the status to <samp class="ph codeph">avalon_st_rx_error[1]</samp> and <samp class="ph codeph">avalon_st_rxstatus_error</samp>.
										</p>

									                  </li>

									                  <li class="li" id="bhc1395127776803__li_78B8F8E8B673409A91686E52AAD1517E">Bits 31:2—reserved. </li>

								                </ul>

                        <p class="p">Configure this register before you enable
									the MAC IP core for operations. </p>

                     </td>

							              <td class="entry" headers="d42673e192 " width="8.333333333333332%" valign="top" align="center">RW </td>

							              <td class="entry" headers="d42673e195 " width="8.333333333333332%" valign="top" align="center">0x2 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e183 " width="10.416666666666666%" valign="top" align="center">0x00A8 </td>

							              <td class="entry" headers="d42673e186 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">rx_custom_preamble_forward</samp>
                        
								                <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127776803__fn_rx_preamble"><sup><span class="enumeration fn-enumeration">10</span></sup></a>
                     </td>

							              <td class="entry" headers="d42673e189 " width="41.666666666666664%" valign="top" align="left">
								                <ul class="ul" id="bhc1395127776803__ul_9BAEF0256B534853A99C02338D86DB2A">
									                  <li class="li" id="bhc1395127776803__li_D6838B0B1E8F49BE92892770DEE5D15F">Bit 0—configures the forwarding of the custom preamble to
										the client. <p class="p">0: Removes the custom
											preamble from the RX frame. </p>

                              <p class="p">1:
											Retains and forwards the custom preamble to the client.
										</p>

									                  </li>

									                  <li class="li" id="bhc1395127776803__li_F175AFA8069F4BB48261071232097D20">Bits 31:1—reserved. </li>

								                </ul>

								                <p class="p">Configure this register before you enable the
									MAC IP core for operations. </p>

							              </td>

							              <td class="entry" headers="d42673e192 " width="8.333333333333332%" valign="top" align="center">RW </td>

							              <td class="entry" headers="d42673e195 " width="8.333333333333332%" valign="top" align="center">0x0 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e183 " width="10.416666666666666%" valign="top" align="center">0x00AA </td>

							              <td class="entry" headers="d42673e186 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">rx_preamble_control</samp>
                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127776803__fn_rx_preamble"><sup><span class="enumeration fn-enumeration">10</span></sup></a>
							              </td>

							              <td class="entry" headers="d42673e189 " width="41.666666666666664%" valign="top" align="left">
								                <ul class="ul" id="bhc1395127776803__ul_074EC8EB711F4608B3180C250E723016">
									                  <li class="li" id="bhc1395127776803__li_D5FDE071D72946118F625054FB0537EA">Bit 0—preamble passthrough enable on receive. <p class="p">0: Disables preamble passthrough. The
											MAC IP core checks for START and SFD during packet
											decapsulation process. </p>

                              <p class="p">1:
											Enables preamble passthrough. The MAC IP core checks
											only for START during packet decapsulation process.
										</p>

                           </li>

									                  <li class="li" id="bhc1395127776803__li_56F9FEDE73374625989A24383469F1A1">Bits 31:1—reserved. </li>

								                </ul>

								                <p class="p">Configure this register before you enable the
									MAC IP core for operations. </p>

							              </td>

							              <td class="entry" headers="d42673e192 " width="8.333333333333332%" valign="top" align="center">RW </td>

							              <td class="entry" headers="d42673e195 " width="8.333333333333332%" valign="top" align="center">0x0 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e183 " rowspan="13" width="10.416666666666666%" valign="top" align="center">0x00AC</td>

							              <td class="entry" headers="d42673e186 " rowspan="13" width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">rx_frame_control</samp>
                     </td>

							              <td class="entry" headers="d42673e189 " width="41.666666666666664%" valign="top" align="left">
								                <p class="p">Configure this register before you enable the
									MAC IP core for operations. </p>

							              </td>

							              <td class="entry" headers="d42673e192 " rowspan="13" width="8.333333333333332%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d42673e195 " rowspan="13" width="8.333333333333332%" valign="top" align="center">0x3</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e189 " width="41.666666666666664%" valign="top" align="left">Bit 0—<samp class="ph codeph">EN_ALLUCAST</samp>
								                <p class="p">0: Filters RX unicast frames using the primary
									MAC address. The MAC IP core drops unicast frames with a
									destination address other than the primary MAC address. </p>

                        <p class="p">1: Accepts all RX unicast frames. </p>

                        <p class="p">Setting this bit and the <samp class="ph codeph">EN_ALLMCAST</samp> to 1 puts the MAC IP
									core in the promiscuous mode. </p>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e189 " width="41.666666666666664%" valign="top" align="left">Bit 1—<samp class="ph codeph">EN_ALLMCAST</samp>
								                <p class="p">0: Drops all RX multicast frames. </p>

                        <p class="p">1: Accepts all RX multicast frames. </p>

                        <p class="p">Setting this bit and the <samp class="ph codeph">EN_ALLUCAST</samp> bit to 1 is equivalent
									to setting the MAC IP core to the promiscuous mode. </p>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e189 " width="41.666666666666664%" valign="top" align="left">Bit 2—reserved.
							</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e189 " width="41.666666666666664%" valign="top" align="left">Bit 3—<samp class="ph codeph">FWD_CONTROL</samp>. When you turn on the <strong class="ph b">Priority-based Flow Control</strong> parameter, this
								bit affects all control frames except the IEEE 802.3 pause frames
								and priority-based control frames. When the <strong class="ph b">Priority-based Flow Control</strong> parameter is not enabled, this
								bit affects all control frames except the IEEE 802.3 pause frames.
									<p class="p">0: Drops the control frames. </p>

                        <p class="p">1: Forwards the control frames to the client.
								</p>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e189 " width="41.666666666666664%" valign="top" align="left">Bit 4—<samp class="ph codeph">FWD_PAUSE</samp>
								                <p class="p">0: Drops pause frames. </p>

                        <p class="p">1: Forwards pause frames to the client. </p>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e189 " width="41.666666666666664%" valign="top" align="left">Bit 5—<samp class="ph codeph">IGNORE_PAUSE</samp>
								                <p class="p">0: Processes pause frames. </p>

                        <p class="p">1: Ignores pause frames. </p>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e189 " width="41.666666666666664%" valign="top" align="left">Bits 15:6—reserved.
							</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e189 " width="41.666666666666664%" valign="top" align="left">Bit 16—<samp class="ph codeph">EN_SUPP0</samp>
								                <p class="p">0: Disables the use of supplementary address 0.
									</p>

                        <p class="p">1: Enables the use of supplementary
									address 0. </p>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e189 " width="41.666666666666664%" valign="top" align="left">Bit 17—<samp class="ph codeph">EN_SUPP1</samp>
								                <p class="p">0: Disables the use of supplementary address 1.
									</p>

                        <p class="p">1: Enables the use of supplementary
									address 1. </p>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e189 " width="41.666666666666664%" valign="top" align="left">Bit 18—<samp class="ph codeph">EN_SUPP2</samp>
								                <p class="p">0: Disables the use of supplementary address 2.
									</p>

                        <p class="p">1: Enables the use of supplementary
									address 2. </p>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e189 " width="41.666666666666664%" valign="top" align="left">Bit 19—<samp class="ph codeph">EN_SUPP3</samp>
								                <p class="p">0: Disables the use of supplementary address 3.
									</p>

                        <p class="p">1: Enables the use of supplementary
									address 3. </p>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e189 " width="41.666666666666664%" valign="top" align="left">Bits 31:20—reserved.
							</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e183 " width="10.416666666666666%" valign="top" align="center">0x00AE </td>

							              <td class="entry" headers="d42673e186 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">rx_frame_maxlength</samp>
							              </td>

							              <td class="entry" headers="d42673e189 " width="41.666666666666664%" valign="top" align="left">
                        <ul class="ul" id="bhc1395127776803__ul_4FFABFAE6C664EDD9F2A2101636E43FB">
									                  <li class="li" id="bhc1395127776803__li_48B91A71FBBC4D4FA6DF0AA2F8CF3011">Bits 15:0—specify the maximum allowable frame length. The
										MAC asserts the <samp class="ph codeph">avalon_st_rx_error[3]</samp> signal when the length
										of the RX frame exceeds the value of this register. </li>

									                  <li class="li" id="bhc1395127776803__li_3D01FEF64EAA4E1B98808186EE085471">Bits 16:31—reserved. </li>

								                </ul>
Configure this register before you enable the MAC IP core for
								operations. </td>

							              <td class="entry" headers="d42673e192 " width="8.333333333333332%" valign="top" align="center">RW </td>

							              <td class="entry" headers="d42673e195 " width="8.333333333333332%" valign="top" align="center">1518 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e183 " width="10.416666666666666%" valign="top" align="center">0x00AF</td>

							              <td class="entry" headers="d42673e186 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">rx_vlan_detection</samp>
                     </td>

							              <td class="entry" headers="d42673e189 " width="41.666666666666664%" valign="top" align="left">
								                <ul class="ul" id="bhc1395127776803__ul_hxk_tgj_qr">
									                  <li class="li">Bit 0—RX VLAN detection disable.<p class="p">0: The MAC detects VLAN and stacked
											VLAN frames. </p>

                              <p class="p">1: The MAC does not
											detect VLAN and stacked VLAN frames. When received, the
											MAC treats them as basic frames and considers their tags
											as payload bytes.</p>

                           </li>

									                  <li class="li">Bits 31:1—reserved.</li>

								                </ul>

							              </td>

							              <td class="entry" headers="d42673e192 " width="8.333333333333332%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d42673e195 " width="8.333333333333332%" valign="top" align="center">0x0</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e183 " width="10.416666666666666%" valign="top" align="center">0x00B0 </td>

							              <td class="entry" headers="d42673e186 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">rx_frame_spaddr0_0</samp>
							              </td>

							              <td class="entry" headers="d42673e189 " rowspan="8" width="41.666666666666664%" valign="top" align="left">You can
								specify up to four 6-byte supplementary addresses: <ul class="ul" id="bhc1395127776803__ul_DC518B142F664B679531B3DEEBE53030">
									                  <li class="li" id="bhc1395127776803__li_67D6977FB64C48259F0501C61DC45B4A">
                              <samp class="ph codeph">rx_framedecoder_spaddr0_0/1</samp>
									                  </li>

									                  <li class="li" id="bhc1395127776803__li_9FBEA0BFF27843A6B2617BCA3E1DD7F8">
                              <samp class="ph codeph">rx_framedecoder_spaddr1_0/1</samp>
									                  </li>

									                  <li class="li" id="bhc1395127776803__li_75F8E23310B849BE804CE6E9E75F1552">
                              <samp class="ph codeph">rx_framedecoder_spaddr2_0/1</samp>
									                  </li>

									                  <li class="li" id="bhc1395127776803__li_DBB48DD982D64CA18C3B15A3A5834775">
                              <samp class="ph codeph">rx_framedecoder_spaddr3_0/1</samp>
									                  </li>

								                </ul>
Configure the supplementary addresses before you enable the MAC
								RX datapath. Map the supplementary addresses to the respective
								registers in the same manner as the primary MAC address. Refer to
								the description of <samp class="ph codeph">primary_mac_addr0</samp> and <samp class="ph codeph">primary_mac__addr1</samp>.The MAC IP core uses the
								supplementary addresses to filter unicast frames when the following
								conditions are set: <ul class="ul" id="bhc1395127776803__ul_48838C5EB5A54055A1C6BF12B0D65658">
									                  <li class="li" id="bhc1395127776803__li_C855FB4A996A49F8BC9566AA2CE69CFC">The use of the supplementary addresses are enabled using
										the respective bits in the <samp class="ph codeph">rx_frame_control</samp> register. </li>

									                  <li class="li" id="bhc1395127776803__li_85AF95BBE3BD482FB51F9F945FB652B1">The <samp class="ph codeph">en_allucast</samp> bit of
										the <samp class="ph codeph">rx_frame_control</samp>
										register is set to 0. </li>

								                </ul>

                     </td>

							              <td class="entry" headers="d42673e192 " rowspan="8" width="8.333333333333332%" valign="top" align="center">RW </td>

							              <td class="entry" headers="d42673e195 " rowspan="8" width="8.333333333333332%" valign="top" align="center">0x0
							</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e183 " width="10.416666666666666%" valign="top" align="center">0x00B1 </td>

							              <td class="entry" headers="d42673e186 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">rx_frame_spaddr0_1</samp>
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e183 " width="10.416666666666666%" valign="top" align="center">0x00B2 </td>

							              <td class="entry" headers="d42673e186 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">rx_frame_spaddr1_0</samp>
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e183 " width="10.416666666666666%" valign="top" align="center">0x00B3 </td>

							              <td class="entry" headers="d42673e186 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">rx_frame_spaddr1_1</samp>
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e183 " width="10.416666666666666%" valign="top" align="center">0x00B4 </td>

							              <td class="entry" headers="d42673e186 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">rx_frame_spaddr2_0</samp>
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e183 " width="10.416666666666666%" valign="top" align="center">0x00B5 </td>

							              <td class="entry" headers="d42673e186 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">rx_frame_spaddr2_1</samp>
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e183 " width="10.416666666666666%" valign="top" align="center">0x00B6 </td>

							              <td class="entry" headers="d42673e186 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">rx_frame_spaddr3_0</samp>
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e183 " width="10.416666666666666%" valign="top" align="center">0x00B7 </td>

							              <td class="entry" headers="d42673e186 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">rx_frame_spaddr3_1</samp>
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e183 " width="10.416666666666666%" valign="top" align="center">0x00C0 </td>

							              <td class="entry" headers="d42673e186 " width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">rx_pfc_control</samp>
                        <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_11" name="fnsrc_11"><sup>11</sup></a>
                     </td>

							              <td class="entry" headers="d42673e189 " width="41.666666666666664%" valign="top" align="left">
                        <ul class="ul" id="bhc1395127776803__ul_ECA7F8A98A624E709DB476AF302CB2CA">
									                  <li class="li" id="bhc1395127776803__li_5E86A7BF098C4441BFB0A096CBFD0F5E">Bits 7:0—enables priority-based flow control on the RX
										datapath. Setting bit <em class="ph i">n</em> to 0 enables
										priority-based flow control for priority queue <em class="ph i">n</em>. For example, setting <samp class="ph codeph">rx_pfc_control[0]</samp> to 0 enables
										queue 0. </li>

									                  <li class="li" id="bhc1395127776803__li_693643DF27BD4BFFA38380710A527085">Bits 15:9—reserved. </li>

									                  <li class="li" id="bhc1395127776803__li_94ACC212AE414579A1E5D332A88D995B">Bit 16—configures the forwarding of priority-based control
										frames to the client. <p class="p">0: Drops the
											control frames. </p>

                              <p class="p">1: Forwards the
											control frames to the client. </p>

									                  </li>

									                  <li class="li" id="bhc1395127776803__li_6345CB33A016426A829D0959AFECD46B">Bits 31:17—reserved. </li>

								                </ul>
 Configure this register before you enable the MAC IP core for
								operations. </td>

							              <td class="entry" headers="d42673e192 " width="8.333333333333332%" valign="top" align="center">RW </td>

							              <td class="entry" headers="d42673e195 " width="8.333333333333332%" valign="top" align="center">0x1 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e183 " width="10.416666666666666%" valign="top" align="center">0x00FC </td>

							              <td class="entry" headers="d42673e186 " rowspan="2" width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">rx_pktovrflow_error</samp>
							              </td>

							              <td class="entry" headers="d42673e189 " rowspan="2" width="41.666666666666664%" valign="top" align="left">36-bit error counter
								that collects the number of RX frames that are truncated when a FIFO
								buffer overflow persists: <ul class="ul" id="bhc1395127776803__ul_jl5_fsh_zq">
									                  <li class="li">0x00FC = Lower 32 bits of the error
										counter. </li>

									                  <li class="li">0x00FD = Upper 4 bits of the error counter
										occupy bits [3:0]. Bits [31:4] are unused. </li>

								                </ul>

                        <p class="p">To read the counter, read the lower 32 bits
									followed by the upper 4 bits. The IP core clears the counter
									after a read.</p>

                     </td>

							              <td class="entry" headers="d42673e192 " rowspan="2" width="8.333333333333332%" valign="top" align="center">RO </td>

							              <td class="entry" headers="d42673e195 " rowspan="2" width="8.333333333333332%" valign="top" align="center">0x0
							</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e183 " width="10.416666666666666%" valign="top" align="center">0x00FD </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e183 " width="10.416666666666666%" valign="top" align="center">0x00FE </td>

							              <td class="entry" headers="d42673e186 " rowspan="2" width="31.249999999999993%" valign="top" align="left">
                        <samp class="ph codeph">rx_pktovrflow_etherStatsDropEvents</samp>
							              </td>

							              <td class="entry" headers="d42673e189 " rowspan="2" width="41.666666666666664%" valign="top" align="left">36-bit error counter
								that collects the number of RX frames that are dropped when FIFO
								buffer overflow persists: <ul class="ul" id="bhc1395127776803__ul_lx5_gsh_zq">
									                  <li class="li">0x00FE = Lower 32 bits of the error
										counter. </li>

									                  <li class="li">0x00FF = Upper 4 bits of the error counter
										occupy bits [3:0]. Bits [31:4] are unused. </li>

								                </ul>

                        <p class="p">To read the counter, read the lower 32 bits
									followed by the upper 4 bits. The IP core clears the counter
									after a read.</p>

                     </td>

							              <td class="entry" headers="d42673e192 " rowspan="2" width="8.333333333333332%" valign="top" align="center">RO </td>

							              <td class="entry" headers="d42673e195 " rowspan="2" width="8.333333333333332%" valign="top" align="center">0x0
							</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d42673e183 " width="10.416666666666666%" valign="top" align="center">0x00FF </td>

						            </tr>

					          </tbody>

				        </table>
</div>

			      
		    </div>
 
  </div>
 
<div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link" href="#bhc1395127687746">Length Checking</a></div>
<div><a class="link" href="#bhc1395127785135">Statistics Registers</a></div>
</div>
</div>
<div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="bhc1395127776803__fn_rx_preamble"><sup>10</sup></a>  This register is used only when you turn on the
										<span xmlns="" class="ph uicontrol">Enable preamble pass-through
										mode</span> option. It is reserved when not used.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_11" name="fntarg_11"><sup>11</sup></a>  This register is
									used only when you turn on the <span xmlns="" class="ph uicontrol">Enable priority-based flow control (PFC)</span>
									option. It is reserved when not used.</div>
</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395127781203">
          <h1>
          
            Timestamp Registers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body refbody">
		    <div class="section" id="bhc1395127781203__section_N10012_N1000F_N10001">The TX and RX timestamp registers are
			available when you turn on the <span class="ph uicontrol">Enable time
				stamping</span> parameter. Otherwise, these registers are reserved.
<div class="tablenoborder"><table class="table noshade" frame="border" id="bhc1395127781203__table_af3_3n2_cz" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 29.  </span>Timestamp Registers</span></span></caption>
					          
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d45311e186" width="9.615384615384615%" valign="top" align="center">Word
								Offset</th>

							              <th class="entry" id="d45311e189" width="32.69230769230769%" valign="top" align="center">Register
								Name</th>

							              <th class="entry" id="d45311e192" width="38.46153846153846%" valign="top" align="center">Description</th>

							              <th class="entry" id="d45311e195" width="9.615384615384615%" valign="top" align="center">Access</th>

							              <th class="entry" id="d45311e198" width="9.615384615384615%" valign="top" align="center">HW Reset Value
							</th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d45311e186 " width="9.615384615384615%" valign="top" align="center">0x0100</td>

							              <td class="entry" headers="d45311e189 " width="32.69230769230769%" valign="top" align="left">
                        <samp class="ph codeph">tx_period_10G</samp>
							              </td>

							              <td class="entry" headers="d45311e192 " width="38.46153846153846%" valign="top" align="left">Specifies the clock period for the
								timestamp adjustment on the datapaths for 10G
								and
								10M/100M/1G/2.5G/5G/10G (USXGMII) operations. The
								MAC IP core multiplies the value of this register by the number of
								stages separating the actual timestamp and XGMII bus.<ul class="ul" id="bhc1395127781203__ul_bf3_3n2_cz">
									                  <li class="li">Bits 0 to 15—period in fractional
										nanoseconds.</li>

									                  <li class="li">Bits 16 to 19—period in nanoseconds.</li>

									                  <li class="li">Bits 20 to 31—reserved. Set these bits to
										0.</li>

								                </ul>
The default value is 3.2 ns for 312.5 MHz clock. Configure this
								register before you enable the MAC IP core for operations.</td>

							              <td class="entry" headers="d45311e195 " width="9.615384615384615%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d45311e198 " width="9.615384615384615%" valign="top" align="center">0x33333</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d45311e186 " width="9.615384615384615%" valign="top" align="center">0x0102</td>

							              <td class="entry" headers="d45311e189 " width="32.69230769230769%" valign="top" align="left">
                        <samp class="ph codeph">tx_fns_adjustment_10G</samp>
                     </td>

							              <td class="entry" headers="d45311e192 " width="38.46153846153846%" valign="top" align="left">Static timing adjustment in fractional
								nanoseconds on the datapaths for
								10G
								and 10M/100M/1G/2.5G/5G/10G (USXGMII)
									operations.<ul class="ul" id="bhc1395127781203__ul_gl4_w42_cz">
									                  <li class="li">Bits 0 to 15—adjustment period in
										fractional nanoseconds.</li>

									                  <li class="li">Bits 16 to 31—reserved. Set these bits to
										0.</li>

								                </ul>

                        <p class="p">Configure this register before you enable
									the MAC IP core for operations.</p>

                        <p class="p">For
									timing adjustment calculations, refer to the related
								links.</p>

                     </td>

							              <td class="entry" headers="d45311e195 " width="9.615384615384615%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d45311e198 " width="9.615384615384615%" valign="top" align="center">0x0 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d45311e186 " width="9.615384615384615%" valign="top" align="center">0x0104</td>

							              <td class="entry" headers="d45311e189 " width="32.69230769230769%" valign="top" align="left">
                        <samp class="ph codeph">tx_ns_adjustment_10G</samp>
                     </td>

							              <td class="entry" headers="d45311e192 " width="38.46153846153846%" valign="top" align="left">Static timing adjustment in nanoseconds
								on the datapaths for 10G
								and
								10M/100M/1G/2.5G/5G/10G (USXGMII) operations.<ul class="ul" id="bhc1395127781203__ul_o1h_y42_cz">
									                  <li class="li">Bits 0 to 15—adjustment period in
										nanoseconds.</li>

									                  <li class="li">Bits 16 to 31—reserved. Set these bits to
										0.</li>

								                </ul>

                        <p class="p">Configure this register before you enable
									the MAC IP core for operations.</p>

                        <p class="p">For
									timing adjustment calculations, refer to the related
								links.</p>

                     </td>

							              <td class="entry" headers="d45311e195 " width="9.615384615384615%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d45311e198 " width="9.615384615384615%" valign="top" align="center">0x0 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d45311e186 " width="9.615384615384615%" valign="top" align="center">0x0108</td>

							              <td class="entry" headers="d45311e189 " width="32.69230769230769%" valign="top" align="left">
                        <samp class="ph codeph">tx_period_mult_speed</samp>
                     </td>

							              <td class="entry" headers="d45311e192 " width="38.46153846153846%" valign="top" align="left">Specifies the clock
								period for timestamp adjustment on the datapaths for 10M/100M/1G
								operations. The MAC IP core multiplies the value of this register by
								the number of stages separating the actual timestamp and GMII/MII
									bus.<ul class="ul" id="bhc1395127781203__ul_zwt_z42_cz">
									                  <li class="li">Bits
										0
										to 15—period in fractional
										nanoseconds.</li>

									                  <li class="li">Bits
										16
										to 19—period in nanoseconds.</li>

									                  <li class="li">Bits
										20
										to 31—reserved. Set these bits to 0.</li>

								                </ul>

                        <p class="p">The default value is 8 ns for 125 MHz
									clock. Configure this register before you enable the MAC IP core
									for operations.</p>

                        <p class="p">The IP core automatically
									sets the clock period for 1G/2.5G configurations. For 1G, the
									clock period is set to 16 ns for 62.5 MHz clock; for 2.5G, the
									clock period is 6.4 ns for 156.25 MHz clock.</p>

                     </td>

							              <td class="entry" headers="d45311e195 " width="9.615384615384615%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d45311e198 " width="9.615384615384615%" valign="top" align="center">0x80000 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d45311e186 " width="9.615384615384615%" valign="top" align="center">0x0120</td>

							              <td class="entry" headers="d45311e189 " width="32.69230769230769%" valign="top" align="left">
                        <samp class="ph codeph">rx_period_10G</samp>
                     </td>

							              <td class="entry" headers="d45311e192 " width="38.46153846153846%" valign="top" align="left">Specifies the clock period for the
								timestamp adjustment on the datapaths for 10G
								and
								10M/100M/1G/2.5G/5G/10G (USXGMII) operations. The
								MAC IP core multiplies the value of this register by the number of
								stages separating the actual timestamp and XGMII bus.<ul class="ul" id="bhc1395127781203__ul_mqr_542_cz">
									                  <li class="li">Bits 0 to 15—period in fractional
										nanoseconds.</li>

									                  <li class="li">Bits 16 to 19—period in nanoseconds.</li>

									                  <li class="li">Bits 20 to 31—reserved. Set these bits to
										0.</li>

								                </ul>
The default value is 3.2 ns for 312.5 MHz clock. Configure this
								register before you enable the MAC IP core for operations.</td>

							              <td class="entry" headers="d45311e195 " width="9.615384615384615%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d45311e198 " width="9.615384615384615%" valign="top" align="center">0x33333 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d45311e186 " width="9.615384615384615%" valign="top" align="center">0x0122</td>

							              <td class="entry" headers="d45311e189 " width="32.69230769230769%" valign="top" align="left">
                        <samp class="ph codeph">rx_fns_adjustment_10G</samp>
                     </td>

							              <td class="entry" headers="d45311e192 " width="38.46153846153846%" valign="top" align="left">Static timing adjustment in fractional
								nanoseconds on the datapaths for 10G
								and
								10M/100M/1G/2.5G/5G/10G (USXGMII) operations.<ul class="ul" id="bhc1395127781203__ul_gyx_w42_cz">
									                  <li class="li">Bits 0 to 15—adjustment period in
										fractional nanoseconds.</li>

									                  <li class="li">Bits 16 to 31—reserved. Set these bits to
										0.</li>

								                </ul>

                        <p class="p">Configure this register before you enable
									the MAC IP core for operations.</p>

                        <p class="p">For
									timing adjustment calculations, refer to the related
								links.</p>

                     </td>

							              <td class="entry" headers="d45311e195 " width="9.615384615384615%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d45311e198 " width="9.615384615384615%" valign="top" align="center">0x0 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d45311e186 " width="9.615384615384615%" valign="top" align="center">0x0124</td>

							              <td class="entry" headers="d45311e189 " width="32.69230769230769%" valign="top" align="left">
                        <samp class="ph codeph">rx_ns_adjustment_10G</samp>
                     </td>

							              <td class="entry" headers="d45311e192 " width="38.46153846153846%" valign="top" align="left">Static timing adjustment in nanoseconds
								on the datapaths for 10G
								and
								10M/100M/1G/2.5G/5G/10G (USXGMII) operations.<ul class="ul" id="bhc1395127781203__ul_e44_y42_cz">
									                  <li class="li">Bits 0 to 15—adjustment period in
										nanoseconds.</li>

									                  <li class="li">Bits 16 to 31—reserved. Set these bits to
										0.</li>

								                </ul>

                        <p class="p">Configure this register before you enable
									the MAC IP core for operations.</p>

                        <p class="p">For
									timing adjustment calculations, refer to the related
								links.</p>

                     </td>

							              <td class="entry" headers="d45311e195 " width="9.615384615384615%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d45311e198 " width="9.615384615384615%" valign="top" align="center">0x0 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d45311e186 " width="9.615384615384615%" valign="top" align="center">0x0128</td>

							              <td class="entry" headers="d45311e189 " width="32.69230769230769%" valign="top" align="left">
                        <samp class="ph codeph">rx_period_mult_speed</samp>
                     </td>

							              <td class="entry" headers="d45311e192 " width="38.46153846153846%" valign="top" align="left">Specifies the clock
								period for timestamp adjustment on the datapaths for 10M/100M/1G
								operations. The MAC IP core multiplies the value of this register by
								the number of stages separating the actual timestamp and GMII/MII
									bus.<ul class="ul" id="bhc1395127781203__ul_dm1_1p2_cz">
									                  <li class="li">Bits
										0
										to 15—period in fractional
										nanoseconds.</li>

									                  <li class="li">Bits
										16
										to 19—period in nanoseconds.</li>

									                  <li class="li">Bits
										20
										to 31—reserved. Set these bits to 0.</li>

								                </ul>

                        <p class="p">The default value is 8 ns for 125 MHz
									clock. Configure this register before you enable the MAC IP core
									for operations.</p>

                        <p class="p">The IP core automatically
									sets the clock period for 1G/2.5G configurations. For 1G, the
									clock period is set to 16 ns for 62.5 MHz clock; for 2.5G, the
									clock period is 6.4 ns for 156.25 MHz clock.</p>

                     </td>

							              <td class="entry" headers="d45311e195 " width="9.615384615384615%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d45311e198 " width="9.615384615384615%" valign="top" align="center">0x80000 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d45311e186 " width="9.615384615384615%" valign="top" align="center">0x10A</td>

							              <td class="entry" headers="d45311e189 " width="32.69230769230769%" valign="top" align="left">
                        <samp class="ph codeph">tx_fns_adjustment_mult_speed</samp>
                     </td>

							              <td class="entry" headers="d45311e192 " width="38.46153846153846%" valign="top" align="left">Static timing
								adjustment in fractional nanoseconds on the datapaths for
								10M/100M/1G/2.5G operations.<ul class="ul" id="bhc1395127781203__ul_vk4_bp2_cz">
									                  <li class="li">Bits
										0
										to 15—adjustment period in fractional
										nanoseconds.</li>

									                  <li class="li">Bits
										16
										to 31—reserved. Set these bits to 0.</li>

								                </ul>

                        <p class="p">Configure
									this register before you enable the MAC IP core for
									operations.</p>

                        <p class="p">For
									timing adjustment calculations, refer to the related
								links.</p>

                     </td>

							              <td class="entry" headers="d45311e195 " width="9.615384615384615%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d45311e198 " width="9.615384615384615%" valign="top" align="center">0x0 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d45311e186 " width="9.615384615384615%" valign="top" align="center">0x10C</td>

							              <td class="entry" headers="d45311e189 " width="32.69230769230769%" valign="top" align="left">
                        <samp class="ph codeph">tx_ns_adjustment_mult_speed</samp>
                     </td>

							              <td class="entry" headers="d45311e192 " width="38.46153846153846%" valign="top" align="left">Static timing
								adjustment in nanoseconds on the datapaths for 10M/100M/1G/2.5G
									operations.<ul class="ul" id="bhc1395127781203__ul_vp5_cp2_cz">
									                  <li class="li">Bits
										0
										to 15—adjustment period in
										nanoseconds.</li>

									                  <li class="li">Bits
										16
										to 31—reserved. Set these bits to 0.</li>

								                </ul>

                        <p class="p">Configure
									this register before you enable the MAC IP core for
									operations.</p>

                        <p class="p">For
									timing adjustment calculations, refer to the related
								links.</p>

                     </td>

							              <td class="entry" headers="d45311e195 " width="9.615384615384615%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d45311e198 " width="9.615384615384615%" valign="top" align="center">0x0 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d45311e186 " width="9.615384615384615%" valign="top" align="center">0x12A</td>

							              <td class="entry" headers="d45311e189 " width="32.69230769230769%" valign="top" align="left">
                        <samp class="ph codeph">rx_fns_adjustment_mult_speed</samp>
                     </td>

							              <td class="entry" headers="d45311e192 " width="38.46153846153846%" valign="top" align="left">Static timing
								adjustment in fractional nanoseconds on the datapaths for
								10M/100M/1G/2.5G operations.<ul class="ul" id="bhc1395127781203__ul_dkw_bp2_cz">
									                  <li class="li">Bits
										0
										to 15—adjustment period in fractional
										nanoseconds.</li>

									                  <li class="li">Bits
										16
										to 31—reserved. Set these bits to 0.</li>

								                </ul>

                        <p class="p">Configure
									this register before you enable the MAC IP core for
									operations.</p>

                        <p class="p">For
									timing adjustment calculations, refer to the related
								links.</p>

                     </td>

							              <td class="entry" headers="d45311e195 " width="9.615384615384615%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d45311e198 " width="9.615384615384615%" valign="top" align="center">0x0 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d45311e186 " width="9.615384615384615%" valign="top" align="center">0x12C</td>

							              <td class="entry" headers="d45311e189 " width="32.69230769230769%" valign="top" align="left">
                        <samp class="ph codeph">rx_ns_adjustment_mult_speed</samp>
                     </td>

							              <td class="entry" headers="d45311e192 " width="38.46153846153846%" valign="top" align="left">Static timing
								adjustment in nanoseconds on the datapaths for 10M/100M/1G/2.5G
									operations.<ul class="ul" id="bhc1395127781203__ul_rgz_cp2_cz">
									                  <li class="li">Bits
										0
										to 15—adjustment period in
										nanoseconds.</li>

									                  <li class="li">Bits
										16
										to 31—reserved. Set these bits to 0.</li>

								                </ul>

                        <p class="p">Configure
									this register before you enable the MAC IP core for
									operations.</p>

                        <p class="p">For
									timing adjustment calculations, refer to the related
								links.</p>

                     </td>

							              <td class="entry" headers="d45311e195 " width="9.615384615384615%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d45311e198 " width="9.615384615384615%" valign="top" align="center">0x0 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d45311e186 " width="9.615384615384615%" valign="top" align="center">0x110</td>

							              <td class="entry" headers="d45311e189 " width="32.69230769230769%" valign="top" align="left">
                        <samp class="ph codeph">tx_asymmetry</samp>
                     </td>

							              <td class="entry" headers="d45311e192 " width="38.46153846153846%" valign="top" align="left">Specifies the
								asymmetry value and direction of arithmetic operation.<ul class="ul" id="bhc1395127781203__ul_phg_d42_cz">
									                  <li class="li">Bits
										0
										to 16—asymmetry value.</li>

									                  <li class="li">Bit 17—direction.<ul class="ul" id="bhc1395127781203__ul_qhg_d42_cz">
											                      <li class="li">Set to 0—add asymmetry value to
												correction
												field
												(CF).</li>

											                      <li class="li">Set to 1—minus asymmetry value from
												CF.</li>

										                    </ul>

                           </li>

									                  <li class="li">Bit 18—enable bit.</li>

								                </ul>

                     </td>

							              <td class="entry" headers="d45311e195 " width="9.615384615384615%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d45311e198 " width="9.615384615384615%" valign="top" align="center">0x0 </td>

						            </tr>

						
						            <tr class="row">
							              <td class="entry" headers="d45311e186 " width="9.615384615384615%" valign="top" align="center">0x112</td>

							              <td class="entry" headers="d45311e189 " width="32.69230769230769%" valign="top" align="left">
                        <samp class="ph codeph">tx_p2p</samp>
                     </td>

							              <td class="entry" headers="d45311e192 " width="38.46153846153846%" valign="top" align="left">
								                <p class="p">Specifies the direction of arithmetic operation
									for <samp class="ph codeph">meanPathDelay</samp>.</p>

								                <ul class="ul" id="bhc1395127781203__ul_uwy_h2p_w1b">
									                  <li class="li">Bit 0— direction.<ul class="ul" id="bhc1395127781203__ul_ecd_q2p_w1b">
											                      <li class="li">Set to 0—add <samp class="ph codeph">meanPathDelay</samp> value to
												CF.</li>

											                      <li class="li">Set to 1—minus <samp class="ph codeph">meanPathDelay</samp> value from
												CF.</li>

										                    </ul>

                           </li>

									                  <li class="li">Bits 1 to 30—reserved. </li>

								                </ul>

							              </td>

							              <td class="entry" headers="d45311e195 " width="9.615384615384615%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d45311e198 " width="9.615384615384615%" valign="top" align="center">0x0</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d45311e186 " width="9.615384615384615%" valign="top" align="center">0x114</td>

							              <td class="entry" headers="d45311e189 " width="32.69230769230769%" valign="top" align="left">
                        <samp class="ph codeph">tx_cf_err_stat</samp>
                     </td>

							              <td class="entry" headers="d45311e192 " width="38.46153846153846%" valign="top" align="left">
								                <ul class="ul" id="bhc1395127781203__ul_y2m_l2p_w1b">
									                  <li class="li">Bits 0—error status bit to indicate that
										ingress correction field is equal to the absolute maximum,
										64’h7FF_FFFF_FFFF_FFFF.</li>

									                  <li class="li">Bits 0 to 15—reserved.</li>

									                  <li class="li">Bit 16—error status bit to indicate that
										egress correction field is equal or larger than absolute
										maximum, 64’h7FFF_FFFF_FFFF_FFFF.</li>

									                  <li class="li">Bit 17—error status bit to indicate that
										residence time is equal or larger than 4 seconds.</li>

									                  <li class="li">Bit 18—error status bit to indicate that
										residence time is a negative value.</li>

									                  <li class="li">Bits 19 to 31—reserved.</li>

								                </ul>

							              </td>

							              <td class="entry" headers="d45311e195 " width="9.615384615384615%" valign="top" align="center">RW1C</td>

							              <td class="entry" headers="d45311e198 " width="9.615384615384615%" valign="top" align="center">0x0</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d45311e186 " width="9.615384615384615%" valign="top" align="center">0x12E</td>

							              <td class="entry" headers="d45311e189 " width="32.69230769230769%" valign="top" align="left">
                        <samp class="ph codeph">rx_p2p_mpd_ns</samp>
                     </td>

							              <td class="entry" headers="d45311e192 " width="38.46153846153846%" valign="top" align="left">
								                <p class="p">
                           <samp class="ph codeph">meanPathDelay</samp>
									valid and value in ns.</p>

								                <p class="p">The peer-to-peer mechanism delivers <samp class="ph codeph">meanPathDelay</samp> for each ingress
									port. This needs to be added to the
									Sync
									packet’s correction field before the packet is sent out on
									egress port. Thus, the egress port might add any of the ingress ports'
									'<samp class="ph codeph">meanPathDelay</samp>'.
									The value to be added at the egress port should correspond to
									the ingress port on which the
									Sync
									packet has arrived.</p>

								                <ul class="ul" id="bhc1395127781203__ul_wvb_z3p_w1b">
									                  <li class="li">Bit 30—Indicates <samp class="ph codeph">meanPathDelay</samp> is valid.</li>

									                  <li class="li">Bits 0 to 29—<samp class="ph codeph">meanPathDelay</samp> value in nanosecond.</li>

									                  <li class="li">Bit 31—reserved.</li>

								                </ul>

							              </td>

							              <td class="entry" headers="d45311e195 " width="9.615384615384615%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d45311e198 " width="9.615384615384615%" valign="top" align="center">0x0</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d45311e186 " width="9.615384615384615%" valign="top" align="center">0x130</td>

							              <td class="entry" headers="d45311e189 " width="32.69230769230769%" valign="top" align="left">
                        <samp class="ph codeph">rx_p2p_mpd_fns</samp>
                     </td>

							              <td class="entry" headers="d45311e192 " width="38.46153846153846%" valign="top" align="left">
								                <ul class="ul" id="bhc1395127781203__ul_s1s_fjp_w1b">
									                  <li class="li">Bits 0 to 15—<samp class="ph codeph">meanPathDelay</samp> value in fractional
										nanosecond.</li>

									                  <li class="li">Bits 16 to 31—reserved.</li>

								                </ul>

							              </td>

							              <td class="entry" headers="d45311e195 " width="9.615384615384615%" valign="top" align="center">RW</td>

							              <td class="entry" headers="d45311e198 " width="9.615384615384615%" valign="top" align="center">0x0</td>

						            </tr>

						
					          </tbody>

				        </table>
</div>

         
      </div>
 
  </div>
 
<div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link" href="#nfa1429168877402">Calculating Timing Adjustments</a></div>
</div>
</div>

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nfa1429168877402">
          <h1>
          
            Calculating Timing Adjustments 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		
		    <div class="section" id="nfa1429168877402__section_N10013_N1000E_N10001">
			      <p class="p">You can derive the required timing adjustments in ns and fns from the
				hardware PMA delay.</p>

			      
<div class="tablenoborder"><table class="table" frame="border" id="nfa1429168877402__table_N1001C_N10019_N10001" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 31.  </span>Hardware PMA Delay</span></span></caption>
					          
					          
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d47592e188" rowspan="2" width="14.035087719298245%" valign="top" align="center"> Type</th>

							              <th class="entry" id="d47592e191" rowspan="2" width="17.543859649122805%" valign="top" align="center">Device</th>

							              <th class="entry" id="d47592e194" rowspan="2" width="14.035087719298245%" valign="top" align="center">PMA Mode
								(bit)</th>

							              <th class="entry" colspan="2" id="d47592e197" valign="top" align="center">Latency </th>

							              <th class="entry" id="d47592e200" rowspan="2" width="26.31578947368421%" valign="top" align="center">MAC
								Configurations</th>

						            </tr>

						            <tr class="row">
							              <th class="entry" id="d47592e206" width="14.035087719298245%" valign="top" align="center">TX</th>

							              <th class="entry" id="d47592e209" width="17.543859649122805%" valign="top" align="center">RX</th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							
							              <td class="entry" headers="d47592e188 d47592e206 " rowspan="13" width="14.035087719298245%" valign="top" align="center">Digital<a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_12" name="fnsrc_12"><sup>12</sup></a>
                     </td>

							              <td class="entry" headers="d47592e191 d47592e209 " rowspan="3" width="17.543859649122805%" valign="top" align="center">
								                <p class="p">
                           <span class="keyword">
               Arria<sup>®</sup> V</span> GZ</p>

								                <p class="p">
                           <span class="keyword">
               Stratix<sup>®</sup> V</span>
                        </p>

							              </td>

							              <td class="entry" headers="d47592e194 " width="14.035087719298245%" valign="top" align="center">40</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="top" align="center">123 UI</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="top" align="center">87 UI</td>

							              <td class="entry" headers="d47592e200 " width="26.31578947368421%" valign="top" align="center">
								                <p class="p">10GbE</p>

								                <p class="p">10G of 10M-10GbE</p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d47592e194 " width="14.035087719298245%" valign="top" align="center">32</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="top" align="center">99 UI</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="top" align="center">84 UI</td>

							              <td class="entry" headers="d47592e200 " width="26.31578947368421%" valign="top" align="center">10GbE</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d47592e194 " width="14.035087719298245%" valign="top" align="center">10</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="top" align="center">53 UI</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="top" align="center">26 UI</td>

							              <td class="entry" headers="d47592e200 " width="26.31578947368421%" valign="top" align="center">1G/100M/10M of 10M-10GbE</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d47592e191 d47592e209 " width="17.543859649122805%" valign="top" align="center">
								                <p class="p">
                           <span class="keyword">
               Arria<sup>®</sup> V</span> GX/GT/SX/ST</p>

							              </td>

							              <td class="entry" headers="d47592e194 " width="14.035087719298245%" valign="top" align="center">10</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="top" align="center">42 UI</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="top" align="center">44 UI</td>

							              <td class="entry" headers="d47592e200 " width="26.31578947368421%" valign="top" align="center">1G/2.5GbE</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d47592e191 d47592e209 " rowspan="3" width="17.543859649122805%" valign="top" align="center">
								                <p class="p">
                           <span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span>
                        </p>

							              </td>

							              <td class="entry" headers="d47592e194 " width="14.035087719298245%" valign="top" align="center">40</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="top" align="center">147 UI</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="top" align="center">66.5 UI</td>

							              <td class="entry" headers="d47592e200 " width="26.31578947368421%" valign="top" align="center">
								                <p class="p">10GbE</p>

								                <p class="p">10G of 10M-10GbE</p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d47592e194 " width="14.035087719298245%" valign="top" align="center">32</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="top" align="center">123 UI</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="top" align="center">58.5 UI</td>

							              <td class="entry" headers="d47592e200 " width="26.31578947368421%" valign="top" align="center">
								                <p class="p">10GbE</p>

								                <p class="p">10G of 10M-10GbE</p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d47592e194 " width="14.035087719298245%" valign="top" align="center">10</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="top" align="center">43 UI</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="top" align="center">24.5 UI</td>

							              <td class="entry" headers="d47592e200 " width="26.31578947368421%" valign="top" align="center">
								                <p class="p">1G/100M/10M of 10M-10GbE</p>

								                <p class="p">1G/2.5GbE</p>

							              </td>

						            </tr>

						
						            <tr class="row">
							
							              <td class="entry" headers="d47592e191 d47592e209 " rowspan="3" width="17.543859649122805%" valign="top" align="center">
                        <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span>
                     </td>

							
							              <td class="entry" headers="d47592e194 " width="14.035087719298245%" valign="top" align="center">40</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="top" align="center">147 UI</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="top" align="center">66.5 UI</td>

							              <td class="entry" headers="d47592e200 " width="26.31578947368421%" valign="top" align="center">
								                <p class="p">10GbE</p>

								                <p class="p">10G of 10M-10GbE</p>

							              </td>

						            </tr>

						            <tr class="row">
							
							
							              <td class="entry" headers="d47592e194 " width="14.035087719298245%" valign="top" align="center">32</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="top" align="center">123 UI</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="top" align="center">58.5 UI</td>

							              <td class="entry" headers="d47592e200 " width="26.31578947368421%" valign="top" align="center">
								                <p class="p">10GbE</p>

								                <p class="p">10G of 10M-10GbE</p>

							              </td>

						            </tr>

						            <tr class="row">
							
							
							              <td class="entry" headers="d47592e194 " width="14.035087719298245%" valign="top" align="center">10</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="top" align="center">43 UI</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="top" align="center">24.5 UI</td>

							              <td class="entry" headers="d47592e200 " width="26.31578947368421%" valign="top" align="center">
								                <p class="p">1G/100M/10M of 10M-10GbE</p>

								                <p class="p">1G/2.5GbE</p>

							              </td>

						            </tr>

						
						            <tr class="row">
							              <td class="entry" headers="d47592e191 d47592e209 " rowspan="3" width="17.543859649122805%" valign="top" align="center">
								                <p class="p">
                           <span class="keyword">
               Intel<sup>®</sup> 
               Stratix<sup>®</sup> 10</span>
                        </p>

							              </td>

							              <td class="entry" headers="d47592e194 " width="14.035087719298245%" valign="middle" align="center">40</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="middle" align="center">127
								UI</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="middle" align="center">48.5
								UI</td>

							              <td class="entry" headers="d47592e200 " width="26.31578947368421%" valign="middle" align="center">
								                <p class="p">10GbE</p>

								                <p class="p">10G of 10M-10GbE</p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d47592e194 " width="14.035087719298245%" valign="middle" align="center">32</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="middle" align="center">107
								UI</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="middle" align="center">44.5
								UI</td>

							              <td class="entry" headers="d47592e200 " width="26.31578947368421%" valign="middle" align="center">
								                <p class="p">10GbE</p>

								                <p class="p">10G of 10M-10GbE</p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d47592e194 " width="14.035087719298245%" valign="middle" align="center">10</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="middle" align="center">43 UI</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="middle" align="center">26.5
								UI</td>

							              <td class="entry" headers="d47592e200 " width="26.31578947368421%" valign="middle" align="center">
								                <p class="p">1G/100M/10M of 10M-10GbE</p>

								                <p class="p">1G/2.5GbE</p>

							              </td>

						            </tr>

						            <tr class="row">
							
							              <td class="entry" headers="d47592e188 d47592e206 " rowspan="6" width="14.035087719298245%" valign="top" align="center">Analog<a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_13" name="fnsrc_13"><sup>13</sup></a>
                     </td>

							              <td class="entry" headers="d47592e191 d47592e209 " width="17.543859649122805%" valign="top" align="center">
								                <p class="p">
                           <span class="keyword">
               Arria<sup>®</sup> V</span>
                        </p>

								
								                <p class="p">
                           <span class="keyword">
               Stratix<sup>®</sup> V</span>
                        </p>

								
							              </td>

							              <td class="entry" headers="d47592e194 " rowspan="4" width="14.035087719298245%" valign="middle" align="center">—</td>

							
							              <td class="entry" headers="d47592e197 " rowspan="4" width="14.035087719298245%" valign="middle" align="center">-1.1
								ns</td>

							
							              <td class="entry" headers="d47592e197 " rowspan="4" width="14.035087719298245%" valign="middle" align="center">1.75 ns</td>

							
							              <td class="entry" headers="d47592e200 " rowspan="4" width="26.31578947368421%" valign="middle" align="center">All</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d47592e191 d47592e209 " width="17.543859649122805%" valign="top" align="center">
								
								
								                <p class="p">
                           <span class="keyword">
               Arria<sup>®</sup> V</span>
									GX/GT/SX/ST</p>

								
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d47592e191 d47592e209 " width="17.543859649122805%" valign="top" align="center">
								                <p class="p">
                           <span class="keyword">
               Intel<sup>®</sup> 
               Arria<sup>®</sup> 10</span>
                        </p>

							              </td>

						            </tr>

						
						            <tr class="row">
							              <td class="entry" headers="d47592e191 d47592e209 " width="17.543859649122805%" valign="top" align="center">
                        <span class="keyword">
               Intel<sup>®</sup> 
               Cyclone<sup>®</sup> 10 GX</span>
                     </td>

						            </tr>

						
						            <tr class="row">
							              <td class="entry" headers="d47592e191 d47592e209 " rowspan="2" width="17.543859649122805%" valign="top" align="center">
								                <p class="p">
                           <span class="keyword">
               Intel<sup>®</sup> 
               Stratix<sup>®</sup> 10</span>
                        </p>

							              </td>

							              <td class="entry" headers="d47592e194 " rowspan="2" width="14.035087719298245%" valign="middle" align="center">—</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="middle" align="center">0.69 ns</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="middle" align="center">3.54
								ns</td>

							              <td class="entry" headers="d47592e200 " width="26.31578947368421%" valign="middle" align="center">
								                <p class="p">10G of 1G/2.5G/10Gbe</p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="middle" align="center">0.18 ns</td>

							              <td class="entry" headers="d47592e197 " width="14.035087719298245%" valign="middle" align="center">3.03
								ns</td>

							              <td class="entry" headers="d47592e200 " width="26.31578947368421%" valign="middle" align="center">
								                <p class="p">1G/2.5GbE</p>

							              </td>

						            </tr>

					          </tbody>

				        </table>
</div>

			      <p class="p">The example below shows the required calculation for a 10M – 10GbE design
				targeting a
					<span class="keyword">
               Stratix<sup>®</sup> V</span>
				device.</p>

			      
<div class="tablenoborder"><table class="table" frame="border" id="nfa1429168877402__table_cxl_244_sr" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 32.  </span>Example: Calculating RX Timing Adjustments for 10M – 10GbE Design in
					a
						<span xmlns="" class="keyword">
               Stratix<sup>®</sup> V</span> Device</span></span></caption>
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d47592e732" width="7.142857142857142%" valign="top" align="center">Step</th>

							              <th class="entry" id="d47592e735" width="21.428571428571427%" valign="top" align="left">Description</th>

							              <th class="entry" id="d47592e738" width="35.714285714285715%" valign="top" align="left">10G</th>

							              <th class="entry" id="d47592e741" width="35.714285714285715%" valign="top" align="left">10M, 100M or 1G</th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d47592e732 " width="7.142857142857142%" valign="top" align="center">1</td>

							              <td class="entry" headers="d47592e735 " width="21.428571428571427%" valign="top" align="left">Identify the digital latency for the
								device.</td>

							              <td class="entry" headers="d47592e738 " width="35.714285714285715%" valign="top" align="left">For
									<span class="keyword">
               Stratix<sup>®</sup> V</span>
								using the PMA mode of 40 bits, the digital latency is 87 UI.</td>

							              <td class="entry" headers="d47592e741 " width="35.714285714285715%" valign="top" align="left">For
									<span class="keyword">
               Stratix<sup>®</sup> V</span>
								using the PMA mode of 10 bits, the digital latency is 26 UI.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d47592e732 " width="7.142857142857142%" valign="top" align="center">2</td>

							              <td class="entry" headers="d47592e735 " width="21.428571428571427%" valign="top" align="left">Convert the digital latency in UI to ns.</td>

							              <td class="entry" headers="d47592e738 " width="35.714285714285715%" valign="top" align="left">87 UI * 0.097 = 8.439 ns</td>

							              <td class="entry" headers="d47592e741 " width="35.714285714285715%" valign="top" align="left">26 UI * 0.8 = 20.8 ns</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d47592e732 " width="7.142857142857142%" valign="top" align="center">3</td>

							              <td class="entry" headers="d47592e735 " width="21.428571428571427%" valign="top" align="left">Add the analog latency to the digital latency in
								ns.</td>

							              <td class="entry" headers="d47592e738 " width="35.714285714285715%" valign="top" align="left">8.439 ns + 1.75 ns = 10.189 ns</td>

							              <td class="entry" headers="d47592e741 " width="35.714285714285715%" valign="top" align="left">20.8 ns + 1.75 ns = 22.55 ns </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d47592e732 " width="7.142857142857142%" valign="top" align="center">4</td>

							              <td class="entry" headers="d47592e735 " width="21.428571428571427%" valign="top" align="left">Add any external PHY delay to the total obtained
								in step 3. In this example, an external PHY delay of 1 ns is
								assumed. </td>

							              <td class="entry" headers="d47592e738 " width="35.714285714285715%" valign="top" align="left">10.189 ns + 1 ns = 11.189 ns</td>

							              <td class="entry" headers="d47592e741 " width="35.714285714285715%" valign="top" align="left">22.55 ns + 1 ns = 23.55 ns</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d47592e732 " width="7.142857142857142%" valign="top" align="center">5</td>

							              <td class="entry" headers="d47592e735 " width="21.428571428571427%" valign="top" align="left">Convert the total latency to ns and fns in
								hexadecimal.</td>

							              <td class="entry" headers="d47592e738 " width="35.714285714285715%" valign="top" align="left">
								                <p class="p">ns: 0xB</p>

								                <p class="p">fns: 0.189 * 65536 = 0x3062 </p>

							              </td>

							              <td class="entry" headers="d47592e741 " width="35.714285714285715%" valign="top" align="left">
								                <p class="p">ns: 0x17</p>

								                <p class="p">fns: 0.55 * 65536 = 0x8CCC</p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d47592e732 " width="7.142857142857142%" valign="top" align="center">6</td>

							              <td class="entry" headers="d47592e735 " width="21.428571428571427%" valign="top" align="left">Configure the respective registers.</td>

							              <td class="entry" headers="d47592e738 " width="35.714285714285715%" valign="top" align="left">
								                <p class="p">
                           <samp class="ph codeph">rx_ns_adjustment_10G</samp> = 0xB</p>

								                <p class="p">
                           <samp class="ph codeph">rx_fns_adjustment_10G</samp> = 0x3062</p>

							              </td>

							              <td class="entry" headers="d47592e741 " width="35.714285714285715%" valign="top" align="left">
								                <p class="p">
                           <samp class="ph codeph">rx_ns_adjustment_mult_speed</samp> = 0x17</p>

								                <p class="p">
                           <samp class="ph codeph">rx_fns_adjustment_mult_speed</samp> =
									0x8CCC</p>

							              </td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>

		
	  </div>

<div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link" href="#bhc1395127781203">Timestamp Registers</a></div>
</div>
</div>
<div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_12" name="fntarg_12"><sup>12</sup></a>  For 10G, 1 UI is 97 ps. For 2.5G, 1 UI is 320
									ps. For 10M/100M/1G,1 UI is 800 ps.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_13" name="fntarg_13"><sup>13</sup></a>  Valid for the HSSI clock routing using periphery
									clock. Other clocking scheme might result in deviation of a few
									ns.</div>
</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395127788191">
          <h1>
          
            ECC Registers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body refbody">
		    <div class="section" id="bhc1395127788191__section_N10012_N1000F_N10001">
			      <p class="p">The ECC registers are used when you turn on <span class="ph uicontrol">Enable
					ECC on memory blocks</span>. They are reserved when not used.</p>

		    </div>
 
	     
<div class="tablenoborder"><table class="table noshade" frame="border" id="bhc1395127788191__table_BF4299C6431C4AA0B12597352F407442" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 33.  </span>ECC Registers</span></span></caption>
            
            
            
            
            
            <thead class="thead" align="left"> 
		             <tr class="row"> 
			               <th class="entry" id="d50387e190" width="9.900990099009901%" valign="top" align="center">Word Offset 
			 </th>
 
			               <th class="entry" id="d50387e193" width="29.702970297029697%" valign="top" align="center">Register Name 
			 </th>
 
			               <th class="entry" id="d50387e196" width="44.55445544554455%" valign="top" align="center">Description 
			 </th>
 
			               <th class="entry" id="d50387e199" width="7.92079207920792%" valign="top" align="center">Access 
			 </th>
 
			               <th class="entry" id="d50387e202" width="7.92079207920792%" valign="top" align="center">HW Reset Value 
			 </th>
 
		             </tr>

            </thead>
 
		          <tbody class="tbody"> 
		             <tr class="row"> 
			               <td class="entry" headers="d50387e190 " width="9.900990099009901%" valign="top" align="center">
							              <p class="p">0x0240</p>

							              <p class="p">0x0820</p>

						            </td>
 
			               <td class="entry" headers="d50387e193 " width="29.702970297029697%" valign="top" align="left">
                     <samp class="ph codeph">ecc_status</samp> 
			               </td>
 
			               <td class="entry" headers="d50387e196 " width="44.55445544554455%" valign="top" align="left"> 
				                 <ul class="ul" id="bhc1395127788191__ul_B1F0A1B3A22045F683C0027CC4F96770"> 
				                    <li class="li" id="bhc1395127788191__li_B3D3F637287042CB81E800485B8E3074">Bit 0—a value of '1' indicates
									that an ECC error was detected and corrected. The user
									application must write 1 to this bit to clear it.</li>
 
				                    <li class="li" id="bhc1395127788191__li_F4C328D6032046F0B57C38A88D11B10D">Bit 1—a value of '1' indicates
									that an ECC error was detected but not corrected. The user
									application must write 1 to this bit to clear it.</li>
 
				                    <li class="li" id="bhc1395127788191__li_F0416AB78B87496F97B491794F30C46C">Bits 31:2—reserved. 
				  </li>
 
				                 </ul>

							              <p class="p">If you turn on <span class="ph uicontrol">Use legacy Ethernet 10G MAC Avalon
									Memory-Mapped interface</span>, the word offset is
									<samp class="ph codeph">0x0820</samp>. Otherwise, the word offset is
									<samp class="ph codeph">0x0240</samp>.</p>
 
			               </td>
 
			               <td class="entry" headers="d50387e199 " width="7.92079207920792%" valign="top" align="center">RWC </td>
 
			               <td class="entry" headers="d50387e202 " width="7.92079207920792%" valign="top" align="center">0x0 
			 </td>
 
		             </tr>
 
		             <tr class="row"> 
			               <td class="entry" headers="d50387e190 " width="9.900990099009901%" valign="top" align="center">
							              <p class="p">0x0241</p>

							              <p class="p">0x0821</p>

						            </td>
 
			               <td class="entry" headers="d50387e193 " width="29.702970297029697%" valign="top" align="left">
                     <samp class="ph codeph">ecc_enable</samp> 
			               </td>
 
			               <td class="entry" headers="d50387e196 " width="44.55445544554455%" valign="top" align="left"> 
				                 <ul class="ul" id="bhc1395127788191__ul_94B2B2D68D344BDA8B8DB80E6F172932"> 
				                    <li class="li" id="bhc1395127788191__li_8ED6F7FC9D0E47CFADA29D01B3EE9175">Bit 0—specifies how detected and
									corrected ECC errors are reported. <p class="p">0:
										Reported by the <samp class="ph codeph">ecc_status[0]</samp> register bit only. </p>

                           <p class="p">1:
										Reported by the <samp class="ph codeph">ecc_status[0]</samp> register bit and the <samp class="ph codeph">ecc_err_det_corr</samp> signal. </p>

								                </li>
 
				                    <li class="li" id="bhc1395127788191__li_1193A2AADF1B48658B2A652A812D73ED">Bit 1—specifies how detected and
									uncorrected ECC errors are reported. <p class="p">0:
										Reported by the <samp class="ph codeph">ecc_status[0]</samp> register bit only. </p>

                           <p class="p">1: Reported by the <samp class="ph codeph">ecc_status[0]</samp> register bit and the <samp class="ph codeph">ecc_err_det_uncorr</samp> signal. </p>

								                </li>
 
				                    <li class="li" id="bhc1395127788191__li_6278072F6235483E9FBB80138F2D6EAA">Bits 31:2—reserved. 
				  </li>
 
				                 </ul>

							              <p class="p">If you turn on <span class="ph uicontrol">Use legacy Ethernet 10G MAC Avalon
									Memory-Mapped interface</span>, the word offset is
									<samp class="ph codeph">0x0821</samp>. Otherwise, the word offset is
									<samp class="ph codeph">0x0241</samp>.</p>
 
			               </td>
 
			               <td class="entry" headers="d50387e199 " width="7.92079207920792%" valign="top" align="center">RW 
			 </td>
 
			               <td class="entry" headers="d50387e202 " width="7.92079207920792%" valign="top" align="center">0x0 
			 </td>
 
		             </tr>
 
		          </tbody>
 
	        </table>
</div>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395127785135">
          <h1>
          
            Statistics Registers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    <div class="section" id="bhc1395127785135__section_DFA436A784FF4230B0B6879B10945C47">
			      <p class="p">Statistics counters with prefix <samp class="ph codeph">tx_</samp>
				collect statistics on the TX datapath; prefix <samp class="ph codeph">rx_</samp>
				collect statistics on the RX datapath. The counters collect statistics for the
				following frames: </p>

			      <ul class="ul" id="bhc1395127785135__ul_90CEB0571C224003AF5CBA867F3816DC">
				        <li class="li" id="bhc1395127785135__li_364A043D1AD142BE87336C8C15192DB2">Good frame—error-free
					frames with a valid frame length. </li>

				        <li class="li" id="bhc1395127785135__li_57B8F39407E547759B4C2C62F12B3124">Error frame—frames that
					contain errors or with an invalid frame length. </li>

				        <li class="li" id="bhc1395127785135__li_E2BA22D6ACE64F28A7F8EBC289150386">Invalid
					frame—frames
					that are not supported by the MAC IP core or its current configuration. For
					example, if the MAC is configured to receive all unicast frames, unicast frames
					are considered valid because address filtering is disabled. The MAC drops
					invalid frames.
					
            </li>

			      </ul>

			      <p class="p">Most of the statistics counters are 36 bits wide and occupy two offsets. The
				user application must first read the lower 32 bits followed by the upper 4 bits.</p>

			      <ul class="ul" id="bhc1395127785135__ul_DA0E73ECC025409CBAC34D7C77E97A39">
				        <li class="li" id="bhc1395127785135__li_99155640B01B40CD8359EA41C612EF62">The lower 32 bits of the
					counter occupy the first offset. </li>

				        <li class="li" id="bhc1395127785135__li_D75C068139FF46BD8BD89BB7720EB0AD">The upper 4 bits of the
					counter occupy bits 3:0 at the second offset. </li>

				        <li class="li" id="bhc1395127785135__li_63D478FC72B84E1B9120AB379B83D690">Bits 31:5 at the second
					offset are reserved. </li>

			      </ul>

			      <p class="p">Consider the following guidelines when using the statistics counters:</p>

			      <ul class="ul" id="bhc1395127785135__ul_i4q_1ps_tt">
				        <li class="li">Memory-based statistics counters may not be accurate when the MAC IP core
					receives or transmits back-to-back undersized frames. On the TX datapath, you
					can enable padding to avoid this situation. Undersized frames are frames with
					less than 64 bytes.</li>

				        <li class="li">Do not access the statistics counters when the TX and RX datapaths reset are in
					progress. Doing so can lead to unpredictable results.</li>

			      </ul>

			      
			
			      
			
			      <p class="p"></p>

		    </div>

		    
<div class="tablenoborder"><table class="table" frame="border" id="bhc1395127785135__table_BF4299C6431C4AA0B12597352F407442" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 34.  </span>TX and RX Statistics Registers</span></span></caption>
				
				
				        
				
				        
				
				        
				
				        
				
				        <thead class="thead" align="left">
					          <tr class="row">
						            <th class="entry" id="d50820e252" width="9.84848484848485%" valign="top" align="center">Word Offset </th>

						            <th class="entry" id="d50820e255" width="40.56473829201102%" valign="top" align="center">Register Name </th>

						            <th class="entry" id="d50820e258" width="33.057851239669425%" valign="top" align="center">Description </th>

						            <th class="entry" id="d50820e261" width="8.264462809917356%" valign="top" align="center">Access </th>

						            <th class="entry" id="d50820e264" width="8.264462809917356%" valign="top" align="center">HW Reset Value </th>

					          </tr>

				        </thead>

				        <tbody class="tbody">
					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0140 </td>

						            <td class="entry" headers="d50820e255 " width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_clr</samp>
						            </td>

						            <td class="entry" headers="d50820e258 " width="33.057851239669425%" valign="top" align="left">
							              <ul class="ul" id="bhc1395127785135__ul_C84DB771D54E4C788FD30C3A809865BA">
								                <li class="li" id="bhc1395127785135__li_110AAAA689C74CACAEB2857333D6901C">Bit
									0—Set this register to 1 to clear all TX statistics counters.
									The IP core clears this bit when all counters are cleared. </li>

								                <li class="li" id="bhc1395127785135__li_ADCC8D8D0DFF4BD8BFEE4CAEAD737CE6">Bits
									31:1—reserved. </li>

							              </ul>

						            </td>

						            <td class="entry" headers="d50820e261 " width="8.264462809917356%" valign="top" align="center">RWC </td>

						            <td class="entry" headers="d50820e264 " width="8.264462809917356%" valign="top" align="center">0x0 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01C0 </td>

						            <td class="entry" headers="d50820e255 " width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_clr</samp>
						            </td>

						            <td class="entry" headers="d50820e258 " width="33.057851239669425%" valign="top" align="left">
							              <ul class="ul" id="bhc1395127785135__ul_AFCEFB0AB3B9444AA7B179DEA84EF8DF">
								                <li class="li" id="bhc1395127785135__li_58A21980023C4B12BCD845EE3CCE47A9">Bit
									0—Set this register to 1 to clear all RX statistics counters.
									The IP core clears this bit when all counters are cleared. </li>

								                <li class="li" id="bhc1395127785135__li_DFFD2383FA944B8897E3B1EA452A2304">Bits
									31:1—reserved. </li>

							              </ul>

						            </td>

						            <td class="entry" headers="d50820e261 " width="8.264462809917356%" valign="top" align="center">RWC </td>

						            <td class="entry" headers="d50820e264 " width="8.264462809917356%" valign="top" align="center">0x0 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0142 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_framesOK</samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of frames that are
							successfully received or transmitted, including control frames. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0143 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01C2 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_framesOK</samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01C3 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0144 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_framesErr</samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of frames received or
							transmitted with error, including control frames. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0145 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01C4 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_framesErr</samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01C5 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center"> 0x01C6 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
							              <samp class="ph codeph">rx_stats_framesCRCErr</samp>
                     
						</td>

						            <td class="entry" headers="d50820e258 " rowspan="2" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of RX frames with CRC error. </td>

						            <td class="entry" headers="d50820e261 " rowspan="2" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="2" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01C7 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0148 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_octetsOK</samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">64-bit
							statistics counter that collects the payload length, including the bytes
							in control frames. The payload length is the number of data and padding
							bytes received or transmitted. If the <samp class="ph codeph">tx_vlan_detection[0]</samp> or <samp class="ph codeph">rx_vlan_detection[0]</samp> register bit is set to 1, the VLAN
							and stacked VLAN tags are counted as part of the TX payload or RX
							payload respectively. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0149 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01C8 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_octetsOK</samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01C9 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x014A </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_pauseMACCtrl_Frames</samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of valid pause frames
							received or transmitted. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x014B </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01CA </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_pauseMACCtrl_Frames</samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01CB </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x014C </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_ifErrors</samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of frames received or
							transmitted that are invalid and with error. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x014D </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01CC </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_ifErrors</samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01CD </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x014E </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_unicast_FramesOK</samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of good unicast frames
							received or transmitted, excluding control frames. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x014F </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01CE </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_unicast_FramesOK</samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01CF </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0150 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_unicast_FramesErr</samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of unicast frames received
							or transmitted with error, excluding control frames. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0151 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01D0 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_unicast_FramesErr</samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01D1 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0152 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_multicast_FramesOK</samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of good multicast frames
							received or transmitted, excluding control frames. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0153 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01D2 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_multicast_FramesOK</samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01D3 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0154 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_multicast_FramesErr</samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of multicast frames received
							or transmitted with error, excluding control frames. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0155 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01D4 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_multicast_FramesErr</samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01D5 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0156 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_broadcast_FramesOK</samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of good broadcast frames
							received or transmitted, excluding control frames. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0157 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01D6 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_broadcast_FramesOK</samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01D7 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0158 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_broadcast_FramesErr</samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of broadcast frames received
							or transmitted with error, excluding control frames. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0159 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01D8 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_broadcast_FramesErr</samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01D9 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x015A </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_etherStatsOctets</samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">64-bit
							statistics counter that collects the total number of octets received or
							transmitted. This count includes good, errored, and invalid frames. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x015B </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01DA </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_etherStatsOctets</samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01DB </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x015C </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_etherStatsPkts</samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the total number of good, errored, and
							invalid frames received or transmitted. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x015D </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01DC </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_etherStatsPkts</samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01DD </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x015E </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_etherStatsUndersizePkts </samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of undersized TX or RX
							frames. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x015F </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01DE </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_etherStatsUndersizePkts </samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01DF </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0160 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_etherStatsOversizePkts </samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of TX or RX frames whose
							length exceeds the maximum frame length specified. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0161 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01E0 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_etherStatsOversizePkts </samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01E1 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0162 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_etherStatsPkts64Octets </samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of 64-byteTX or RX frames,
							including the CRC field but excluding the preamble and SFD bytes. This
							count includes good, errored, and invalid frames. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0163 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01E2 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_etherStatsPkts64Octets </samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01E3 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0164 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_etherStatsPkts65to127Octets </samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of TX or RX frames between
							the length of 65 and 127 bytes, including the CRC field but excluding
							the preamble and SFD bytes. This count includes good, errored, and
							invalid frames. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0165 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01E4 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_etherStatsPkts65to127Octets </samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01E5 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0166 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_etherStatsPkts128to255Octets </samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of TX or RX frames between
							the length of 128 and 255 bytes, including the CRC field but excluding
							the preamble and SFD bytes. This count includes good, errored, and
							invalid frames. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0167 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01E6 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_etherStatsPkts128to255Octets </samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01E7 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0168 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_etherStatsPkts256to511Octets </samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of TX or RX frames between
							the length of 256 and 511 bytes, including the CRC field but excluding
							the preamble and SFD bytes. This count includes good, errored, and
							invalid frames. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0169 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01E8 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_etherStatsPkts256to511Octets </samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01E9 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x016A </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_etherStatsPkts512to1023Octets </samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of TX or RX frames between
							the length of 512 and 1,023 bytes, including the CRC field but excluding
							the preamble and SFD bytes. This count includes good, errored, and
							invalid frames. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x016B </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01EA </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_etherStatsPkts512to1023Octets </samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01EB </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x016C </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_etherStatPkts1024to1518Octets </samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of TX or RX frames between
							the length of 1,024 and 1,518 bytes, including the CRC field but
							excluding the preamble and SFD bytes. This count includes good, errored,
							and invalid frames. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x016D </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01EC </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_etherStatPkts1024to1518Octets </samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01ED </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x016E </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_etherStatsPkts1519toXOctets </samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of TX or RX frames equal or
							more than the length of 1,519 bytes, including the CRC field but
							excluding the preamble and SFD bytes. This count includes good, errored,
							and invalid frames. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x016F </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01EE </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_etherStatsPkts1519toXOctets </samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01EF </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01F0 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
							              <samp class="ph codeph">rx_stats_etherStatsFragments </samp>
							              </td>

						            <td class="entry" headers="d50820e258 " rowspan="2" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the total number of RX frames with
							length less than 64 bytes and CRC error. The MAC does not drop these
							frames.
						</td>

						            <td class="entry" headers="d50820e261 " rowspan="2" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="2" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01F1 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01F2 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
							              <samp class="ph codeph">rx_stats_etherStatsJabbers
							</samp>
                     
						</td>

						            <td class="entry" headers="d50820e258 " rowspan="2" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of oversized RX frames with
							CRC error. The MAC does not drop these frames.
						</td>

						            <td class="entry" headers="d50820e261 " rowspan="2" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="2" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01F3 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center"> 0x01F4 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
							              <samp class="ph codeph">rx_stats_etherStatsCRCErr
							</samp>
                     
						</td>

						            <td class="entry" headers="d50820e258 " rowspan="2" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of RX frames with CRC error,
							whose length is between 64 and the maximum frame length specified in the
							register. The MAC does not drop these frames.
						</td>

						            <td class="entry" headers="d50820e261 " rowspan="2" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="2" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01F5 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0176 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_unicastMACCtrlFrames </samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of valid TX or RX unicast
							control frames. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0177 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01F6 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_unicastMACCtrlFrames </samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01F7 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0178 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_multicastMACCtrlFrames </samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of valid TX or RX multicast
							control frames. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x0179 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01F8 </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_multicastMACCtrlFrames </samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01F9 </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x017A </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_broadcastMACCtrlFrames </samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of valid TX or RX broadcast
							control frames. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x017B </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01FA </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_broadcastMACCtrlFrames </samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01FB </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x017C </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">tx_stats_PFCMACCtrlFrames </samp>
						            </td>

						            <td class="entry" headers="d50820e258 " rowspan="4" width="33.057851239669425%" valign="top" align="left">36-bit
							statistics counter that collects the number of valid TX or RX PFC
							frames. </td>

						            <td class="entry" headers="d50820e261 " rowspan="4" width="8.264462809917356%" valign="top" align="center">RO </td>

						            <td class="entry" headers="d50820e264 " rowspan="4" width="8.264462809917356%" valign="top" align="center">0x0
						</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x017D </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01FC </td>

						            <td class="entry" headers="d50820e255 " rowspan="2" width="40.56473829201102%" valign="top" align="left">
                     <samp class="ph codeph">rx_stats_PFCMACCtrlFrames </samp>
						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d50820e252 " width="9.84848484848485%" valign="top" align="center">0x01FD </td>

					          </tr>

				        </tbody>

			      </table>
</div>

	  </div>


</div>
</div>
 
      </section> 
        <section class="tab-1 section-overflow">

        <header class="anchor" id="bhc1395127760516">
          <h1>
          
            Interface Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
<div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link" href="#bhc1395127616398" title="Overview of the interfaces and signals.">Interfaces</a></div>
</div>
</div>

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395127792022">
          <h1>
          
            Clock and Reset Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body refbody">
		    <div class="section" id="bhc1395127792022__section_N10255_N1000F_N10001">
			      <p class="p">The LL Ethernet 10G MAC
					<span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core operates in multiple clock domains. You
				can use different sources to drive the clock and reset domains. You can also use the
				same clock source as specified in the description of each signal. </p>

			      
<div class="tablenoborder"><table class="table noshade" frame="border" id="bhc1395127792022__table_cv2_kvt_wq" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 35.  </span>Clock and Reset Signals</span></span></caption>
					          
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d56716e173" width="24.39024390243903%" valign="top" align="center">Signal </th>

							              <th class="entry" id="d56716e176" width="14.634146341463417%" valign="top" align="left">Operating Mode</th>

							              <th class="entry" id="d56716e179" width="12.195121951219514%" valign="top" align="center">Direction </th>

							              <th class="entry" id="d56716e182" width="12.195121951219514%" valign="top" align="center">Width </th>

							              <th class="entry" id="d56716e185" width="36.585365853658544%" valign="top" align="center">Description
							</th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d56716e173 " width="24.39024390243903%" valign="top" align="left">
                        <samp class="ph codeph">tx_312_5_clk</samp>
							              </td>

							              <td class="entry" headers="d56716e176 " width="14.634146341463417%" valign="top" align="left">10G, 1G/10G,1G/2.5G/10G,
								10M/100M/1G/2.5G/5G/10G
								(USXGMII), 10M/100M/1G/10G, 10M/100M/1G/2.5G/10G </td>

							              <td class="entry" headers="d56716e179 " width="12.195121951219514%" valign="top" align="center">In </td>

							              <td class="entry" headers="d56716e182 " width="12.195121951219514%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d56716e185 " width="36.585365853658544%" valign="top" align="left">312.5 MHz clock for the MAC TX datapath when the
									<span class="ph uicontrol">Enable 10GBASE-R register
									mode</span> is disabled. You may use the same clock source
								for this clock and <samp class="ph codeph">rx_312_5_clk</samp>. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d56716e173 " width="24.39024390243903%" valign="top" align="left">
                        <samp class="ph codeph">tx_xcvr_clk</samp>
                     </td>

							              <td class="entry" headers="d56716e176 " width="14.634146341463417%" valign="top" align="left">10G </td>

							              <td class="entry" headers="d56716e179 " width="12.195121951219514%" valign="top" align="center">In </td>

							              <td class="entry" headers="d56716e182 " width="12.195121951219514%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d56716e185 " width="36.585365853658544%" valign="top" align="left">322.265625 MHz clock for the MAC TX datapath when the
									<span class="ph uicontrol">Enable 10GBASE-R register
									mode</span> is enabled.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d56716e173 " rowspan="2" width="24.39024390243903%" valign="top" align="left">
                        <samp class="ph codeph">tx_156_25_clk</samp>
							              </td>

							              <td class="entry" headers="d56716e176 " width="14.634146341463417%" valign="top" align="left">10G, 1G/10G,1G/2.5G/10G,
								10M/100M/1G/2.5G/5G/10G
								(USXGMII), 10M/100M/1G/10G, 10M/100M/1G/2.5G/10G</td>

							              <td class="entry" headers="d56716e179 " width="12.195121951219514%" valign="top" align="center">In </td>

							              <td class="entry" headers="d56716e182 " width="12.195121951219514%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d56716e185 " width="36.585365853658544%" valign="top" align="left">
								                <p class="p">156.25 MHz clock for the MAC TX datapath when you choose to maintain
									compatibility with the 64-bit Ethernet 10G MAC on the <span class="keyword">
               Avalon<sup>®</sup>
            </span>-ST TX data interface or XGMII. This
									feature is not available when the <span class="ph uicontrol">Enable 10GBASE-R register mode</span> is enabled. </p>

								                <p class="p">
                           <span class="keyword">Intel</span> recommends that this clock and <samp class="ph codeph">tx_312_5_clk</samp> share the same clock
									source. This clock must be synchronous to <samp class="ph codeph">tx_312_5_clk</samp>. Their rising edges
									must align and must have 0 ppm and phase-shift. </p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d56716e176 " width="14.634146341463417%" valign="top" align="left">1G/2.5G, 10M/100M/1G/2.5G</td>

							              <td class="entry" headers="d56716e179 " width="12.195121951219514%" valign="top" align="center">In</td>

							              <td class="entry" headers="d56716e182 " width="12.195121951219514%" valign="top" align="center">1</td>

							              <td class="entry" headers="d56716e185 " width="36.585365853658544%" valign="top" align="left">156.25 MHz clock for the <span class="keyword">
               Avalon<sup>®</sup>
            </span>-ST
								TX data interface.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d56716e173 " width="24.39024390243903%" valign="top" align="left">
                        <samp class="ph codeph">tx_rst_n</samp>
                     </td>

							              <td class="entry" headers="d56716e176 " width="14.634146341463417%" valign="top" align="left">All</td>

							              <td class="entry" headers="d56716e179 " width="12.195121951219514%" valign="top" align="center">In</td>

							              <td class="entry" headers="d56716e182 " width="12.195121951219514%" valign="top" align="center">1</td>

							              <td class="entry" headers="d56716e185 " width="36.585365853658544%" valign="top" align="left">
								                <p class="p">Active-low asynchronous reset in the <samp class="ph codeph">tx_312_5_clk</samp> clock domain for the MAC TX
									datapath.</p>

								                <p class="p">For the reset requirements, refer to the related links.</p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d56716e173 " width="24.39024390243903%" valign="top" align="left">
                        <samp class="ph codeph">rx_312_5_clk</samp>
							              </td>

							              <td class="entry" headers="d56716e176 " width="14.634146341463417%" valign="top" align="left">10G, 1G/10G, 1G/2.5G/10G,
								10M/100M/1G/2.5G/5G/10G
								(USXGMII), 10M/100M/1G/10G, 10M/100M/1G/2.5G/10G</td>

							              <td class="entry" headers="d56716e179 " width="12.195121951219514%" valign="top" align="center">In </td>

							              <td class="entry" headers="d56716e182 " width="12.195121951219514%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d56716e185 " width="36.585365853658544%" valign="top" align="left">312.5 MHz clock for the MAC RX datapath when the
									<span class="ph uicontrol">Enable 10GBASE-R register
									mode</span> is disabled. You may use the same clock source
								for this clock and <samp class="ph codeph">tx_312_5_clk</samp>. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d56716e173 " width="24.39024390243903%" valign="top" align="left">
                        <samp class="ph codeph">rx_xcvr_clk</samp>
                     </td>

							              <td class="entry" headers="d56716e176 " width="14.634146341463417%" valign="top" align="left">10G</td>

							              <td class="entry" headers="d56716e179 " width="12.195121951219514%" valign="top" align="center">In </td>

							              <td class="entry" headers="d56716e182 " width="12.195121951219514%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d56716e185 " width="36.585365853658544%" valign="top" align="left">322.265625 MHz clock for the MAC RX datapath when the
									<span class="ph uicontrol">Enable 10GBASE-R register
									mode</span> is enabled.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d56716e173 " rowspan="2" width="24.39024390243903%" valign="top" align="left">
                        <samp class="ph codeph">rx_156_25_clk</samp>
							              </td>

							              <td class="entry" headers="d56716e176 " width="14.634146341463417%" valign="top" align="left">10G, 1G/10G, 1G/2.5G/10G,
								10M/100M/1G/2.5G/5G/10G
								(USXGMII), 10M/100M/1G/10G, 10M/100M/1G/2.5G/10G</td>

							              <td class="entry" headers="d56716e179 " width="12.195121951219514%" valign="top" align="center">In </td>

							              <td class="entry" headers="d56716e182 " width="12.195121951219514%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d56716e185 " width="36.585365853658544%" valign="top" align="left">
								                <p class="p">156.25MHz clock for the MAC RX datapath when you choose to maintain
									compatibility with the 64-bit Ethernet 10G MAC on the <span class="keyword">
               Avalon<sup>®</sup>
            </span>-ST RX data interface or XGMII. This
									feature is not available when the <span class="ph uicontrol">Enable 10GBASE-R register mode</span> is enabled.</p>

								                <p class="p">
                           <span class="keyword">Intel</span> recommends that you use the same clock
									source for this clock and <samp class="ph codeph">rx_312_5_clk</samp>. This clock must be synchronous to
										<samp class="ph codeph">rx_312_5_clk</samp>. Their rising
									edges must align and must have 0 ppm and phase-shift.</p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d56716e176 " width="14.634146341463417%" valign="top" align="left">1G/2.5G, 10M/100M/1G/2.5G</td>

							              <td class="entry" headers="d56716e179 " width="12.195121951219514%" valign="top" align="center">In</td>

							              <td class="entry" headers="d56716e182 " width="12.195121951219514%" valign="top" align="center">1</td>

							              <td class="entry" headers="d56716e185 " width="36.585365853658544%" valign="top" align="left">156.25 MHz clock for the <span class="keyword">
               Avalon<sup>®</sup>
            </span>-ST
								RX data interface.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d56716e173 " width="24.39024390243903%" valign="top" align="left">
								                <samp class="ph codeph">rx_rst_n</samp>
							              </td>

							              <td class="entry" headers="d56716e176 " width="14.634146341463417%" valign="top" align="left">All</td>

							              <td class="entry" headers="d56716e179 " width="12.195121951219514%" valign="top" align="center">In </td>

							              <td class="entry" headers="d56716e182 " width="12.195121951219514%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d56716e185 " width="36.585365853658544%" valign="top" align="left">
								                <p class="p">Active-low reset in the <samp class="ph codeph">rx_312_5_clk</samp>
									clock domain for the MAC RX datapath.</p>

								                <p class="p">For the reset requirements, refer to the related links.</p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d56716e173 " rowspan="2" width="24.39024390243903%" valign="top" align="left">
								                <samp class="ph codeph">csr_clk</samp>
							              </td>

							              <td class="entry" headers="d56716e176 " width="14.634146341463417%" valign="top" align="left">10G, 1G/10G, 1G/2.5G/10G,
								10M/100M/1G/2.5G/5G/10G
								(USXGMII), 10M/100M/1G/10G, 10M/100M/1G/2.5G/10G</td>

							              <td class="entry" headers="d56716e179 " width="12.195121951219514%" valign="top" align="center">In </td>

							              <td class="entry" headers="d56716e182 " width="12.195121951219514%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d56716e185 " width="36.585365853658544%" valign="top" align="left">Clock for the <span class="keyword">
               Avalon<sup>®</sup>
            </span>-MM control
								and status interface. <span class="keyword">Intel</span> recommends that this clock operates within 125 - 156.25 MHz. A
								lower frequency might result in inaccurate statistics especially
								when you are using register-based statistics counters. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d56716e176 " width="14.634146341463417%" valign="top" align="left">1G/2.5G, 10M/100M/1G/2.5G</td>

							              <td class="entry" headers="d56716e179 " width="12.195121951219514%" valign="top" align="center">In</td>

							              <td class="entry" headers="d56716e182 " width="12.195121951219514%" valign="top" align="center">1</td>

							              <td class="entry" headers="d56716e185 " width="36.585365853658544%" valign="top" align="left">125 MHz clock for the <span class="keyword">
               Avalon<sup>®</sup>
            </span>-MM
								control and status interface.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d56716e173 " width="24.39024390243903%" valign="top" align="left">
								                <samp class="ph codeph">csr_rst_n</samp>
							              </td>

							              <td class="entry" headers="d56716e176 " width="14.634146341463417%" valign="top" align="left">All</td>

							              <td class="entry" headers="d56716e179 " width="12.195121951219514%" valign="top" align="center">In</td>

							              <td class="entry" headers="d56716e182 " width="12.195121951219514%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d56716e185 " width="36.585365853658544%" valign="top" align="left">
								                <p class="p">Active-low asynchronous reset signal for the
										<samp class="ph codeph">csr_clk</samp> domain. This
									signal acts as a global reset for the MAC IP core.</p>

								                <p class="p">For the reset requirements, refer to the related links.</p>

							              </td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>

	  </div>
 
<div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link" href="#nfa1429078370515">Reset Requirements</a></div>
<div><a class="link" href="#qvk1471920953837">Avalon -ST Data Interface Clocks</a></div>
<div><a class="link" href="#qvz1471921859931">IEEE 1588v2 Interface Clocks</a></div>
</div>
</div>

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395127793769">
          <h1>
          
            Speed Selection Signal 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    
<div class="tablenoborder"><table class="table noshade" frame="border" id="bhc1395127793769__table_x2w_zr5_wq" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 36.  </span>Speed Selection Signal</span></span></caption>
				        
				        
				        
				        
				        
				        <thead class="thead" align="left">
					          <tr class="row">
						            <th class="entry" id="d58311e162" width="18.292682926829272%" valign="top" align="center">Signal </th>

						            <th class="entry" id="d58311e165" width="20.731707317073173%" valign="top" align="center">Operating Mode</th>

						            <th class="entry" id="d58311e168" width="12.195121951219514%" valign="top" align="center">Direction </th>

						            <th class="entry" id="d58311e171" width="12.195121951219514%" valign="top" align="center">Width </th>

						            <th class="entry" id="d58311e174" width="36.585365853658544%" valign="top" align="center">Description </th>

					          </tr>

				        </thead>

				        <tbody class="tbody">
					          <tr class="row">
						            <td class="entry" headers="d58311e162 " rowspan="2" width="18.292682926829272%" valign="top" align="left">
                     <samp class="ph codeph">speed_sel</samp>
						            </td>

						            <td class="entry" headers="d58311e165 " width="20.731707317073173%" valign="top" align="center">10G, 1G/10G,10M/100M/1G/10G</td>

						            <td class="entry" headers="d58311e168 " width="12.195121951219514%" valign="top" align="center">In </td>

						            <td class="entry" headers="d58311e171 " width="12.195121951219514%" valign="top" align="center">2 </td>

						            <td class="entry" headers="d58311e174 " rowspan="2" width="36.585365853658544%" valign="top" align="left">
							              <p class="p">Connect this asynchronous signal to the PHY to obtain
								the PHY's speed:</p>

							              <ul class="ul" id="bhc1395127793769__ul_tjw_zr5_wq">
								                <li class="li">0x0 = 10 Gbps </li>

								                <li class="li">0x1 = 1 Gbps </li>

								                <li class="li">0x2 = 100 Mbps </li>

								                <li class="li">0x3 = 10 Mbps </li>

								                <li class="li">0x4 = 2.5 Gbps</li>

								                <li class="li">0x5 = 5 Gbps</li>

							              </ul>

							              <p class="p">The
									<samp class="ph codeph">speed_sel</samp>
								signal can be synchronized to TX or RX clock of the LL Ethernet 10G
								MAC
									<span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> core.</p>

							              <p class="p">Before the speed change, make sure the MAC TX and RX
								datapaths are idle with no packet transmission.</p>

							              <p class="p">After the line rate changes, trigger a reset on the
								TX and RX datapaths by asserting these active-low reset signals,
									<samp class="ph codeph">tx_rst_n</samp> and <samp class="ph codeph">rx_rst_n</samp>.</p>

						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d58311e165 " width="20.731707317073173%" valign="top" align="center">1G/2.5G, 1G/2.5G/10G,
							10M/100M/1G/2.5G/5G/10G
							(USXGMII), 10M/100M/1G/2.5G, 10M/100M/1G/2.5G/10G</td>

						            <td class="entry" headers="d58311e168 " width="12.195121951219514%" valign="top" align="center">In</td>

						            <td class="entry" headers="d58311e171 " width="12.195121951219514%" valign="top" align="center">3</td>

					          </tr>

				        </tbody>

			      </table>
</div>

	  </div>


</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395127795110">
          <h1>
          
            Error Correction Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body refbody">
		    <div class="section" id="bhc1395127795110__section_N10012_N1000F_N10001">
			      <p class="p">The error correction signals are present only when you turn on the ECC option. </p>

			      
<div class="tablenoborder"><table class="table noshade" frame="border" id="bhc1395127795110__table_B26CCB4CB2B84A6CB18CF295CE9E9F0F" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 37.  </span>Error Correction Signals</span></span></caption>
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d58621e183" width="28.57142857142857%" valign="top" align="center">Signal </th>

							              <th class="entry" id="d58621e186" width="14.285714285714285%" valign="top" align="center">Direction </th>

							              <th class="entry" id="d58621e189" width="14.285714285714285%" valign="top" align="center">Width </th>

							              <th class="entry" id="d58621e192" width="42.857142857142854%" valign="top" align="center">Description </th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d58621e183 " width="28.57142857142857%" valign="top" align="left">
                        <samp class="ph codeph">ecc_err_det_corr</samp>
							              </td>

							              <td class="entry" headers="d58621e186 " width="14.285714285714285%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d58621e189 " width="14.285714285714285%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d58621e192 " width="42.857142857142854%" valign="top" align="left">The MAC IP core can indicate detected and corrected ECC
								errors using the <samp class="ph codeph">ecc_status</samp>
								register, or both the register and this signal. <p class="p">This signal indicates the state of the <samp class="ph codeph">ecc_status[0]</samp> register bit when the <samp class="ph codeph">ecc_enable[0]</samp> register bit is set
									to 1. This signal is 0 when the <samp class="ph codeph">ecc_enable[0]</samp> register bit is set to
								1.</p>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d58621e183 " width="28.57142857142857%" valign="top" align="left">
                        <samp class="ph codeph">ecc_err_det_uncorr</samp>
							              </td>

							              <td class="entry" headers="d58621e186 " width="14.285714285714285%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d58621e189 " width="14.285714285714285%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d58621e192 " width="42.857142857142854%" valign="top" align="left">The MAC IP core can indicate detected and uncorrected
								ECC errors using the <samp class="ph codeph">ecc_status</samp>
								register, or both the register and this signal. <p class="p">This signal indicates the state of the <samp class="ph codeph">ecc_status[1]</samp> register bit when the <samp class="ph codeph">ecc_enable[1]</samp> register bit is set
									to 1. This signal is 0 when the <samp class="ph codeph">ecc_enable[1]</samp> register bit is set to 1.
								</p>

                     </td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1396947414732">
          <h1>
          
            Unidirectional Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    <div class="section" id="bhc1396947414732__section_N10012_N1000F_N10001">
			      <p class="p">The signals below are present when you turn on the <span class="ph uicontrol">Unidirectional feature</span> option. This feature is available only in
				10G operating mode.</p>

			      
<div class="tablenoborder"><table class="table noshade" frame="border" id="bhc1396947414732__table_B26CCB4CB2B84A6CB18CF295CE9E9F0F" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 38.  </span>Unidirectional Signals</span></span></caption>
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry keep-together" id="d58909e186" width="28.57142857142857%" valign="top" align="center">Signal </th>

							              <th class="entry" id="d58909e189" width="14.285714285714285%" valign="top" align="center">Direction </th>

							              <th class="entry" id="d58909e192" width="14.285714285714285%" valign="top" align="center">Width </th>

							              <th class="entry" id="d58909e195" width="42.857142857142854%" valign="top" align="center">Description </th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d58909e186 " width="28.57142857142857%" valign="top">
                        <samp class="ph codeph">unidirectional_en</samp>
							              </td>

							              <td class="entry" headers="d58909e189 " width="14.285714285714285%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d58909e192 " width="14.285714285714285%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d58909e195 " width="42.857142857142854%" valign="top">
								                <p class="p">When asserted, this signal indicates the state of
									the <samp class="ph codeph">tx_unidir_control</samp> register
									bit 0.</p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d58909e186 " width="28.57142857142857%" valign="top">
                        <samp class="ph codeph">unidirectional_remote_fault_dis</samp>
							              </td>

							              <td class="entry" headers="d58909e189 " width="14.285714285714285%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d58909e192 " width="14.285714285714285%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d58909e195 " width="42.857142857142854%" valign="top">
								                <p class="p">When asserted, this signal indicates the state of
									the <samp class="ph codeph">tx_unidir_control</samp> register
									bit 1.</p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d58909e186 " width="28.57142857142857%" valign="top">
                        <samp class="ph codeph">unidirectional_force_remote_fault</samp>
                     </td>

							              <td class="entry" headers="d58909e189 " width="14.285714285714285%" valign="top" align="center">Out</td>

							              <td class="entry" headers="d58909e192 " width="14.285714285714285%" valign="top" align="center">1</td>

							              <td class="entry" headers="d58909e195 " width="42.857142857142854%" valign="top">
								                <p class="p">When asserted, this signal indicates the state of
									the <samp class="ph codeph">tx_unidir_control</samp> register
									bit 2.</p>

							              </td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>

   </div>


</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395127796441">
          <h1>
          
            Avalon -MM Programming Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    <div class="section" id="bhc1395127796441__section_N10016_N10011_N10001">
			      
<div class="tablenoborder"><table class="table noshade" frame="border" id="bhc1395127796441__table_f25_5t5_wq" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 39.  </span>
               <span xmlns="" class="keyword">
               Avalon<sup>®</sup>
            </span>-MM Programming Signals</span></span></caption>
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d59260e173" width="25%" valign="top" align="center">Signal </th>

							              <th class="entry" id="d59260e176" width="12.5%" valign="top" align="center">Direction </th>

							              <th class="entry" id="d59260e179" width="12.5%" valign="top" align="center">Width </th>

							              <th class="entry" id="d59260e182" width="50%" valign="top" align="center">Description
							</th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d59260e173 " width="25%" valign="top" align="left">
                        <samp class="ph codeph">csr_address[]</samp>
							              </td>

							              <td class="entry" headers="d59260e176 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d59260e179 " width="12.5%" valign="top" align="center">10/2</td>

							              <td class="entry" headers="d59260e182 " width="50%" valign="top" align="left"> Use this bus to specify the register address to read
								from or write to. <p class="p">The width is 13 bits when you
									enable the <span class="ph uicontrol">Use Legacy Ethernet 10G
										MAC Avalon Memory-Mapped Interface</span>
								option.</p>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d59260e173 " width="25%" valign="top" align="left">
                        <samp class="ph codeph">csr_read</samp>
							              </td>

							              <td class="entry" headers="d59260e176 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d59260e179 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d59260e182 " width="50%" valign="top" align="left">Assert this signal to request a
								read. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d59260e173 " width="25%" valign="top" align="left">
                        <samp class="ph codeph">csr_readdata[]</samp>
							              </td>

							              <td class="entry" headers="d59260e176 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d59260e179 " width="12.5%" valign="top" align="center">32 </td>

							              <td class="entry" headers="d59260e182 " width="50%" valign="top" align="left">Data read from the specified
								register. The data is valid when the<samp class="ph codeph">csr_waitrequest</samp> signal is deasserted.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d59260e173 " width="25%" valign="top" align="left">
                        <samp class="ph codeph">csr_write</samp>
							              </td>

							              <td class="entry" headers="d59260e176 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d59260e179 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d59260e182 " width="50%" valign="top" align="left">Assert this signal to request a
								write. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d59260e173 " width="25%" valign="top" align="left">
                        <samp class="ph codeph">csr_writedata[]</samp>
							              </td>

							              <td class="entry" headers="d59260e176 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d59260e179 " width="12.5%" valign="top" align="center">32 </td>

							              <td class="entry" headers="d59260e182 " width="50%" valign="top" align="left">Data to be written to the specified register. The data
								is written when the <samp class="ph codeph">csr_waitrequest</samp> signal is deasserted.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d59260e173 " width="25%" valign="top" align="left">
                        <samp class="ph codeph">csr_waitrequest</samp>
							              </td>

							              <td class="entry" headers="d59260e176 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d59260e179 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d59260e182 " width="50%" valign="top" align="left">
								                <p class="p">When asserted, this signal indicates that the
									MAC IP core is busy and not ready to accept any read or write
									requests.</p>

								                <ul class="ul" id="bhc1395127796441__ul_sch_xwx_yq">
									                  <li class="li">When you have requested for a read or write, keep the control signals
										to the <span class="keyword">
               Avalon<sup>®</sup>
            </span>-MM
										interface constant while this signal is asserted. The
										request is complete when it is deasserted.</li>

									                  <li class="li">This signal can be high or low during idle
										cycles and reset. Therefore, the user application must not
										make any assumption of its assertion state during these
										periods.</li>

								                </ul>

							              </td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>

	  </div>


</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nfa1428409378338">
          <h1>
          
            Avalon -ST Data Interfaces 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
<div class="related-links"></div>

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127798230">
          <h1>
          
            Avalon -ST TX Data Interface Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body refbody">
		    <div class="section" id="bhc1395127798230__section_N10012_N1000F_N10001">
			      
<div class="tablenoborder"><table class="table noshade" frame="border" id="bhc1395127798230__table_hxh_x1y_yq" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 40.  </span>
               <span xmlns="" class="keyword">
               Avalon<sup>®</sup>
            </span>-ST TX Data Interface
					Signals</span></span></caption>
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d59912e192" width="25%" valign="top" align="center">Signal </th>

							              <th class="entry" id="d59912e195" width="12.5%" valign="top" align="center">Direction </th>

							              <th class="entry" id="d59912e198" width="12.5%" valign="top" align="center">Width </th>

							              <th class="entry" id="d59912e201" width="50%" valign="top" align="center">Description
							</th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d59912e192 " width="25%" valign="top">
                        <samp class="ph codeph">avalon_st_tx_startofpacket</samp>
							              </td>

							              <td class="entry" headers="d59912e195 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d59912e198 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d59912e201 " width="50%" valign="top">Assert this signal to indicate the
								beginning of the TX data. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d59912e192 " width="25%" valign="top">
                        <samp class="ph codeph">avalon_st_tx_endofpacket</samp>
							              </td>

							              <td class="entry" headers="d59912e195 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d59912e198 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d59912e201 " width="50%" valign="top">Assert this signal to indicate the
								end of the TX data. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d59912e192 " width="25%" valign="top">
                        <samp class="ph codeph">avalon_st_tx_valid</samp>
							              </td>

							              <td class="entry" headers="d59912e195 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d59912e198 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d59912e201 " width="50%" valign="top">Assert this signal to indicate
								that the <samp class="ph codeph">avalon_st_tx_data[]</samp> signal
								and other signals on this interface are valid. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d59912e192 " width="25%" valign="top">
                        <samp class="ph codeph">avalon_st_tx_ready</samp>
							              </td>

							              <td class="entry" headers="d59912e195 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d59912e198 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d59912e201 " width="50%" valign="top">When asserted, indicates that the MAC IP core is ready
								to accept data. The reset value of this signal is
									non-deterministic.<div class="note note" id="bhc1395127798230__note_N100F8_N100F2_N100D7_N10069_N10029_N1001B_N10016_N10013_N10001"><span class="notetitle">Note:</span> During
									reset, the value of the this signal can be 0 or
								1.</div>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d59912e192 " width="25%" valign="top">
                        <samp class="ph codeph">avalon_st_tx_error</samp>
							              </td>

							              <td class="entry" headers="d59912e195 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d59912e198 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d59912e201 " width="50%" valign="top">Assert this signal to indicate
								that the current TX packet contains errors. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d59912e192 " width="25%" valign="top">
                        <samp class="ph codeph">avalon_st_tx_data[]</samp>
							              </td>

							              <td class="entry" headers="d59912e195 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d59912e198 " width="12.5%" valign="top" align="center">32/64 </td>

							              <td class="entry" headers="d59912e201 " width="50%" valign="top">TX data from the client. The client sends the TX data
								to the MAC IP core in this order: <samp class="ph codeph">avalon_st_tx_data[31:24]</samp>, <samp class="ph codeph">avalon_st_tx_data[23:16]</samp>, and so forth.<p class="p">The width is 64 bits when you enable the
										<span class="ph uicontrol">Use 64-bit Ethernet 10G MAC
										Avalon Streaming Interface</span> option. Otherwise, it
									is 32 bits</p>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d59912e192 " width="25%" valign="top">
                        <samp class="ph codeph">avalon_st_tx_empty[]</samp>
							              </td>

							              <td class="entry" headers="d59912e195 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d59912e198 " width="12.5%" valign="top" align="center">2/3 </td>

							              <td class="entry" headers="d59912e201 " width="50%" valign="top">Use this signal to specify the
								number of empty bytes in the cycle that contain the end of the TX
								data. <ul class="ul" id="bhc1395127798230__ul_if3_x1y_yq">
									                  <li class="li">0x0: All bytes are valid.</li>

									                  <li class="li">0x1: The last byte is invalid.</li>

									                  <li class="li">0x2: The last two bytes are invalid.</li>

									                  <li class="li">0x3: The last three bytes are invalid.</li>

								                </ul>
The width is 3 bits when you enable the <span class="ph uicontrol">Use 64-bit Ethernet 10G MAC Avalon Streaming
									Interface</span> option. Otherwise, it is 2 bits.</td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127800093">
          <h1>
          
            Avalon -ST RX Data Interface Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body refbody">
		    <div class="section" id="bhc1395127800093__section_N10012_N1000F_N10001">
			      
<div class="tablenoborder"><table class="table noshade" frame="border" id="bhc1395127800093__table_B26CCB4CB2B84A6CB18CF295CE9E9F0F" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 41.  </span>
               <span xmlns="" class="keyword">
               Avalon<sup>®</sup>
            </span>-ST RX Data Interface
					Signals</span></span></caption>
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d60615e192" width="25%" valign="top" align="center">Signal </th>

							              <th class="entry" id="d60615e195" width="12.5%" valign="top" align="center">Direction </th>

							              <th class="entry" id="d60615e198" width="12.5%" valign="top" align="center">Width </th>

							              <th class="entry" id="d60615e201" width="50%" valign="top" align="center">Description </th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d60615e192 " width="25%" valign="top">
                        <samp class="ph codeph">avalon_st_rx_startofpacket</samp>
							              </td>

							              <td class="entry" headers="d60615e195 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d60615e198 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d60615e201 " width="50%" valign="top">When asserted, indicates the beginning of the RX
								data.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d60615e192 " width="25%" valign="top">
                        <samp class="ph codeph">avalon_st_rx_endofpacket</samp>
							              </td>

							              <td class="entry" headers="d60615e195 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d60615e198 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d60615e201 " width="50%" valign="top">When asserted, indicates the end of the RX
								data.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d60615e192 " width="25%" valign="top">
                        <samp class="ph codeph">avalon_st_rx_valid</samp>
							              </td>

							              <td class="entry" headers="d60615e195 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d60615e198 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d60615e201 " width="50%" valign="top">When asserted, indicates that the <samp class="ph codeph">avalon_st_rx_data[]</samp> signal and other
								signals on this interface are valid. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d60615e192 " width="25%" valign="top">
                        <samp class="ph codeph">avalon_st_rx_ready</samp>
							              </td>

							              <td class="entry" headers="d60615e195 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d60615e198 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d60615e201 " width="50%" valign="top">Assert this signal when the client
								is ready to accept data. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d60615e192 " width="25%" valign="top">
                        <samp class="ph codeph">avalon_st_rx_error[]</samp>
							              </td>

							              <td class="entry" headers="d60615e195 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d60615e198 " width="12.5%" valign="top" align="center">6 </td>

							              <td class="entry" headers="d60615e201 " width="50%" valign="top">This
								signal indicates one or more errors in the current packet being
								transferred on the Avalon-ST RX interface. It is qualified by the
									<samp class="ph codeph">avalon_st_rx_valid</samp> and <samp class="ph codeph">avalon_st_rx_ready</samp> signals and aligned
								to the end of packet.
									<ul class="ul" id="bhc1395127800093__ul_A1733FC9DD554CA1A20CAFC3FEACB4E3">
									                  <li class="li" id="bhc1395127800093__li_F515EE991172408E9B18E5370566D327">Bit
										0—PHY error. <ul class="ul" id="bhc1395127800093__ul_lrk_qkx_gr">
											                      <li class="li">For 10 Gbps, the data on <samp class="ph codeph">xgmii_rx_data</samp> contains a
												control error character (FE).</li>

											                      <li class="li">For 10 Mbps,100 Mbps,1 Gbps, <samp class="ph codeph">gmii_rx_err</samp> or <samp class="ph codeph">mii_rx_err</samp> is
												asserted.</li>

											                      <li class="li">For 1G/2.5G, <samp class="ph codeph">gmii16b_rx_err</samp> is asserted.</li>

										                    </ul>

                           </li>

									                  <li class="li" id="bhc1395127800093__li_6A1AFEDB5EFF49E5A33B70A6CAE245EC">Bit
										1—CRC error. The computed CRC value does not match the CRC
										received. </li>

									                  <li class="li" id="bhc1395127800093__li_C1941DD54AB146B299B5C9AAACFCD12E">Bit
										2—Undersized frame. The RX frame length is less than 64
										bytes. </li>

									                  <li class="li" id="bhc1395127800093__li_D07D059A09D2403CB791DC7CFC53380B">Bit
										3—Oversized frame. </li>

									                  <li class="li" id="bhc1395127800093__li_9D742813AE4649749A4E4B4556B686C5">Bit
										4—Payload length error. </li>

									                  <li class="li" id="bhc1395127800093__li_9E54D092AA33420C82F1D362F4169418">Bit
										5—Overflow error. The user application is not ready to
										receive more data while still receiving incoming data from
										the MAC IP core. </li>

								                </ul>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d60615e192 " width="25%" valign="top">
                        <samp class="ph codeph">avalon_st_rx_data[]</samp>
							              </td>

							              <td class="entry" headers="d60615e195 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d60615e198 " width="12.5%" valign="top" align="center">32/64 </td>

							              <td class="entry" headers="d60615e201 " width="50%" valign="top">RX data to the client. The MAC IP core sends the RX
								data to the client in this order: <samp class="ph codeph">avalon_st_rx_data[31:24]</samp>, <samp class="ph codeph">avalon_st_rx_data[23:16]</samp>, and so forth.<p class="p">The width is 64 bits when you enable the
										<span class="ph uicontrol">Use 64-bit Ethernet 10G MAC
										Avalon Streaming Interface</span> option. Otherwise, it
									is 32 bits</p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d60615e192 " width="25%" valign="top">
                        <samp class="ph codeph">avalon_st_rx_empty[]</samp>
							              </td>

							              <td class="entry" headers="d60615e195 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d60615e198 " width="12.5%" valign="top" align="center">2/3 </td>

							              <td class="entry" headers="d60615e201 " width="50%" valign="top">
								                <p class="p">Contains the number of empty bytes during the cycle that contain
									the end of the RX data.</p>

								                <p class="p">The width is 3 bits when you enable the <span class="ph uicontrol">Use 64-bit
										Ethernet 10G MAC Avalon Streaming Interface</span>
									option. Otherwise, it is 2 bits.</p>

							              </td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>
 
  </div>
 
<div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link" href="#bhc1395127686406">Frame Type Checking</a></div>
</div>
</div>

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="qvk1471920953837">
          <h1>
          
            Avalon -ST Data Interface Clocks 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    
<div class="tablenoborder"><table class="table" frame="border" id="qvk1471920953837__table_ln3_y1z_1x" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 42.  </span>Clock Signals for the Avalon-ST Data Interfaces</span></span></caption>
				        
				        
				        
				        
				        <thead class="thead" align="left">
					          <tr class="row">
						            <th class="entry" id="d61390e184" width="30.76923076923077%" valign="top" align="left">Interface Signal</th>

						            <th class="entry" id="d61390e187" width="7.6923076923076925%" valign="top" align="center">Mode</th>

						            <th class="entry" id="d61390e190" width="30.76923076923077%" valign="top" align="center">
                     <span class="ph uicontrol">Use legacy Ethernet 10G MAC Avalon Streaming
								interface</span> Option</th>

						            <th class="entry" id="d61390e196" width="30.76923076923077%" valign="top" align="center">Clock Signal</th>

					          </tr>

				        </thead>

				        <tbody class="tbody">
					          <tr class="row">
						            <td class="entry" headers="d61390e184 " rowspan="4" width="30.76923076923077%" valign="top" align="left">
                     <samp class="ph codeph">avalon_st_tx_*</samp>
                  </td>

						            <td class="entry" headers="d61390e187 " rowspan="2" width="7.6923076923076925%" valign="top" align="center">1G</td>

						            <td class="entry" headers="d61390e190 " width="30.76923076923077%" valign="top" align="center">On</td>

						            <td class="entry" headers="d61390e196 " width="30.76923076923077%" valign="top" align="center">
                     <samp class="ph codeph">tx_156_25_clk</samp>
                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d61390e190 " width="30.76923076923077%" valign="top" align="center">Off</td>

						            <td class="entry" headers="d61390e196 " width="30.76923076923077%" valign="top" align="center">
                     <samp class="ph codeph">tx_312_5_clk</samp>
                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d61390e187 " rowspan="2" width="7.6923076923076925%" valign="top" align="center">10G</td>

						            <td class="entry" headers="d61390e190 " width="30.76923076923077%" valign="top" align="center">On</td>

						            <td class="entry" headers="d61390e196 " width="30.76923076923077%" valign="top" align="center">
                     <samp class="ph codeph">tx_156_25_clk</samp>
                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d61390e190 " width="30.76923076923077%" valign="top" align="center">Off</td>

						            <td class="entry" headers="d61390e196 " width="30.76923076923077%" valign="top" align="center">
                     <samp class="ph codeph">tx_312_5_clk</samp>
                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d61390e184 " rowspan="4" width="30.76923076923077%" valign="top" align="left">
                     <samp class="ph codeph">avalon_st_rx_*</samp>
                  </td>

						            <td class="entry" headers="d61390e187 " rowspan="2" width="7.6923076923076925%" valign="top" align="center">1G</td>

						            <td class="entry" headers="d61390e190 " width="30.76923076923077%" valign="top" align="center">On</td>

						            <td class="entry" headers="d61390e196 " width="30.76923076923077%" valign="top" align="center">
                     <samp class="ph codeph">rx_156_25_clk</samp>
                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d61390e190 " width="30.76923076923077%" valign="top" align="center">Off</td>

						            <td class="entry" headers="d61390e196 " width="30.76923076923077%" valign="top" align="center">
                     <samp class="ph codeph">rx_312_5_clk</samp>
                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d61390e187 " rowspan="2" width="7.6923076923076925%" valign="top" align="center">10G</td>

						            <td class="entry" headers="d61390e190 " width="30.76923076923077%" valign="top" align="center">On</td>

						            <td class="entry" headers="d61390e196 " width="30.76923076923077%" valign="top" align="center">
                     <samp class="ph codeph">rx_156_25_clk</samp>
                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d61390e190 " width="30.76923076923077%" valign="top" align="center">Off</td>

						            <td class="entry" headers="d61390e196 " width="30.76923076923077%" valign="top" align="center">
                     <samp class="ph codeph">rx_312_5_clk</samp>
                  </td>

					          </tr>

				        </tbody>

			      </table>
</div>

	  </div>

<div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link" href="#bhc1395127792022">Clock and Reset Signals</a></div>
</div>
</div>

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bhc1395127801831">
          <h1>
          
            Avalon -ST Flow Control Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body refbody"> 
	     
<div class="tablenoborder"><table class="table noshade" frame="border" id="bhc1395127801831__table_B26CCB4CB2B84A6CB18CF295CE9E9F0F" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 43.  </span>
            <span xmlns="" class="keyword">
               Avalon<sup>®</sup>
            </span>-ST Flow Control
				Signals</span></span></caption>
				        
				        
				        
				        
				        
				        <thead class="thead" align="left">
					          <tr class="row">
						            <th class="entry" id="d61971e174" width="21.73913043478261%" valign="top" align="center">Signal </th>

						            <th class="entry" id="d61971e177" width="13.043478260869565%" valign="top" align="center">Operating Mode</th>

						            <th class="entry" id="d61971e180" width="10.869565217391305%" valign="top" align="center">Direction </th>

						            <th class="entry" id="d61971e183" width="10.869565217391305%" valign="top" align="center">Width </th>

						            <th class="entry" id="d61971e186" width="43.47826086956522%" valign="top" align="center">Description </th>

					          </tr>

				        </thead>

				        <tbody class="tbody">
					          <tr class="row">
						            <td class="entry" headers="d61971e174 " width="21.73913043478261%" valign="top" align="left">
                     <samp class="ph codeph">avalon_st_pause_data[]</samp>
						            </td>

						            <td class="entry" headers="d61971e177 " width="13.043478260869565%" valign="top" align="center">All</td>

						            <td class="entry" headers="d61971e180 " width="10.869565217391305%" valign="top" align="center">In </td>

						            <td class="entry" headers="d61971e183 " width="10.869565217391305%" valign="top" align="center">2 </td>

						            <td class="entry" headers="d61971e186 " width="43.47826086956522%" valign="top" align="left">
							              <p class="p">This signal takes effect when the register bits,
									<samp class="ph codeph">tx_pauseframe_enable[2:1]</samp>, are
								both set to the default value 0.</p>

							              <div class="p">Set this signal to the following values to trigger
								the corresponding actions. <ul class="ul" id="bhc1395127801831__ul_C052E3CB2A784F8EA497B27BDBFCD5EA">
									                  <li class="li" id="bhc1395127801831__li_76E5AC1DD2764104B69B7B2D4172E165">0x0: Stops pause frame generation. </li>

									                  <li class="li" id="bhc1395127801831__li_67A7A5F086AE4512857F1C53D2B425FE">0x1: Generates an XON pause frame. </li>

									                  <li class="li" id="bhc1395127801831__li_B5099A683E82428AA231E945337EFAB9">0x2: Generates an XOFF pause frame. The MAC IP core sets
										the pause quanta field in the pause frame to the value in
										the <samp class="ph codeph">tx_pauseframe_quanta</samp>
										register. </li>

									                  <li class="li" id="bhc1395127801831__li_AB7B7009E85E451EA7F25F46D099BF04">0x3: Reserved. </li>

								                </ul>

                     </div>

						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d61971e174 " width="21.73913043478261%" valign="top" align="left">
                     <samp class="ph codeph">avalon_st_tx_pause_length_valid</samp>
						            </td>

						            <td class="entry" headers="d61971e177 " width="13.043478260869565%" valign="top" align="center">All</td>

						            <td class="entry" headers="d61971e180 " width="10.869565217391305%" valign="top" align="center">In </td>

						            <td class="entry" headers="d61971e183 " width="10.869565217391305%" valign="top" align="center">1 </td>

						            <td class="entry" headers="d61971e186 " width="43.47826086956522%" valign="top" align="left">This signal is present in the MAC TX
							only variation. <p class="p">Assert this signal to request the
								MAC IP core to suspend data transmission. When you assert this
								signal, ensure that a valid pause quanta is available on the <samp class="ph codeph">avalon_st_tx_pause_length_data</samp> bus.
							</p>

                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d61971e174 " width="21.73913043478261%" valign="top" align="left">
                     <samp class="ph codeph">avalon_st_tx_pause_length_data[]</samp>
						            </td>

						            <td class="entry" headers="d61971e177 " width="13.043478260869565%" valign="top" align="center">All</td>

						            <td class="entry" headers="d61971e180 " width="10.869565217391305%" valign="top" align="center">In </td>

						            <td class="entry" headers="d61971e183 " width="10.869565217391305%" valign="top" align="center">16 </td>

						            <td class="entry" headers="d61971e186 " width="43.47826086956522%" valign="top" align="left">This signal is present in the MAC TX
							only variation. <p class="p">Use this bus to specify the pause
								quanta in unit of quanta, where 1 unit = 512 bits time. </p>

                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d61971e174 " width="21.73913043478261%" valign="top" align="left">
							              <samp class="ph codeph">avalon_st_tx_pfc_gen_data[]</samp>
						            </td>

						            <td class="entry" headers="d61971e177 " width="13.043478260869565%" valign="top" align="center">10G</td>

						            <td class="entry" headers="d61971e180 " width="10.869565217391305%" valign="top" align="center">In </td>

						            <td class="entry" headers="d61971e183 " width="10.869565217391305%" valign="top" align="center">
                     <em class="ph i">n</em>
							              <p class="p">(4–16) </p>

						            </td>

						            <td class="entry" headers="d61971e186 " width="43.47826086956522%" valign="top" align="left">
                     <em class="ph i">n</em> = 2 x <strong class="ph b">Number of PFC queues</strong> parameter. <p class="p">Each pair of bits is associated with a priority
								queue. Bits 0 and 1 are for priority queue 0, bits 2 and 3 are for
								priority queue 1, and so forth. Set the respective pair of bits to
								the following values to trigger the specified actions for the
								corresponding priority queue. </p>

                     <ul class="ul" id="bhc1395127801831__ul_96BE599361C0456997EC6ABA857CE777">
								                <li class="li" id="bhc1395127801831__li_1B2EE67B8A1241369D3CEB809F7EE2E4">0x0:
									Stops pause frame generation for the corresponding queue. </li>

								                <li class="li" id="bhc1395127801831__li_98F86463C1914A4BABED44BC1D26BEC1">0x1:
									Generates an XON pause frame for the corresponding queue. </li>

								                <li class="li" id="bhc1395127801831__li_279AF2FA16374D839B100C0A97BAD468">0x2:
									Generates an XOFF pause frame for the corresponding queue. The
									MAC IP core sets the pause quanta field in the pause frame to
									the value in the <samp class="ph codeph">tx_pauseframe_quanta</samp> register. </li>

								                <li class="li" id="bhc1395127801831__li_2E6717A43FCC42A1BEA261D3D2F54F2F">0x3:
									Reserved. </li>

							              </ul>

                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d61971e174 " width="21.73913043478261%" valign="top" align="left">
                     <samp class="ph codeph">avalon_st_rx_pfc_pause_data[]</samp>
						            </td>

						            <td class="entry" headers="d61971e177 " width="13.043478260869565%" valign="top" align="center">10G</td>

						            <td class="entry" headers="d61971e180 " width="10.869565217391305%" valign="top" align="center">Out </td>

						            <td class="entry" headers="d61971e183 " width="10.869565217391305%" valign="top" align="center">
                     <em class="ph i">n</em>
							              <p class="p">(2–8) </p>

						            </td>

						            <td class="entry" headers="d61971e186 " width="43.47826086956522%" valign="top" align="left">
                     <em class="ph i">n</em> = <strong class="ph b">Number of PFC queues</strong> parameter. <p class="p">When the MAC RX receives a pause frame, it asserts
								bit <em class="ph i">n</em> of this signal when the pause quanta
								for the <em class="ph i">n</em>
                        <sup class="ph sup">th</sup>
								queue is valid (Pause Quanta Enable [<em class="ph i">n</em>] = 1)
								and greater than 0. For each quanta unit, the MAC RX asserts bit <em class="ph i">n</em> for eight clock cycle. </p>

                     <p class="p">The MAC RX deasserts bit <em class="ph i">n</em>
								of this signal when the pause quanta for the <em class="ph i">n</em>
                        <sup class="ph sup">th</sup> queue is valid (Pause
								Quanta Enable [<em class="ph i">n</em>] = 1) and equal to 0. The
								MAC RX also deasserts bit <em class="ph i">n</em> when the timer
								expires. </p>

                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d61971e174 " width="21.73913043478261%" valign="top" align="left">
							              <samp class="ph codeph">avalon_st_rx_pause_length_valid</samp>
						            </td>

						            <td class="entry" headers="d61971e177 " width="13.043478260869565%" valign="top" align="center">All</td>

						            <td class="entry" headers="d61971e180 " width="10.869565217391305%" valign="top" align="center">Out </td>

						            <td class="entry" headers="d61971e183 " width="10.869565217391305%" valign="top" align="center">1 </td>

						            <td class="entry" headers="d61971e186 " width="43.47826086956522%" valign="top" align="left">This signal is present in the MAC RX
							only variation. <p class="p">The MAC IP core asserts this signal
								to request its link partner to suspend data transmission. When
								asserted, a valid pause quanta is available on the <samp class="ph codeph">avalon_st_rx_pause_length_data</samp> bus.
							</p>

                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d61971e174 " width="21.73913043478261%" valign="top" align="left">
							              <samp class="ph codeph">avalon_st_rx_pause_length_data[]</samp>
						            </td>

						            <td class="entry" headers="d61971e177 " width="13.043478260869565%" valign="top" align="center">All</td>

						            <td class="entry" headers="d61971e180 " width="10.869565217391305%" valign="top" align="center">Out </td>

						            <td class="entry" headers="d61971e183 " width="10.869565217391305%" valign="top" align="center">16 </td>

						            <td class="entry" headers="d61971e186 " width="43.47826086956522%" valign="top" align="left">This signal is present only in the
							MAC RX only variation. <p class="p">Specifies the pause quanta in
								unit of quanta, where 1 unit = 512 bits time. </p>

                  </td>

					          </tr>

				        </tbody>

			      </table>
</div>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nfa1428409512561">
          <h1>
          
            Avalon -ST Status Interface 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
<div class="related-links"></div>

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127803837">
          <h1>
          
            Avalon -ST TX Status Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body refbody"> 
	     
<div class="tablenoborder"><table class="table noshade" frame="border" id="bhc1395127803837__table_B26CCB4CB2B84A6CB18CF295CE9E9F0F" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 44.  </span>
            <span xmlns="" class="keyword">
               Avalon<sup>®</sup>
            </span>-ST TX Status Signals</span></span></caption>
            
            
            
            
            <thead class="thead" align="left"> 
		             <tr class="row"> 
			               <th class="entry" id="d63022e190" width="25%" valign="top" align="center">Signal 
			 </th>
 
			               <th class="entry" id="d63022e193" width="12.5%" valign="top" align="center">Direction 
			 </th>
 
			               <th class="entry" id="d63022e196" width="12.5%" valign="top" align="center">Width 
			 </th>
 
			               <th class="entry" id="d63022e199" width="50%" valign="top" align="center">Description 
			 </th>
 
		             </tr>

            </thead>
 
		          <tbody class="tbody"> 
		             <tr class="row"> 
			               <td class="entry" headers="d63022e190 " width="25%" valign="top">
                     <samp class="ph codeph">avalon_st_txstatus_valid</samp> 
			               </td>
 
			               <td class="entry" headers="d63022e193 " width="12.5%" valign="top" align="center">Out 
			 </td>
 
			               <td class="entry" headers="d63022e196 " width="12.5%" valign="top" align="center">1 
			 </td>
 
			               <td class="entry" headers="d63022e199 " width="50%" valign="top">
							              <p class="p">When asserted, this signal qualifies the <samp class="ph codeph">avalon_st_txstatus_data[]</samp> and <samp class="ph codeph">avalon_st_txstatus_error[]</samp> signals.</p>

						            </td>
 
		             </tr>
 
		             <tr class="row"> 
			               <td class="entry" headers="d63022e190 " width="25%" valign="top">
                     <samp class="ph codeph">avalon_st_txstatus_data[]</samp> 
			               </td>
 
			               <td class="entry" headers="d63022e193 " width="12.5%" valign="top" align="center">Out 
			 </td>
 
			               <td class="entry" headers="d63022e196 " width="12.5%" valign="top" align="center">40 
			 </td>
 
			               <td class="entry" headers="d63022e199 " width="50%" valign="top">
							              <p class="p">Contains information about the TX frame.</p>

							              <ul class="ul" id="bhc1395127803837__ul_4175F3CD3E074FBE9FDE600FBFECB01C">
								                <li class="li" id="bhc1395127803837__li_58F3256F59DF47F287D4F134D132A4AA">Bits 0
									to 15: Payload length. </li>

								                <li class="li" id="bhc1395127803837__li_7248B87C58974FC081E90072D9FF468D">Bits 16
									to 31: Packet length. </li>

								                <li class="li" id="bhc1395127803837__li_7FC123A4AD8744CF839549117C8D1302">Bit 32:
									When set to 1, indicates a stacked VLAN frame. Ignore this bit
									when the MAC is configured not to detect stacked VLAN frames
										(<samp class="ph codeph">tx_vlan_detection[0]</samp> =
									1).</li>

								                <li class="li" id="bhc1395127803837__li_DAFEEA683F9F40469519565B0869B7A1">Bit 33:
									When set to 1, indicates a VLAN frame. Ignore this bit when the
									MAC is configured not to detect VLAN frames (<samp class="ph codeph">tx_vlan_detection[0]</samp> = 1).</li>

								                <li class="li" id="bhc1395127803837__li_581A4DC78EC847C8A79FC4B9BAC69E45">Bit 34:
									When set to 1, indicates a control frame. </li>

								                <li class="li" id="bhc1395127803837__li_85540CEE400F41CD9AA2D5FF481536AC">Bit 35:
									When set to 1, indicates a pause frame. </li>

								                <li class="li" id="bhc1395127803837__li_6B58FDB3955547EBA7C7284505251B28">Bit 36:
									When set to 1, indicates a broadcast frame. </li>

								                <li class="li" id="bhc1395127803837__li_EC8C314194D24C8195DD01D985393010">Bit 37:
									When set to 1, indicates a multicast frame. </li>

								                <li class="li" id="bhc1395127803837__li_0AD561D67B9D4FF8BEC1BFA588D7E626">Bit 38:
									When set to 1, indicates a unicast frame. </li>

								                <li class="li" id="bhc1395127803837__li_45ABF33B5D294AF297EFD8C1ED397BF2">Bit 39:
									When set to 1, indicates a PFC frame. </li>

							              </ul>

							
							              <p class="p">This status signal is valid only if the TX frame is valid. For
								example, bit 35 is not asserted if a pause frame is oversized.</p>

							
						            </td>
 
		             </tr>
 
		             <tr class="row"> 
			               <td class="entry" headers="d63022e190 " width="25%" valign="top">
                     <samp class="ph codeph">avalon_st_txstatus_error[]</samp> 
			               </td>
 
			               <td class="entry" headers="d63022e193 " width="12.5%" valign="top" align="center">Out 
			 </td>
 
			               <td class="entry" headers="d63022e196 " width="12.5%" valign="top" align="center">7 
			 </td>
 
			               <td class="entry" headers="d63022e199 " width="50%" valign="top">
							              <p class="p">When set to 1, the respective bit indicates the following error type in the TX frame:</p>

							              <ul class="ul" id="bhc1395127803837__ul_FA2A9D3FDCEF4936A79D4945900191E9">
								                <li class="li" id="bhc1395127803837__li_10664DE2F82A46A5BB5C21104C7161A8">Bit 0:
									Undersized frame.</li>

								                <li class="li" id="bhc1395127803837__li_5416C8815F3C4F00BDD3949A8EBB5D52">Bit 1:
									Oversized frame.</li>

								                <li class="li" id="bhc1395127803837__li_D2EDDA399E1149808A3DD7032C77A543">Bit 2:
									Payload length error.</li>

								                <li class="li" id="bhc1395127803837__li_E331F276F5FF48208B8199119FDFD013">Bit 3:
									Unused. </li>

								                <li class="li" id="bhc1395127803837__li_7792D5F5EFBF4A9495C1DCA6E9B586CE">Bit 4:
									Underflow.</li>

								                <li class="li" id="bhc1395127803837__li_87815CBF54DA47EA8E3C1AEF3D804595">Bit
									5: The <samp class="ph codeph">avalon_st_tx_error</samp> input signal from
									client is asserted.</li>

								                <li class="li" id="bhc1395127803837__li_D0C40AEC58314C699B3F47D4E7065AF7">Bit 6:
									Unused. </li>

							              </ul>

							              <p class="p">The error status is invalid when an overflow occurs.</p>

						            </td>
 
		             </tr>
 
		             <tr class="row"> 
			               <td class="entry" headers="d63022e190 " width="25%" valign="top">
                     <samp class="ph codeph">avalon_st_tx_pfc_status_valid</samp> 
			               </td>
 
			               <td class="entry" headers="d63022e193 " width="12.5%" valign="top" align="center">Out 
			 </td>
 
			               <td class="entry" headers="d63022e196 " width="12.5%" valign="top" align="center">1 
			 </td>
 
			               <td class="entry" headers="d63022e199 " width="50%" valign="top">
							              <p class="p">When asserted, this signal qualifies the <samp class="ph codeph">avalon_st_tx_pfc_status_data[]</samp> signal. This signal
								applies only to 10G operating mode.</p>

						            </td>
 
		             </tr>
 
		             <tr class="row"> 
			               <td class="entry" headers="d63022e190 " width="25%" valign="top">
                     <samp class="ph codeph">avalon_st_tx_pfc_status_data[]</samp>
				
			               </td>
 
			               <td class="entry" headers="d63022e193 " width="12.5%" valign="top" align="center">Out 
			 </td>
 
			               <td class="entry" headers="d63022e196 " width="12.5%" valign="top" align="center">
                     <em class="ph i">n</em> 
				                 <p class="p">(4 - 16) 
				</p>
 
			               </td>
 
			               <td class="entry" headers="d63022e199 " width="50%" valign="top">
							              <p class="p">
                        <em class="ph i">n</em> = 2 × <strong class="ph b">Number of PFC
									queues</strong> parameter.</p>

							              <p class="p">When set to 1, the respective bit indicates the flow
								control request to the remote partner, for example:</p>

							              <ul class="ul" id="bhc1395127803837__ul_8CAEBADD9F8B4D1FBB2EFA92E440DABC">
								                <li class="li" id="bhc1395127803837__li_9673C23F1AB94D0481488B74886E415B">Bit 0:
									XON request for priority queue 0</li>

								                <li class="li" id="bhc1395127803837__li_E9D0D7B85CEA44FA9BC27DF21187EDF9">Bit 1:
									XOFF request for priority queue 0</li>

								                <li class="li" id="bhc1395127803837__li_2A5B01793B5D4D3CAC8B9FD4FA5C6C88">Bit 2:
									XON request for priority queue 1</li>

								                <li class="li" id="bhc1395127803837__li_C392F6A908134C7DB9CD9AE6504C0E90">Bit 3:
									XOFF request for priority queue 1</li>

								                <li class="li" id="bhc1395127803837__li_1187698ACE504031B54EDC90737E133A">Bit 4:
									XON request for priority queue 2</li>

								                <li class="li" id="bhc1395127803837__li_EE01423237FD4FE1914E2BFEBBE0AD35">Bit 5:
									XOFF request for priority queue 2</li>

							              </ul>

							              <p class="p">This signal applies only to the 10G operating mode.
								</p>

						            </td>
 
		             </tr>
 
		          </tbody>
 
	        </table>
</div>
 
  </div>
 
<div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link" href="#bhc1395127687746" title="Describes how the MAC IP core checks the frame and payload lengths.">Length Checking</a></div>
</div>
</div>

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127805671">
          <h1>
          
            Avalon -ST RX Status Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body refbody">
		    <div class="section" id="bhc1395127805671__section_N10012_N1000F_N10001">
			      
<div class="tablenoborder"><table class="table noshade" frame="border" id="bhc1395127805671__table_B26CCB4CB2B84A6CB18CF295CE9E9F0F" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 45.  </span>
               <span xmlns="" class="keyword">
               Avalon<sup>®</sup>
            </span>-ST RX Status Signals</span></span></caption>
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d63713e192" width="25%" valign="top" align="center">Signal </th>

							              <th class="entry" id="d63713e195" width="12.5%" valign="top" align="center">Direction </th>

							              <th class="entry" id="d63713e198" width="12.5%" valign="top" align="center">Width </th>

							              <th class="entry" id="d63713e201" width="50%" valign="top" align="center">Description </th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d63713e192 " width="25%" valign="top">
                        <samp class="ph codeph">avalon_st_rxstatus_valid</samp>
							              </td>

							              <td class="entry" headers="d63713e195 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d63713e198 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d63713e201 " width="50%" valign="top">
								                <p class="p">When asserted, this signal qualifies the <samp class="ph codeph">avalon_st_rxstatus_data[]</samp> and <samp class="ph codeph">avalon_st_rxstatus_error[]</samp> signals.
									The MAC IP core asserts this signal in the same clock cycle the
										<samp class="ph codeph">avalon_st_rx_endofpacket</samp>
									signal is asserted. </p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d63713e192 " width="25%" valign="top">
                        <samp class="ph codeph">avalon_st_rxstatus_data[]</samp>
							              </td>

							              <td class="entry" headers="d63713e195 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d63713e198 " width="12.5%" valign="top" align="center">40 </td>

							              <td class="entry" headers="d63713e201 " width="50%" valign="top">
								                <p class="p">Contains information about the RX frame. </p>

								                <ul class="ul" id="bhc1395127805671__ul_4175F3CD3E074FBE9FDE600FBFECB01C">
									                  <li class="li" id="bhc1395127805671__li_58F3256F59DF47F287D4F134D132A4AA">Bits 0 to 15: Payload length. </li>

									                  <li class="li" id="bhc1395127805671__li_7248B87C58974FC081E90072D9FF468D">Bits 16 to 31: Packet length. </li>

									                  <li class="li" id="bhc1395127805671__li_7FC123A4AD8744CF839549117C8D1302">Bit 32: When set to 1,
										indicates a stacked VLAN frame. Ignore this bit when the MAC
										is configured not to detect stacked VLAN frames
											(<samp class="ph codeph">tx_vlan_detection[0]</samp> = 1).</li>

									                  <li class="li" id="bhc1395127805671__li_DAFEEA683F9F40469519565B0869B7A1">Bit 33: When set to 1,
										indicates a VLAN frame. Ignore this bit when the MAC is
										configured not to detect VLAN frames
											(<samp class="ph codeph">tx_vlan_detection[0]</samp> = 1). </li>

									                  <li class="li" id="bhc1395127805671__li_581A4DC78EC847C8A79FC4B9BAC69E45">Bit
										34: When set to 1, indicates a control frame. </li>

									                  <li class="li" id="bhc1395127805671__li_85540CEE400F41CD9AA2D5FF481536AC">Bit
										35: When set to 1, indicates a pause frame. </li>

									                  <li class="li" id="bhc1395127805671__li_6B58FDB3955547EBA7C7284505251B28">Bit
										36: When set to 1, indicates a broadcast frame. </li>

									                  <li class="li" id="bhc1395127805671__li_EC8C314194D24C8195DD01D985393010">Bit
										37: When set to 1, indicates a multicast frame. </li>

									                  <li class="li" id="bhc1395127805671__li_0AD561D67B9D4FF8BEC1BFA588D7E626">Bit
										38: When set to 1, indicates a unicast frame. </li>

									                  <li class="li" id="bhc1395127805671__li_45ABF33B5D294AF297EFD8C1ED397BF2">Bit
										39: When set to 1, indicates a PFC frame. </li>

								                </ul>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d63713e192 " width="25%" valign="top">
                        <samp class="ph codeph">avalon_st_rxstatus_error[]</samp>
							              </td>

							              <td class="entry" headers="d63713e195 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d63713e198 " width="12.5%" valign="top" align="center">7 </td>

							              <td class="entry" headers="d63713e201 " width="50%" valign="top">
								                <p class="p">When set to 1, the respective bit indicates the following error
									type in the RX frame. </p>

								                <ul class="ul" id="bhc1395127805671__ul_FA2A9D3FDCEF4936A79D4945900191E9">
									                  <li class="li" id="bhc1395127805671__li_10664DE2F82A46A5BB5C21104C7161A8">Bit
										0: Undersized frame. </li>

									                  <li class="li" id="bhc1395127805671__li_5416C8815F3C4F00BDD3949A8EBB5D52">Bit
										1: Oversized frame. </li>

									                  <li class="li" id="bhc1395127805671__li_D2EDDA399E1149808A3DD7032C77A543">Bit
										2: Payload length error. </li>

									                  <li class="li" id="bhc1395127805671__li_E331F276F5FF48208B8199119FDFD013">Bit
										3: CRC error. </li>

									                  <li class="li" id="bhc1395127805671__li_7792D5F5EFBF4A9495C1DCA6E9B586CE">Bit
										4: Unused. </li>

									                  <li class="li" id="bhc1395127805671__li_87815CBF54DA47EA8E3C1AEF3D804595">Bit
										5: Unused. </li>

									                  <li class="li" id="bhc1395127805671__li_D0C40AEC58314C699B3F47D4E7065AF7">Bit
										6: PHY error. </li>

								                </ul>

								                <p class="p">The IP core presents the error status on this bus in the same
									clock cycle it asserts the <samp class="ph codeph">avalon_st_rxstatus_valid</samp> signal. The error status
									is invalid when an overflow occurs. </p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d63713e192 " width="25%" valign="top">
                        <samp class="ph codeph">avalon_st_rx_pfc_status_valid</samp>
							              </td>

							              <td class="entry" headers="d63713e195 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d63713e198 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d63713e201 " width="50%" valign="top">
								                <p class="p">When asserted, this signal qualifies the <samp class="ph codeph">avalon_st_rx_pfc_status_data[]</samp> signal. This signal
									applies only to 10G operating mode.
									</p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d63713e192 " width="25%" valign="top">
                        <samp class="ph codeph">avalon_st_rx_pfc_status_data[]</samp>
							              </td>

							              <td class="entry" headers="d63713e195 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d63713e198 " width="12.5%" valign="top" align="center">
                        <em class="ph i">n</em>
								                <p class="p">(4 - 16) </p>

							              </td>

							              <td class="entry" headers="d63713e201 " width="50%" valign="top">
								                <em class="ph i">n</em> = 2 x <strong class="ph b">Number of PFC
									queues</strong> parameter <p class="p">When set to 1, the
									respective bit indicates the flow control request from the
									remote partner, for example:</p>

                        <ul class="ul" id="bhc1395127805671__ul_8CAEBADD9F8B4D1FBB2EFA92E440DABC">
									                  <li class="li" id="bhc1395127805671__li_9673C23F1AB94D0481488B74886E415B">Bit
										0: XON request for priority queue 0. </li>

									                  <li class="li" id="bhc1395127805671__li_E9D0D7B85CEA44FA9BC27DF21187EDF9">Bit
										1: XOFF request for priority queue 0. </li>

									                  <li class="li" id="bhc1395127805671__li_2A5B01793B5D4D3CAC8B9FD4FA5C6C88">Bit
										2: XON request for priority queue 1. </li>

									                  <li class="li" id="bhc1395127805671__li_C392F6A908134C7DB9CD9AE6504C0E90">Bit
										3: XOFF request for priority queue 1. </li>

									                  <li class="li" id="bhc1395127805671__li_1187698ACE504031B54EDC90737E133A">Bit
										4: XON request for priority queue 2. </li>

									                  <li class="li" id="bhc1395127805671__li_EE01423237FD4FE1914E2BFEBBE0AD35">Bit
										5: XOFF request for priority queue 2. </li>

								                </ul>

                        <p class="p">This signal applies only to 10G operating mode.
									</p>

                     </td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>
 
  </div>
 
<div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link" href="#bhc1395127687746" title="Describes how the MAC IP core checks the frame and payload lengths.">Length Checking</a></div>
</div>
</div>

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nfa1428409575384">
          <h1>
          
            PHY-side Interfaces 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
<div class="related-links"></div>

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127807564">
          <h1>
          
            XGMII TX Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	
	  <div class="body refbody">
		    <div class="section" id="bhc1395127807564__section_N10014_N10011_N10001">
			      <p class="p">The signals below are present in the following operating modes: 10G, 1G/10G,
				1G/2.5G/10G,
				10M/100M/1G/2.5G/5G/10G
				(USXGMII), 10M/100M/1G/10G, and 10M/100M/1G/2.5G/10G.</p>

			      
<div class="tablenoborder"><table class="table noshade" frame="border" id="bhc1395127807564__table_B26CCB4CB2B84A6CB18CF295CE9E9F0F" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 46.  </span>XGMII TX Signals</span></span></caption>
					          
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d64447e204" width="21.052631578947366%" valign="top" align="center">Signal </th>

							              <th class="entry" id="d64447e207" width="21.052631578947366%" valign="top" align="left">Condition</th>

							              <th class="entry" id="d64447e210" width="10.526315789473683%" valign="top" align="center">Direction </th>

							              <th class="entry" id="d64447e213" width="10.526315789473683%" valign="top" align="center">Width </th>

							              <th class="entry" id="d64447e216" width="36.84210526315789%" valign="top" align="center">Description </th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d64447e204 " rowspan="2" width="21.052631578947366%" valign="top" align="left">
                        <samp class="ph codeph">xgmii_tx_data[]</samp>
							              </td>

							              <td class="entry" headers="d64447e207 " width="21.052631578947366%" valign="top" align="left">
								                <p class="p">
                           <span class="ph uicontrol">Use legacy Ethernet 10G MAC XGMII
										interface</span> disabled.</p>

								                <p class="p">
                           <span class="ph uicontrol">Enable
										10GBASE-R register mode</span>
									disabled.</p>

							              </td>

							              <td class="entry" headers="d64447e210 " width="10.526315789473683%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d64447e213 " width="10.526315789473683%" valign="top" align="center">32 </td>

							              <td class="entry" headers="d64447e216 " width="36.84210526315789%" valign="top" align="left">
								
								                <p class="p">4-lane data bus. Lane 0 starts from the least
									significant bit. </p>

								
								                <ul class="ul" id="bhc1395127807564__ul_C2056FAF51EA451F9ABD3BAF8EA68E20">
									                  <li class="li" id="bhc1395127807564__li_9BB6DC2F66A24267808C4A3F8701B224">Lane 0: <samp class="ph codeph">xgmii_tx_data[7:0]</samp>
									                  </li>

									                  <li class="li" id="bhc1395127807564__li_0BAA4459AD6E49D699C3156BDA8EE5E4">Lane 1: <samp class="ph codeph">xgmii_tx_data[15:8]</samp>
									                  </li>

									                  <li class="li" id="bhc1395127807564__li_90F2CD1D83CC49A0AB275BA4F9BE5190">Lane 2: <samp class="ph codeph">xgmii_tx_data[23:16]</samp>
									                  </li>

									                  <li class="li" id="bhc1395127807564__li_E6BE770D2E1044A69F6F2D57119FDE8D">Lane 3: <samp class="ph codeph">xgmii_tx_data[31:24]</samp>
									                  </li>

								                </ul>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d64447e207 " width="21.052631578947366%" valign="top" align="left">
								                <p class="p">
                           <span class="ph uicontrol">Use legacy Ethernet 10G MAC XGMII
										interface</span> disabled.</p>

								                <p class="p">
                           <span class="ph uicontrol">Enable
										10GBASE-R register mode</span>
									enabled.</p>

							              </td>

							              <td class="entry" headers="d64447e210 " width="10.526315789473683%" valign="top" align="center">Out</td>

							              <td class="entry" headers="d64447e213 " width="10.526315789473683%" valign="top" align="center">64</td>

							              <td class="entry" headers="d64447e216 " width="36.84210526315789%" valign="top" align="left">
								
								                <p class="p">8-lane SDR XGMII transmit data. This signal
									connects directly to the NativePHY IP core.</p>

								                <ul class="ul" id="bhc1395127807564__ul_bbg_ztp_xq">
									                  <li class="li">Lane 0: <samp class="ph codeph">xgmii_tx_data[7:0]</samp>
                           </li>

									                  <li class="li">Lane 1: <samp class="ph codeph">xgmii_tx_data[15:8]</samp>
                           </li>

									                  <li class="li">Lane 2: <samp class="ph codeph">xgmii_tx_data[23:16]</samp>
                           </li>

									                  <li class="li">Lane 3: <samp class="ph codeph">xgmii_tx_data[31:24]</samp>
                           </li>

									                  <li class="li">Lane 4: <samp class="ph codeph">xgmii_tx_data[39:32]</samp>
                           </li>

									                  <li class="li">Lane 5: <samp class="ph codeph">xgmii_tx_data[47:40]</samp>
                           </li>

									                  <li class="li">Lane 6: <samp class="ph codeph">xgmii_tx_data[55:48]</samp>
                           </li>

									                  <li class="li">Lane 7: <samp class="ph codeph">xgmii_tx_data[63:56]</samp>
                           </li>

								                </ul>

								
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d64447e204 " rowspan="2" width="21.052631578947366%" valign="top" align="left">
                        <samp class="ph codeph">xgmii_tx_control[]</samp>
							              </td>

							              <td class="entry" headers="d64447e207 " width="21.052631578947366%" valign="top" align="left">
								                <p class="p">
                           <span class="ph uicontrol">Use legacy Ethernet 10G MAC XGMII
										interface</span> disabled.</p>

								                <p class="p">
                           <span class="ph uicontrol">Enable
										10GBASE-R register mode</span>
									disabled.</p>

							              </td>

							              <td class="entry" headers="d64447e210 " width="10.526315789473683%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d64447e213 " width="10.526315789473683%" valign="top" align="center">4 </td>

							              <td class="entry" headers="d64447e216 " width="36.84210526315789%" valign="top" align="left">
								
								                <p class="p">Control bits for each lane in
										<samp class="ph codeph">xgmii_tx_data[]</samp>.
									</p>

								
								                <ul class="ul" id="bhc1395127807564__ul_FDDD85BEC8CD49F3BA2E30C3A0B5EF13">
									                  <li class="li" id="bhc1395127807564__li_B3F6324CCD7247A192A6FDB74FDB9D33">Lane 0:
										<samp class="ph codeph">xgmii_tx_control[0]</samp>
									                  </li>

									                  <li class="li" id="bhc1395127807564__li_72C2A7D88B36468E9F90AB75A07B38F1">Lane 1:
										<samp class="ph codeph">xgmii_tx_control[1]</samp>
									                  </li>

									                  <li class="li" id="bhc1395127807564__li_367EAD0E7B314978A0BFB5A095C31AAB">Lane 2:
										<samp class="ph codeph">xgmii_tx_control[2]</samp>
									                  </li>

									                  <li class="li" id="bhc1395127807564__li_D8D73155CF614B3ABCAF050AB7CDA91D">Lane 3:
										<samp class="ph codeph">xgmii_tx_control[3]</samp>
									                  </li>

								                </ul>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d64447e207 " width="21.052631578947366%" valign="top" align="left">
								                <p class="p">
                           <span class="ph uicontrol">Use legacy Ethernet 10G MAC XGMII
										interface</span> disabled.</p>

								                <p class="p">
                           <span class="ph uicontrol">Enable
										10GBASE-R register mode</span>
									enabled.</p>

							              </td>

							              <td class="entry" headers="d64447e210 " width="10.526315789473683%" valign="top" align="center">Out</td>

							              <td class="entry" headers="d64447e213 " width="10.526315789473683%" valign="top" align="center">8</td>

							              <td class="entry" headers="d64447e216 " width="36.84210526315789%" valign="top" align="left">
								
								                <p class="p">8-lane SDR XGMII transmit control. This signal
									connects directly to the NativePHY IP core.</p>

								                <ul class="ul" id="bhc1395127807564__ul_yfg_ztp_xq">
									                  <li class="li">Lane 0: <samp class="ph codeph">xgmii_tx_control[0]</samp>
                           </li>

									                  <li class="li">Lane 1: <samp class="ph codeph">xgmii_tx_control[1]</samp>
                           </li>

									                  <li class="li">Lane 2: <samp class="ph codeph">xgmii_tx_control[2]</samp>
                           </li>

									                  <li class="li">Lane 3: <samp class="ph codeph">xgmii_tx_control[3]</samp>
                           </li>

									                  <li class="li">Lane 4: <samp class="ph codeph">xgmii_tx_control[4]</samp>
                           </li>

									                  <li class="li">Lane 5: <samp class="ph codeph">xgmii_tx_control[5]</samp>
                           </li>

									                  <li class="li">Lane 6: <samp class="ph codeph">xgmii_tx_control[6]</samp>
                           </li>

									                  <li class="li">Lane 7: <samp class="ph codeph">xgmii_tx_control[7]</samp>
                           </li>

								                </ul>

								
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d64447e204 " width="21.052631578947366%" valign="top" align="left">
                        <samp class="ph codeph">xgmii_tx_valid</samp>
                     </td>

							              <td class="entry" headers="d64447e207 " width="21.052631578947366%" valign="top" align="left">
								                <p class="p">
                           <span class="ph uicontrol">Use legacy Ethernet
										10G MAC XGMII interface</span> disabled.</p>

								
								                <p class="p">(<span class="ph uicontrol">Enable 10GBASE-R register mode</span>
									enabled or <span class="ph uicontrol">Speed</span> is set
									to <span class="ph uicontrol">10M/100M/1G/2.5G/5G/10G
										(USXGMII)</span>)</p>

								
							              </td>

							              <td class="entry" headers="d64447e210 " width="10.526315789473683%" valign="top" align="center">Out</td>

							              <td class="entry" headers="d64447e213 " width="10.526315789473683%" valign="top" align="center">1</td>

							              <td class="entry" headers="d64447e216 " width="36.84210526315789%" valign="top" align="left">When
								asserted, indicates that the data and control buses are valid.
							</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d64447e204 " width="21.052631578947366%" valign="top" align="left">
								                <samp class="ph codeph">xgmii_tx[]
									</samp>
                     </td>

							              <td class="entry" headers="d64447e207 " width="21.052631578947366%" valign="top" align="left">
                        <span class="ph uicontrol">Use legacy Ethernet 10G MAC XGMII
									interface</span> enabled.</td>

							              <td class="entry" headers="d64447e210 " width="10.526315789473683%" valign="top" align="center">Out</td>

							              <td class="entry" headers="d64447e213 " width="10.526315789473683%" valign="top" align="center">72</td>

							              <td class="entry" headers="d64447e216 " width="36.84210526315789%" valign="top" align="left">
								
								                <p class="p">8-lane SDR XGMII transmit data and control bus.
									Each lane contains 8 data plus 1 control bits. The signal
									mapping is compatible with the 64b MAC.</p>

								                <ul class="ul" id="bhc1395127807564__ul_tkg_ztp_xq">
									                  <li class="li">Lane 0 data: <samp class="ph codeph">xgmii_tx[7:0]</samp>
                           </li>

									                  <li class="li">Lane 0 control: <samp class="ph codeph">xgmii_tx[8]</samp>
									                  </li>

									                  <li class="li">Lane 1 data: <samp class="ph codeph">xgmii_tx[16:9]</samp>
                           </li>

									                  <li class="li">Lane 1 control: <samp class="ph codeph">xgmii_tx[17]</samp>
                           </li>

									                  <li class="li">Lane 2 data: <samp class="ph codeph">xgmii_tx[25:18]</samp>
                           </li>

									                  <li class="li">Lane 2 control: <samp class="ph codeph">xgmii_tx[26]</samp>
                           </li>

									                  <li class="li">Lane 3 data: <samp class="ph codeph">xgmii_tx[34:27]</samp>
                           </li>

									                  <li class="li">Lane 3 control: <samp class="ph codeph">xgmii_tx[35]</samp>
                           </li>

									                  <li class="li">Lane 4 data: <samp class="ph codeph">xgmii_tx[43:36]</samp>
                           </li>

									                  <li class="li">Lane 4 control: <samp class="ph codeph">xgmii_tx[44]</samp>
                           </li>

									                  <li class="li">Lane 5 data: <samp class="ph codeph">xgmii_tx[52:45]</samp>
                           </li>

									                  <li class="li">Lane 5 control: <samp class="ph codeph">xgmii_tx[53]</samp>
                           </li>

									                  <li class="li">Lane 6 data: <samp class="ph codeph">xgmii_tx[61:54]</samp>
                           </li>

									                  <li class="li">Lane 6 control: <samp class="ph codeph">xgmii_tx[62]</samp>
                           </li>

									                  <li class="li">Lane 7 data: <samp class="ph codeph">xgmii_tx[70:63]</samp>
                           </li>

									                  <li class="li">Lane 7 control: <samp class="ph codeph">xgmii_tx[71]</samp>
                           </li>

								                </ul>

								
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d64447e204 " width="21.052631578947366%" valign="top" align="left">
                        <samp class="ph codeph">link_fault_status_xgmii_tx_data[]</samp>
							              </td>

							              <td class="entry" headers="d64447e207 " width="21.052631578947366%" valign="top" align="left">—</td>

							              <td class="entry" headers="d64447e210 " width="10.526315789473683%" valign="top" align="center">In </td>

							              <td class="entry" headers="d64447e213 " width="10.526315789473683%" valign="top" align="center">2 </td>

							              <td class="entry" headers="d64447e216 " width="36.84210526315789%" valign="top" align="left">This signal is present in the MAC TX only variation.
								Connect this signal to the corresponding RX client logic to handle
								the local and remote faults. The following values
								indicate
								the link fault status: <ul class="ul" id="bhc1395127807564__ul_AF96115C29FC4D9D84A69B0411A39E90">
									                  <li class="li" id="bhc1395127807564__li_EC73043973CA47DAA1E8F3CE3446BD5D">0x0: No link fault </li>

									                  <li class="li" id="bhc1395127807564__li_B487EB769DE14A3F989898C109074F36">0x1: Local fault </li>

									                  <li class="li" id="bhc1395127807564__li_CCA4AF6F92964ED8BD028D537AB041E6">0x2: Remote fault </li>

								                </ul>

                     </td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>

	  </div>


</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127809332">
          <h1>
          
            XGMII RX Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    <div class="section" id="bhc1395127809332__section_N10012_N1000F_N10001">
			      <p class="p">The signals below are present in the following operating modes: 10G, 1G/10G,
				1G/2.5G/10G,
				10M/100M/1G/2.5G/5G/10G
				(USXGMII), 10M/100M/1G/10G, and 10M/100M/1G/2.5G/10G.</p>

			      
<div class="tablenoborder"><table class="table noshade" frame="border" id="bhc1395127809332__table_B26CCB4CB2B84A6CB18CF295CE9E9F0F" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 47.  </span>XGMII Receive Signals</span></span></caption>
					          
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d65746e204" width="21.052631578947366%" valign="top" align="center">Signal </th>

							              <th class="entry" id="d65746e207" width="21.052631578947366%" valign="top" align="left">Condition</th>

							              <th class="entry" id="d65746e210" width="10.526315789473683%" valign="top" align="center">Direction </th>

							              <th class="entry" id="d65746e213" width="10.526315789473683%" valign="top" align="center">Width </th>

							              <th class="entry" id="d65746e216" width="36.84210526315789%" valign="top" align="center">Description </th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d65746e204 " rowspan="2" width="21.052631578947366%" valign="top" align="left">
                        <samp class="ph codeph">xgmii_rx_data[]</samp>
							              </td>

							              <td class="entry" headers="d65746e207 " width="21.052631578947366%" valign="top" align="left">
								                <p class="p">
                           <span class="ph uicontrol">Use legacy Ethernet 10G MAC XGMII
										interface</span> disabled.</p>

								                <p class="p">
                           <span class="ph uicontrol">Enable
										10GBASE-R register mode</span>
									disabled.</p>

							              </td>

							              <td class="entry" headers="d65746e210 " width="10.526315789473683%" valign="top" align="center">In
							</td>

							              <td class="entry" headers="d65746e213 " width="10.526315789473683%" valign="top" align="center">32 </td>

							              <td class="entry" headers="d65746e216 " width="36.84210526315789%" valign="top" align="left">4-lane RX data bus. Lane 0 starts from the least
								significant bit. <ul class="ul" id="bhc1395127809332__ul_1E4ABF0B3C74434492BE1D1A74800D20">
									                  <li class="li" id="bhc1395127809332__li_2AA0E54F64AC49A7B5EB8501FCB24D93">Lane 0: <samp class="ph codeph">xgmii_rx_data[7:0]</samp>
									                  </li>

									                  <li class="li" id="bhc1395127809332__li_0969C87C8D114EE3834177AD1BE27A2D">Lane 1: <samp class="ph codeph">xgmii_rx_data[15:8]</samp>
									                  </li>

									                  <li class="li" id="bhc1395127809332__li_FE73B96D8C8E4D31BE7C121D4BA274F3">Lane 2: <samp class="ph codeph">xgmii_rx_data[23:16]</samp>
									                  </li>

									                  <li class="li" id="bhc1395127809332__li_9C5AD0B518A34ACF8C6CEA90ED44F9AE">Lane 3: <samp class="ph codeph">xgmii_rx_data[31:24]</samp>
									                  </li>

								                </ul>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d65746e207 " width="21.052631578947366%" valign="top" align="left">
								                <p class="p">
                           <span class="ph uicontrol">Use legacy Ethernet 10G MAC XGMII
										interface</span> disabled.</p>

								                <p class="p">
                           <span class="ph uicontrol">Enable 10GBASE-R register
									mode</span> enabled.</p>

							              </td>

							              <td class="entry" headers="d65746e210 " width="10.526315789473683%" valign="top" align="center">In</td>

							              <td class="entry" headers="d65746e213 " width="10.526315789473683%" valign="top" align="center">64</td>

							              <td class="entry" headers="d65746e216 " width="36.84210526315789%" valign="top" align="left">
								
								                <p class="p">8-lane SDR XGMII receive data. This signal
									connects directly to the Native PHY IP core.</p>

								                <ul class="ul" id="bhc1395127809332__ul_h2r_b5p_xq">
									                  <li class="li">Lane 0: <samp class="ph codeph">xgmii_rx_data[7:0]</samp>
                           </li>

									                  <li class="li">Lane 1: <samp class="ph codeph">xgmii_rx_data[15:8]</samp>
                           </li>

									                  <li class="li">Lane 2: <samp class="ph codeph">xgmii_rx_data[23:16]</samp>
                           </li>

									                  <li class="li">Lane 3: <samp class="ph codeph">xgmii_rx_data[31:24]</samp>
                           </li>

									                  <li class="li">Lane 4: <samp class="ph codeph">xgmii_rx_data[39:32]</samp>
                           </li>

									                  <li class="li">Lane 5: <samp class="ph codeph">xgmii_rx_data[47:40]</samp>
                           </li>

									                  <li class="li">Lane 6: <samp class="ph codeph">xgmii_rx_data[55:48]</samp>
                           </li>

									                  <li class="li">Lane 7: <samp class="ph codeph">xgmii_rx_data[63:56]</samp>
                           </li>

								                </ul>

								
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d65746e204 " rowspan="2" width="21.052631578947366%" valign="top" align="left">
                        <samp class="ph codeph">xgmii_rx_control[]</samp>
							              </td>

							              <td class="entry" headers="d65746e207 " width="21.052631578947366%" valign="top" align="left">
								                <p class="p">
                           <span class="ph uicontrol">Use legacy Ethernet 10G MAC XGMII
										interface</span> disabled.</p>

								                <p class="p">
                           <span class="ph uicontrol">Enable
										10GBASE-R register mode</span>
									disabled.</p>

							              </td>

							              <td class="entry" headers="d65746e210 " width="10.526315789473683%" valign="top" align="center">In
							</td>

							              <td class="entry" headers="d65746e213 " width="10.526315789473683%" valign="top" align="center">4 </td>

							              <td class="entry" headers="d65746e216 " width="36.84210526315789%" valign="top" align="left">Control bits for each lane in <samp class="ph codeph">xgmii_rx_data[]</samp>. <ul class="ul" id="bhc1395127809332__ul_9BF95D0710D749FFBF5A210C7588161D">
									                  <li class="li" id="bhc1395127809332__li_72ED818A5E5C4391919790BB9D98CC36">Lane 0: <samp class="ph codeph">xgmii_rx_control[0]</samp>
									                  </li>

									                  <li class="li" id="bhc1395127809332__li_CDD47ED7931B4A6B8FA9125DFE352B05">Lane 1: <samp class="ph codeph">xgmii_rx_control[1]</samp>
									                  </li>

									                  <li class="li" id="bhc1395127809332__li_70D1E4C7C39245B99D2CC854BD4E86E0">Lane 2: <samp class="ph codeph">xgmii_rx_control[2]</samp>
									                  </li>

									                  <li class="li" id="bhc1395127809332__li_61007624ED4740D993C082DC3E88B0C2">Lane 3: <samp class="ph codeph">xgmii_rx_control[3]</samp>
									                  </li>

								                </ul>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d65746e207 " width="21.052631578947366%" valign="top" align="left">
								                <p class="p">
                           <span class="ph uicontrol">Use legacy Ethernet 10G MAC XGMII
										interface</span> disabled.</p>

								                <p class="p">
                           <span class="ph uicontrol">Enable 10GBASE-R register
									mode</span> enabled.</p>

							              </td>

							              <td class="entry" headers="d65746e210 " width="10.526315789473683%" valign="top" align="center">In</td>

							              <td class="entry" headers="d65746e213 " width="10.526315789473683%" valign="top" align="center">8</td>

							              <td class="entry" headers="d65746e216 " width="36.84210526315789%" valign="top" align="left">
								
								                <p class="p">8-lane SDR XGMII receive control. This signal
									connects directly to the NativePHY IP core.</p>

								                <ul class="ul" id="bhc1395127809332__ul_ckr_b5p_xq">
									                  <li class="li">Lane 0: <samp class="ph codeph">xgmii_rx_control[0]</samp>
                           </li>

									                  <li class="li">Lane 1: <samp class="ph codeph">xgmii_rx_control[1]</samp>
                           </li>

									                  <li class="li">Lane 2: <samp class="ph codeph">xgmii_rx_control[2]</samp>
                           </li>

									                  <li class="li">Lane 3: <samp class="ph codeph">xgmii_rx_control[3]</samp>
                           </li>

									                  <li class="li">Lane 4: <samp class="ph codeph">xgmii_rx_control[4]</samp>
                           </li>

									                  <li class="li">Lane 5: <samp class="ph codeph">xgmii_rx_control[5]</samp>
                           </li>

									                  <li class="li">Lane 6: <samp class="ph codeph">xgmii_rx_control[6]</samp>
                           </li>

									                  <li class="li">Lane 7: <samp class="ph codeph">xgmii_rx_control[7]</samp>
                           </li>

								                </ul>

								
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d65746e204 " width="21.052631578947366%" valign="top" align="left">
                        <samp class="ph codeph">xgmii_rx_valid</samp>
                     </td>

							              <td class="entry" headers="d65746e207 " width="21.052631578947366%" valign="top" align="left">
								                <p class="p">
                           <span class="ph uicontrol">Use legacy Ethernet
										10G MAC XGMII interface</span> disabled.</p>

								
								                <p class="p">(<span class="ph uicontrol">Enable 10GBASE-R register
									mode</span>
									or <span class="ph uicontrol">Speed</span> is set to
										<span class="ph uicontrol">100M/100M/1G/2.5G/5G/10G
										(USXGMII)</span>)</p>

								
							              </td>

							              <td class="entry" headers="d65746e210 " width="10.526315789473683%" valign="top" align="center">In</td>

							              <td class="entry" headers="d65746e213 " width="10.526315789473683%" valign="top" align="center">1</td>

							              <td class="entry" headers="d65746e216 " width="36.84210526315789%" valign="top" align="left">When
								asserted, indicates that the data and control buses are
								valid.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d65746e204 " width="21.052631578947366%" valign="top" align="left">
                        <samp class="ph codeph">xgmii_rx[]</samp>
                     </td>

							              <td class="entry" headers="d65746e207 " width="21.052631578947366%" valign="top" align="left">
                        <span class="ph uicontrol">Use legacy Ethernet 10G MAC XGMII
									interface</span> enabled.</td>

							              <td class="entry" headers="d65746e210 " width="10.526315789473683%" valign="top" align="center">In</td>

							              <td class="entry" headers="d65746e213 " width="10.526315789473683%" valign="top" align="center">72</td>

							              <td class="entry" headers="d65746e216 " width="36.84210526315789%" valign="top" align="left">
								
								                <p class="p">8-lane SDR XGMII receive data and control bus.
									Each lane contains 8 data plus 1 control bits. The signal
									mapping is compatible with the 64-bit MAC.</p>

								                <ul class="ul" id="bhc1395127809332__ul_epr_b5p_xq">
									                  <li class="li">Lane 0 data: <samp class="ph codeph">xgmii_rx[7:0]</samp>
                           </li>

									                  <li class="li">Lane 0 control: <samp class="ph codeph">xgmii_rx[8]</samp>
									                  </li>

									                  <li class="li">Lane 1 data: <samp class="ph codeph">xgmii_rx[16:9]</samp>
                           </li>

									                  <li class="li">Lane 1 control: <samp class="ph codeph">xgmii_rx[17]</samp>
                           </li>

									                  <li class="li">Lane 2 data: <samp class="ph codeph">xgmii_rx[25:18]</samp>
                           </li>

									                  <li class="li">Lane 2 control: <samp class="ph codeph">xgmii_rx[26]</samp>
                           </li>

									                  <li class="li">Lane 3 data: <samp class="ph codeph">xgmii_rx[34:27]</samp>
                           </li>

									                  <li class="li">Lane 3 control: <samp class="ph codeph">xgmii_rx[35]</samp>
                           </li>

									                  <li class="li">Lane 4 data: <samp class="ph codeph">xgmii_rx[43:36]</samp>
                           </li>

									                  <li class="li">Lane 4 control: <samp class="ph codeph">xgmii_rx[44]</samp>
                           </li>

									                  <li class="li">Lane 5 data: <samp class="ph codeph">xgmii_rx[52:45]</samp>
                           </li>

									                  <li class="li">Lane 5 control: <samp class="ph codeph">xgmii_rx[53]</samp>
                           </li>

									                  <li class="li">Lane 6 data: <samp class="ph codeph">xgmii_rx[61:54]</samp>
                           </li>

									                  <li class="li">Lane 6 control: <samp class="ph codeph">xgmii_rx[62]</samp>
                           </li>

									                  <li class="li">Lane 7 data: <samp class="ph codeph">xgmii_rx[70:63]</samp>
                           </li>

									                  <li class="li">Lane 7 control: <samp class="ph codeph">xgmii_rx[71]</samp>
                           </li>

								                </ul>

								
							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d65746e204 " width="21.052631578947366%" valign="top" align="left">
                        <samp class="ph codeph">link_fault_status_xgmii_rx_data[]</samp>
							              </td>

							              <td class="entry" headers="d65746e207 " width="21.052631578947366%" valign="top" align="left">—</td>

							              <td class="entry" headers="d65746e210 " width="10.526315789473683%" valign="top" align="center">Out
							</td>

							              <td class="entry" headers="d65746e213 " width="10.526315789473683%" valign="top" align="center">2 </td>

							              <td class="entry" headers="d65746e216 " width="36.84210526315789%" valign="top" align="left">The following values
								indicate
								the link fault status: <ul class="ul" id="bhc1395127809332__ul_AF96115C29FC4D9D84A69B0411A39E90">
									                  <li class="li" id="bhc1395127809332__li_EC73043973CA47DAA1E8F3CE3446BD5D">0x0
										= No link fault </li>

									                  <li class="li" id="bhc1395127809332__li_B487EB769DE14A3F989898C109074F36">0x1
										= Local fault </li>

									                  <li class="li" id="bhc1395127809332__li_CCA4AF6F92964ED8BD028D537AB041E6">0x2
										= Remote fault </li>

								                </ul>

							              </td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>

	  </div>


</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127811088">
          <h1>
          
            GMII TX Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body refbody">
		    <div class="section" id="bhc1395127811088__section_N10012_N1000F_N10001">
			      
<div class="tablenoborder"><table class="table noshade" frame="border" id="bhc1395127811088__table_B26CCB4CB2B84A6CB18CF295CE9E9F0F" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 48.  </span>GMII TX Signals</span></span></caption>
					          
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d67037e201" width="21.73913043478261%" valign="top" align="center">Signal </th>

							              <th class="entry" id="d67037e204" width="13.043478260869565%" valign="top" align="center">Operating Mode</th>

							              <th class="entry" id="d67037e207" width="10.869565217391305%" valign="top" align="center">Direction </th>

							              <th class="entry" id="d67037e210" width="10.869565217391305%" valign="top" align="center">Width </th>

							              <th class="entry" id="d67037e213" width="43.47826086956522%" valign="top" align="center">Description
							</th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d67037e201 " width="21.73913043478261%" valign="top" align="left">
                        <samp class="ph codeph">gmii_tx_clk</samp>
							              </td>

							              <td class="entry" headers="d67037e204 " rowspan="4" width="13.043478260869565%" valign="middle" align="center">
								                <ul class="ul" id="bhc1395127811088__ul_rfh_bln_d1b">
									                  <li class="li">1G/10G</li>

									                  <li class="li">10M/100M/1G/10G</li>

								                </ul>

							              </td>

							              <td class="entry" headers="d67037e207 " width="10.869565217391305%" valign="top" align="center">In </td>

							              <td class="entry" headers="d67037e210 " width="10.869565217391305%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d67037e213 " width="43.47826086956522%" valign="top" align="left">125 MHz TX clock. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d67037e201 " width="21.73913043478261%" valign="top" align="left">
                        <samp class="ph codeph">gmii_tx_d[]</samp>
							              </td>

							              <td class="entry" headers="d67037e207 " width="10.869565217391305%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d67037e210 " width="10.869565217391305%" valign="top" align="center">8 </td>

							              <td class="entry" headers="d67037e213 " width="43.47826086956522%" valign="top" align="left">TX data. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d67037e201 " width="21.73913043478261%" valign="top" align="left">
                        <samp class="ph codeph">gmii_tx_en</samp>
							              </td>

							              <td class="entry" headers="d67037e207 " width="10.869565217391305%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d67037e210 " width="10.869565217391305%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d67037e213 " width="43.47826086956522%" valign="top" align="left">When asserted, indicates the TX
								data is valid. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d67037e201 " width="21.73913043478261%" valign="top" align="left">
                        <samp class="ph codeph">gmii_tx_err</samp>
							              </td>

							              <td class="entry" headers="d67037e207 " width="10.869565217391305%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d67037e210 " width="10.869565217391305%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d67037e213 " width="43.47826086956522%" valign="top" align="left">When asserted, indicates the TX
								data contains error. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d67037e201 " width="21.73913043478261%" valign="top" align="left">
                        <samp class="ph codeph">gmii16b_tx_clk</samp>
                     </td>

							              <td class="entry" headers="d67037e204 " rowspan="4" width="13.043478260869565%" valign="middle" align="center">
								                <ul class="ul" id="bhc1395127811088__ul_hw4_dln_d1b">
									                  <li class="li">1G/2.5G</li>

									                  <li class="li">1G/2.5G/10G (MGBASE-T) </li>

									                  <li class="li">10M/100M/1G/2.5G</li>

									                  <li class="li">10M/100M/1G/2.5G/10G (MGBASE-T)</li>

								                </ul>

							              </td>

							              <td class="entry" headers="d67037e207 " width="10.869565217391305%" valign="top" align="center">In</td>

							              <td class="entry" headers="d67037e210 " width="10.869565217391305%" valign="top" align="center">1</td>

							              <td class="entry" headers="d67037e213 " width="43.47826086956522%" valign="top" align="left">156.25 MHz TX clock for 2.5G; 62.5 MHz TX clock for
								1G; 62.5 MHz TX clock for 10M/100M/1G.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d67037e201 " width="21.73913043478261%" valign="top" align="left">
                        <samp class="ph codeph">gmii16b_tx_d[]</samp>
                     </td>

							              <td class="entry" headers="d67037e207 " width="10.869565217391305%" valign="top" align="center">Out</td>

							              <td class="entry" headers="d67037e210 " width="10.869565217391305%" valign="top" align="center">16</td>

							              <td class="entry" headers="d67037e213 " width="43.47826086956522%" valign="top" align="left">TX data. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d67037e201 " width="21.73913043478261%" valign="top" align="left">
                        <samp class="ph codeph">gmii16b_tx_en</samp>
                     </td>

							              <td class="entry" headers="d67037e207 " width="10.869565217391305%" valign="top" align="center">Out</td>

							              <td class="entry" headers="d67037e210 " width="10.869565217391305%" valign="top" align="center">2</td>

							              <td class="entry" headers="d67037e213 " width="43.47826086956522%" valign="top" align="left">When asserted, indicates the TX
								data is valid. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d67037e201 " width="21.73913043478261%" valign="top" align="left">
                        <samp class="ph codeph">gmii16b_tx_err</samp>
                     </td>

							              <td class="entry" headers="d67037e207 " width="10.869565217391305%" valign="top" align="center">Out</td>

							              <td class="entry" headers="d67037e210 " width="10.869565217391305%" valign="top" align="center">2</td>

							              <td class="entry" headers="d67037e213 " width="43.47826086956522%" valign="top" align="left">When asserted, indicates the TX
								data contains error. </td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127812708">
          <h1>
          
            GMII RX Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body refbody">
		    <div class="section" id="bhc1395127812708__section_N10012_N1000F_N10001">
			      
<div class="tablenoborder"><table class="table noshade" frame="border" id="bhc1395127812708__table_B26CCB4CB2B84A6CB18CF295CE9E9F0F" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 49.  </span>GMII RX Signals</span></span></caption>
					          
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d67878e201" width="21.73913043478261%" valign="top" align="center">Signal </th>

							              <th class="entry" id="d67878e204" width="13.043478260869565%" valign="top" align="center">Operating Mode</th>

							              <th class="entry" id="d67878e207" width="10.869565217391305%" valign="top" align="center">Direction </th>

							              <th class="entry" id="d67878e210" width="10.869565217391305%" valign="top" align="center">Width </th>

							              <th class="entry" id="d67878e213" width="43.47826086956522%" valign="top" align="center">Description
							</th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d67878e201 " width="21.73913043478261%" valign="top" align="left">
                        <samp class="ph codeph">gmii_rx_clk</samp>
							              </td>

							              <td class="entry" headers="d67878e204 " rowspan="4" width="13.043478260869565%" valign="middle" align="center">
								                <ul class="ul" id="bhc1395127812708__ul_gfq_jln_d1b">
									                  <li class="li">1G/10G</li>

									                  <li class="li">10M/100M/1G/10G</li>

								                </ul>

							              </td>

							              <td class="entry" headers="d67878e207 " width="10.869565217391305%" valign="top" align="center">In </td>

							              <td class="entry" headers="d67878e210 " width="10.869565217391305%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d67878e213 " width="43.47826086956522%" valign="top" align="left">125 MHz RX clock. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d67878e201 " width="21.73913043478261%" valign="top" align="left">
                        <samp class="ph codeph">gmii_rx_d[]</samp>
							              </td>

							              <td class="entry" headers="d67878e207 " width="10.869565217391305%" valign="top" align="center">In </td>

							              <td class="entry" headers="d67878e210 " width="10.869565217391305%" valign="top" align="center">8 </td>

							              <td class="entry" headers="d67878e213 " width="43.47826086956522%" valign="top" align="left">RX data. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d67878e201 " width="21.73913043478261%" valign="top" align="left">
                        <samp class="ph codeph">gmii_rx_dv</samp>
							              </td>

							              <td class="entry" headers="d67878e207 " width="10.869565217391305%" valign="top" align="center">In </td>

							              <td class="entry" headers="d67878e210 " width="10.869565217391305%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d67878e213 " width="43.47826086956522%" valign="top" align="left">When asserted, indicates the RX
								data is valid. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d67878e201 " width="21.73913043478261%" valign="top" align="left">
                        <samp class="ph codeph">gmii_rx_err</samp>
							              </td>

							              <td class="entry" headers="d67878e207 " width="10.869565217391305%" valign="top" align="center">In </td>

							              <td class="entry" headers="d67878e210 " width="10.869565217391305%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d67878e213 " width="43.47826086956522%" valign="top" align="left">When asserted, indicates the RX
								data contains error. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d67878e201 " width="21.73913043478261%" valign="top" align="left">
                        <samp class="ph codeph">gmii16b_rx_clk</samp>
                     </td>

							              <td class="entry" headers="d67878e204 " rowspan="4" width="13.043478260869565%" valign="middle" align="center">
								                <ul class="ul" id="bhc1395127812708__ul_kfv_kln_d1b">
									                  <li class="li">1G/2.5G</li>

									                  <li class="li">1G/2.5G/10G (MGBASE-T)</li>

									                  <li class="li">10M/100M/1G/2.5G</li>

									                  <li class="li">10M/100M/1G/2.5G/10G (MGBASE-T)</li>

								                </ul>

							              </td>

							              <td class="entry" headers="d67878e207 " width="10.869565217391305%" valign="top" align="center">In</td>

							              <td class="entry" headers="d67878e210 " width="10.869565217391305%" valign="top" align="center">1</td>

							              <td class="entry" headers="d67878e213 " width="43.47826086956522%" valign="top" align="left">156.25 MHz RX clock for 2.5G; 62.5 MHz RX clock for
								1G; 62.5 MHz RX clock for 10M/100M/1G. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d67878e201 " width="21.73913043478261%" valign="top" align="left">
                        <samp class="ph codeph">gmii16b_rx_d[]</samp>
                     </td>

							              <td class="entry" headers="d67878e207 " width="10.869565217391305%" valign="top" align="center">In</td>

							              <td class="entry" headers="d67878e210 " width="10.869565217391305%" valign="top" align="center">16</td>

							              <td class="entry" headers="d67878e213 " width="43.47826086956522%" valign="top" align="left">RX data. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d67878e201 " width="21.73913043478261%" valign="top" align="left">
                        <samp class="ph codeph">gmii16b_rx_dv</samp>
                     </td>

							              <td class="entry" headers="d67878e207 " width="10.869565217391305%" valign="top" align="center">In</td>

							              <td class="entry" headers="d67878e210 " width="10.869565217391305%" valign="top" align="center">2</td>

							              <td class="entry" headers="d67878e213 " width="43.47826086956522%" valign="top" align="left">When asserted, indicates the RX
								data is valid. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d67878e201 " width="21.73913043478261%" valign="top" align="left">
                        <samp class="ph codeph">gmii16b_rx_err</samp>
                     </td>

							              <td class="entry" headers="d67878e207 " width="10.869565217391305%" valign="top" align="center">In</td>

							              <td class="entry" headers="d67878e210 " width="10.869565217391305%" valign="top" align="center">2</td>

							              <td class="entry" headers="d67878e213 " width="43.47826086956522%" valign="top" align="left">When asserted, indicates the RX
								data contains error. </td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127814331">
          <h1>
          
            MII TX Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body refbody">
		    <div class="section" id="bhc1395127814331__section_N10012_N1000F_N10001">
			      <div class="p">The signals below are present in the 10M/100M/1G/10G, 10M/100M/1G/2.5G, and
				10M/100M/1G/2.5G/10G operating modes.<div class="note note" id="bhc1395127814331__note_N10029_N10017_N10012_N1000F_N10001"><span class="notetitle">Note:</span> For
					10M/100M/1G/2.5G and 10M/100M/1G/2.5G/10G variants, only <samp class="ph codeph">tx_clkena</samp> signal is available.</div>

         </div>

			      
<div class="tablenoborder"><table class="table noshade" frame="border" id="bhc1395127814331__table_B26CCB4CB2B84A6CB18CF295CE9E9F0F" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 50.  </span>MII TX Signals</span></span></caption>
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d68719e207" width="25%" valign="top" align="center">Signal </th>

							              <th class="entry" id="d68719e210" width="12.5%" valign="top" align="center">Direction </th>

							              <th class="entry" id="d68719e213" width="12.5%" valign="top" align="center">Width </th>

							              <th class="entry" id="d68719e216" width="50%" valign="top" align="center">Description </th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d68719e207 " width="25%" valign="top" align="left">
                        <samp class="ph codeph">tx_clkena</samp>
							              </td>

							              <td class="entry" headers="d68719e210 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d68719e213 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d68719e216 " width="50%" valign="top" align="left">Clock enable from the PHY IP. This clock effectively
								divides <samp class="ph codeph">gmii_tx_clk</samp> to 25 MHz for
								100 Mbps and 2.5 MHz for 10 Mbps.<p class="p">For
									10M/100M/1G/2.5G/10G and 10M/100M/1G/2.5G variants, this clock
									effectively divides <samp class="ph codeph">gmii16b_tx_clk</samp> to 6.25 Mhz for 100 Mbps and 0.625
									MHz for 10 Mbps. </p>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d68719e207 " width="25%" valign="top" align="left">
                        <samp class="ph codeph">tx_clkena_half_rate</samp>
							              </td>

							              <td class="entry" headers="d68719e210 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d68719e213 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d68719e216 " width="50%" valign="top" align="left">Clock enable from the PHY IP. This
								clock effectively divides <samp class="ph codeph">gmii_tx_clk</samp> to 12.5 MHz for 100 Mbps and 1.25 MHz for
								10 Mbps. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d68719e207 " width="25%" valign="top" align="left">
                        <samp class="ph codeph">mii_tx_d[]</samp>
							              </td>

							              <td class="entry" headers="d68719e210 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d68719e213 " width="12.5%" valign="top" align="center">4 </td>

							              <td class="entry" headers="d68719e216 " width="50%" valign="top" align="left">TX data bus. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d68719e207 " width="25%" valign="top" align="left">
                        <samp class="ph codeph">mii_tx_en</samp>
							              </td>

							              <td class="entry" headers="d68719e210 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d68719e213 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d68719e216 " width="50%" valign="top" align="left">When asserted, indicates the TX data is valid. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d68719e207 " width="25%" valign="top" align="left">
                        <samp class="ph codeph">mii_tx_err</samp>
							              </td>

							              <td class="entry" headers="d68719e210 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d68719e213 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d68719e216 " width="50%" valign="top" align="left">When asserted, indicates the TX data contains error. </td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127816183">
          <h1>
          
            MII RX Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
  
  <div class="body refbody">
		    <div class="section" id="bhc1395127816183__section_N10012_N1000F_N10001">
			      <div class="p">The signals below are present in the 10M/100M/1G/10G, 10M/100M/1G/2.5G, and
				10M/100M/1G/2.5G/10G operating modes.<div class="note note" id="bhc1395127816183__note_N10029_N10017_N10012_N1000F_N10001"><span class="notetitle">Note:</span> For
					10M/100M/1G/2.5G and 10M/100M/1G/2.5G/10G variants, only <samp class="ph codeph">rx_clkena</samp> signal is available.</div>

         </div>

			      
<div class="tablenoborder"><table class="table noshade" frame="border" id="bhc1395127816183__table_B26CCB4CB2B84A6CB18CF295CE9E9F0F" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 51.  </span>MII RX Signals</span></span></caption>
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d69228e207" width="25%" valign="top" align="center">Signal </th>

							              <th class="entry" id="d69228e210" width="12.5%" valign="top" align="center">Direction </th>

							              <th class="entry" id="d69228e213" width="12.5%" valign="top" align="center">Width </th>

							              <th class="entry" id="d69228e216" width="50%" valign="top" align="center">Description </th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d69228e207 " width="25%" valign="top" align="left">
                        <samp class="ph codeph">rx_clkena</samp>
							              </td>

							              <td class="entry" headers="d69228e210 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d69228e213 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d69228e216 " width="50%" valign="top" align="left">Clock enable from the PHY IP for 100 Mbps and 10 Mbps
								operations. This clock effectively divides <samp class="ph codeph">gmii_rx_clk</samp> to 25 MHz for 100 Mbps and 2.5 MHz for 10
									Mbps.<p class="p">For 10M/100M/1G/2.5G/10G and
									10M/100M/1G/2.5G variants, this clock effectively divides
										<samp class="ph codeph">gmii16b_rx_clk</samp> to 6.25 Mhz
									for 100 Mbps and 0.625 MHz for 10 Mbps.</p>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69228e207 " width="25%" valign="top" align="left">
                        <samp class="ph codeph">rx_clkena_half_rate</samp>
							              </td>

							              <td class="entry" headers="d69228e210 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d69228e213 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d69228e216 " width="50%" valign="top" align="left">Clock enable from the PHY IP for
								100 Mbps and 10 Mbps operations. This clock effectively runs at half
								the rate of <samp class="ph codeph">rx_clkena</samp> and divides
									<samp class="ph codeph">gmii_rx_clk</samp> to 12.5 MHz for 100
								Mbps and 1.25 MHz for 10 Mbps. The rising edges of this signal and
									<samp class="ph codeph">rx_clkena</samp> must align. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69228e207 " width="25%" valign="top" align="left">
                        <samp class="ph codeph">mii_rx_d[]</samp>
							              </td>

							              <td class="entry" headers="d69228e210 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d69228e213 " width="12.5%" valign="top" align="center">4 </td>

							              <td class="entry" headers="d69228e216 " width="50%" valign="top" align="left">RX data bus. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69228e207 " width="25%" valign="top" align="left">
                        <samp class="ph codeph">mii_rx_dv</samp>
							              </td>

							              <td class="entry" headers="d69228e210 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d69228e213 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d69228e216 " width="50%" valign="top" align="left">When asserted, indicates the RX data is valid. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69228e207 " width="25%" valign="top" align="left">
                        <samp class="ph codeph">mii_rx_err</samp>
							              </td>

							              <td class="entry" headers="d69228e210 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d69228e213 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d69228e216 " width="50%" valign="top" align="left">When asserted, indicates the RX data contains error. </td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>
 
  </div>
 

</div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nfa1428410078079">
          <h1>
          
            IEEE 1588v2 Interfaces 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
<div class="related-links"></div>

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127817961">
          <h1>
          
            IEEE 1588v2 Egress TX Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	
	  <div class="body refbody">
		
		    <div class="section" id="bhc1395127817961__section_N10016_N10011_N10001">
			      <p class="p">The signals below are present when you select the <span class="ph uicontrol">Enable time stamping</span> option. This feature is available in the
				following operating modes: 10G, 1G/10G, 10M/100M/1G/10G, 1G/2.5G,
				1G/2.5G/10G
					(<span class="keyword">
               Intel<sup>®</sup> 
               Stratix<sup>®</sup> 10</span> devices
				only), and
				10M/100M/1G/2.5G/5G/10G (USXGMII) (<span class="keyword">
               Intel<sup>®</sup> 
               Stratix<sup>®</sup> 10</span> devices
				only).</p>

			      
<div class="tablenoborder"><table class="table" frame="border" id="bhc1395127817961__table_B26CCB4CB2B84A6CB18CF295CE9E9F0F" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 52.  </span>IEEE 1588v2 Egress TX Signals</span></span></caption>
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d69782e204" width="37.5%" valign="top" align="center">Signal </th>

							              <th class="entry" id="d69782e207" width="12.5%" valign="top" align="center">Direction </th>

							              <th class="entry" id="d69782e210" width="12.5%" valign="top" align="center">Width </th>

							              <th class="entry" id="d69782e213" width="37.5%" valign="top" align="center">Description </th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d69782e204 " width="37.5%" valign="top" align="left">
								                <samp class="ph codeph">tx_egress_timestamp_request_valid</samp>
							              </td>

							              <td class="entry" headers="d69782e207 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d69782e210 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d69782e213 " width="37.5%" valign="top" align="left">Assert this signal to request for
								a timestamp for the transmit frame. This signal must be asserted in
								the same clock cycle <samp class="ph codeph">avalon_st_tx_startofpacket</samp> is asserted. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e204 " width="37.5%" valign="top" align="left">
								                <samp class="ph codeph">tx_egress_timestamp_request_fingerprint[]</samp>
							              </td>

							              <td class="entry" headers="d69782e207 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d69782e210 " width="12.5%" valign="top" align="center">
                        <em class="ph i">n</em>
							              </td>

							              <td class="entry" headers="d69782e213 " width="37.5%" valign="top" align="left">
                        <em class="ph i">n</em> = value
								of the <strong class="ph b">Timestamp fingerprint width</strong> parameter.
									<p class="p">Use this bus to specify the fingerprint of
									the transmit frame that you are requesting a timestamp for. This
									bus must carry a valid fingerprint at the same time <samp class="ph codeph">tx_egress_timestamp_request_valid</samp>
									is asserted. </p>

                        <p class="p">The purpose of the
									fingerprint is to associate the timestamp with the packet. Thus,
									it can be the sequence ID field from the PTP packet or some
									other unique field of the packet, to validate both the
									fingerprint and timestamp collected from the CPU.</p>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_egress_timestamp_96b_valid</samp>
							              </td>

							              <td class="entry" headers="d69782e207 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d69782e210 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d69782e213 " width="37.5%" valign="top" align="left"> When asserted, this signal
								qualifies the timestamp on <samp class="ph codeph">tx_egress_timestamp_96b_data[]</samp> for the transmit frame
								whose fingerprint is specified by <samp class="ph codeph">tx_egress_timestamp_96b_fingerprint[] </samp>. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_egress_timestamp_96b_data[] </samp>
							              </td>

							              <td class="entry" headers="d69782e207 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d69782e210 " width="12.5%" valign="top" align="center">96 </td>

							              <td class="entry" headers="d69782e213 " width="37.5%" valign="top" align="left">Carries the 96-bit egress
								timestamp in the following format: <ul class="ul" id="bhc1395127817961__ul_kxn_fbw_nv">
									                  <li class="li">For 1588v2 format:<ul class="ul" id="bhc1395127817961__ul_63E13DF701F648FBA539F2929D29D583">
											                      <li class="li" id="bhc1395127817961__li_07905F858DB04688AC6BAF3085DADC69">Bits 48 to 95: 48-bit seconds field </li>

											                      <li class="li" id="bhc1395127817961__li_B7A26B6FDAC147C2B1D9BEA57D4C5EC2">Bits 16 to 47: 32-bit nanoseconds
												field </li>

											                      <li class="li" id="bhc1395127817961__li_00754E1D255340D8A89AC5798E77D087">Bits 0 to 15: 16-bit fractional
												nanoseconds field </li>

										                    </ul>

                           </li>

									                  <li class="li">For 1588v1 format:<ul class="ul" id="bhc1395127817961__ul_vwt_hbw_nv">
											                      <li class="li">Bits 64 to 95: 32-bit seconds field </li>

											                      <li class="li">Bits 32 to 63: 32-bit nanoseconds
												field </li>

											                      <li class="li">Bits 0 to 31: Unused </li>

										                    </ul>

                           </li>

								                </ul>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_egress_timestamp_96b_fingerprint[] </samp>
							              </td>

							              <td class="entry" headers="d69782e207 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d69782e210 " width="12.5%" valign="top" align="center">
                        <em class="ph i">n</em>
							              </td>

							              <td class="entry" headers="d69782e213 " width="37.5%" valign="top" align="left">
                        <em class="ph i">n</em> = value
								of the <strong class="ph b">Timestamp fingerprint width</strong> parameter.
									<p class="p">The fingerprint of the transmit frame, which
									is received on <samp class="ph codeph">tx_egress_timestamp_request_data[]</samp>. This
									fingerprint specifies the transmit frame the egress timestamp on
										<samp class="ph codeph">tx_egress_timestamp_96b_data[]</samp> is for.
								</p>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_egress_timestamp_64b_valid</samp>
							              </td>

							              <td class="entry" headers="d69782e207 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d69782e210 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d69782e213 " width="37.5%" valign="top" align="left"> When asserted, this signal
								qualifies the timestamp on <samp class="ph codeph">tx_egress_timestamp_64b_data[]</samp> for the transmit frame
								whose fingerprint is specified by <samp class="ph codeph">tx_egress_timestamp_64b_fingerprint[]</samp>. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_egress_timestamp_64b_data[]</samp>
							              </td>

							              <td class="entry" headers="d69782e207 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d69782e210 " width="12.5%" valign="top" align="center">64 </td>

							              <td class="entry" headers="d69782e213 " width="37.5%" valign="top" align="left">Carries the 64-bit egress
								timestamp in the following format: <ul class="ul" id="bhc1395127817961__ul_111008FDA2594FFEB0C814BDE9638C2D">
									                  <li class="li" id="bhc1395127817961__li_1DF7E311ABE0410CBB164DDDFF8F60B7">Bits 16 to 63: 48-bit nanoseconds field </li>

									                  <li class="li" id="bhc1395127817961__li_50CBF443FACC45829EB552453DB00D45">Bits 0 to 15: 16-bit fractional nanoseconds field </li>

								                </ul>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_egress_timestamp_64b_fingerprint[]</samp>
							              </td>

							              <td class="entry" headers="d69782e207 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d69782e210 " width="12.5%" valign="top" align="center">
                        <em class="ph i">n</em>
							              </td>

							              <td class="entry" headers="d69782e213 " width="37.5%" valign="top" align="left">
                        <em class="ph i">n</em> = value
								of the <strong class="ph b">Timestamp fingerprint width</strong> parameter.
									<p class="p">The fingerprint of the transmit frame, which
									is received on <samp class="ph codeph">tx_egress_timestamp_request_data[]</samp>. This
									fingerprint specifies the transmit frame the egress timestamp on
										<samp class="ph codeph">tx_egress_timestamp_64b_data[]</samp> signal is for.
								</p>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_time_of_day_96b_10g_data </samp>
								                <p class="p">(for
									10G
									speed and 10M/100M/1G/2.5G/5G/10G (USXGMII) speed
									mode)</p>

							              </td>

							              <td class="entry" headers="d69782e207 " rowspan="2" width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d69782e210 " rowspan="2" width="12.5%" valign="top" align="center">96 </td>

							              <td class="entry" headers="d69782e213 " rowspan="2" width="37.5%" valign="top" align="left">Carries the time of
								day (ToD) from an external ToD module to the MAC IP core in the
								following format: <ul class="ul" id="bhc1395127817961__ul_28587A423A2A4F7E86937550EB09DBE6">
									                  <li class="li" id="bhc1395127817961__li_5A4E0AC5EC5C4D3CBBF1B7AA422C2112">Bits 48 to 95: 48-bit seconds field </li>

									                  <li class="li" id="bhc1395127817961__li_9F329C63F34C452C815609B40DE52FC8">Bits 16 to 47: 32-bit nanoseconds field </li>

									                  <li class="li" id="bhc1395127817961__li_3FD5C3C125004A63B3D8D63C3F9EAD03">Bits 0 to 15: 16-bit fractional nanoseconds field </li>

								                </ul>
 This is required for noting the timestamp ToD which is of
								80-bit, consisting of seconds and nanoseconds, in the respective
								field of the PTP packet. The remaining 16-bit fractional nanoseconds
								value, if used, is for updating the CF of the PTP packet.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_time_of_day_96b_1g_data</samp>
								                <p class="p">(for
									10M,
									100M, 1G, and 2.5G
									speeds)</p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_time_of_day_64b_10g_data</samp>
								                <p class="p">(for
									10G
									speed and 10M/100M/1G/2.5G/5G/10G (USXGMII) speed
									mode)</p>

							              </td>

							              <td class="entry" headers="d69782e207 " rowspan="2" width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d69782e210 " rowspan="2" width="12.5%" valign="top" align="center">64 </td>

							              <td class="entry" headers="d69782e213 " rowspan="2" width="37.5%" valign="top" align="left">Carries the ToD from
								an external ToD module to the MAC IP core in the following format:
									<ul class="ul" id="bhc1395127817961__ul_56EF9834BBC5400FA272125707BE4E38">
									                  <li class="li" id="bhc1395127817961__li_C071E775352648EE858AF5701999A0BE">Bits 16 to 63: 48-bit nanoseconds field </li>

									                  <li class="li" id="bhc1395127817961__li_36B534F81AC0439E87C63C78EA0F5345">Bits 0 to 15: 16-bit fractional nanoseconds field </li>

								                </ul>
 The 64-bit timestamp is required to update the CF in the PTP
								header. Updating the CF is fundamental to the transparent clock
								operation. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_time_of_day_64b_1g_data</samp>
								                <p class="p">(for
									10M,
									100M, 1G, and 2.5G
									speeds)</p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_path_delay_10g_data</samp>
								                <p class="p">(for
									10G
									speed and 10M/100M/1G/2.5G/5G/10G (USXGMII) speed
									mode)</p>

							              </td>

							              <td class="entry" headers="d69782e207 " rowspan="2" width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d69782e210 " width="12.5%" valign="top" align="center">16
								or 24
							</td>

							              <td class="entry" headers="d69782e213 " rowspan="2" width="37.5%" valign="top" align="left">Connect this bus to the
								PHY
									<span class="keyword">
               Intel<sup>®</sup> FPGA IP</span>.
								This bus carries the path delay, which is measured between the
								physical network and the PHY side of the MAC IP Core (XGMII, GMII,
								or MII). The MAC IP core uses this value when generating the egress
								timestamp to account for the delay. The path delay is in the
								following format: <ul class="ul" id="bhc1395127817961__ul_850A73D748AD4F29AE16260A21D45F0C">
									                  <li class="li" id="bhc1395127817961__li_D0BF1A945345440F83078187CA940EC4">Bits 0 to 9: Fractional number of clock cycle </li>

									                  <li class="li" id="bhc1395127817961__li_93D76D82A82E470792C721C5E0D06611">Bits 10 to
										15/21/23:
										Number of clock cycle </li>

								                </ul>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_path_delay_1g_data</samp>
								                <p class="p">(for
									10M,
									100M, 1G, and 2.5G
									speeds)</p>

							              </td>

							              <td class="entry" headers="d69782e210 " width="12.5%" valign="top" align="center">22 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_egress_p2p_update</samp>
                     </td>

							              <td class="entry" headers="d69782e207 " width="12.5%" valign="top" align="center">In</td>

							              <td class="entry" headers="d69782e210 " width="12.5%" valign="top" align="center">1</td>

							              <td class="entry" headers="d69782e213 " width="37.5%" valign="top" align="left">
								                <p class="p">Assert this signal when the CF needs to be added
									with &lt;<samp class="ph codeph">meanPathDelay</samp>&gt;
									given by <samp class="ph codeph">tx_egress_p2p_val</samp> for
									a transmit frame, as part of peer-to-peer mechanism.</p>

								                <p class="p">Assert this signal in the same clock cycle as
									the start of packet (<samp class="ph codeph">avalon_st_tx_startofpacket</samp> is asserted).</p>

							              </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_egress_p2p_val[]</samp>
                     </td>

							              <td class="entry" headers="d69782e207 " width="12.5%" valign="top" align="center">In</td>

							              <td class="entry" headers="d69782e210 " width="12.5%" valign="top" align="center">46</td>

							              <td class="entry" headers="d69782e213 " width="37.5%" valign="top" align="left">
								                <p class="p">This represents &lt;<samp class="ph codeph">meanPathDelay</samp>&gt; for peer to peer operations.</p>

								                <ul class="ul" id="bhc1395127817961__ul_ilw_cx4_w1b">
									                  <li class="li">Bits 16 to 45: Link delay in nanoseconds
										field</li>

									                  <li class="li">Bits 0 to 15: Link delay in fractional
										nanoseconds field</li>

								                </ul>

							              </td>

						            </tr>

					          </tbody>

				        </table>
</div>

			      
<div class="tablenoborder"><table class="table noshade" frame="border" id="bhc1395127817961__table_778E82083B444F509C5B4B7B8A6579A4" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 53.  </span>IEEE 1588v2 Egress TX Signals—1-step Mode</span></span><span class="desc tabledesc">These signals apply to 1-step operation mode only. </span></caption>
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d69782e707" width="37.5%" valign="top" align="center">Signal </th>

							              <th class="entry" id="d69782e710" width="12.5%" valign="top" align="center">Direction </th>

							              <th class="entry" id="d69782e713" width="12.5%" valign="top" align="center">Width </th>

							              <th class="entry" id="d69782e716" width="37.5%" valign="top" align="center">Description
							</th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d69782e707 " width="37.5%" valign="top" align="left">
								                <samp class="ph codeph">tx_etstamp_ins_ctrl_timestamp_insert</samp>
							              </td>

							              <td class="entry" headers="d69782e710 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d69782e713 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d69782e716 " width="37.5%" valign="top" align="left">Assert this signal to insert egress timestamp into the
								associated frame. Assert this signal in the same clock cycle <samp class="ph codeph">avalon_st_tx_startofpacket</samp> is
								asserted.</td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e707 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_etstamp_ins_ctrl_timestamp_format</samp>
							              </td>

							              <td class="entry" headers="d69782e710 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d69782e713 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d69782e716 " width="37.5%" valign="top" align="left">Use this signal to specify the format of the timestamp
								to be inserted. <ul class="ul" id="bhc1395127817961__ul_3CD7810B0AB642CEA8365324FC84D9FF">
									                  <li class="li" id="bhc1395127817961__li_EFF40F778E664218A23D2CF89C35A30A">0:
										1588v2 format (48-bits second field + 32-bits nanosecond
										field + 16-bits correction field for fractional nanosecond).
										Required offset location of timestamp and correction field. </li>

									                  <li class="li" id="bhc1395127817961__li_68AC2A4CE6BF44BC9F5FCBF8E0BC696A">1:
										1588v1 format (32-bits second field + 32-bits nanosecond
										field). Required offset location of timestamp. </li>

								                </ul>

                        <p class="p">Assert this signal in the same clock cycle
									as the start of packet (<samp class="ph codeph">avalon_st_tx_startofpacket</samp> is asserted).
								</p>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e707 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_etstamp_ins_ctrl_residence_time_update</samp>
							              </td>

							              <td class="entry" headers="d69782e710 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d69782e713 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d69782e716 " width="37.5%" valign="top" align="left">Assert this signal to add residence time (egress
								timestamp –ingress timestamp) into correction field of PTP frame.
								Required offset location of correction field. Assert this signal in
								the same clock cycle as the start of packet (<samp class="ph codeph">avalon_st_tx_startofpacket</samp> is
								asserted). </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e707 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_etstamp_ins_ctrl_ingress_timestamp_96b[]</samp>
							              </td>

							              <td class="entry" headers="d69782e710 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d69782e713 " width="12.5%" valign="top" align="center">96 </td>

							              <td class="entry" headers="d69782e716 " width="37.5%" valign="top" align="left">96-bit format of ingress timestamp.(48 bits second +
								32 bits nanosecond + 16 bits fractional nanosecond). Assert this
								signal in the same clock cycle as the start of packet (<samp class="ph codeph">avalon_st_tx_startofpacket</samp> is
								asserted). </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e707 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_etstamp_ins_ctrl_ingress_timestamp_64b[]</samp>
							              </td>

							              <td class="entry" headers="d69782e710 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d69782e713 " width="12.5%" valign="top" align="center">64 </td>

							              <td class="entry" headers="d69782e716 " width="37.5%" valign="top" align="left">64-bit format of ingress timestamp. (48-bits
								nanosecond + 16-bits fractional nanosecond). Assert this signal in
								the same clock cycle as the start of packet (<samp class="ph codeph">avalon_st_tx_startofpacket</samp> is
								asserted). </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e707 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_etstamp_ins_ctrl_residence_time_calc_format</samp>
							              </td>

							              <td class="entry" headers="d69782e710 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d69782e713 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d69782e716 " width="37.5%" valign="top" align="left">Format of timestamp to be used for residence time
								calculation. 0: 96-bits (96-bits egress timestamp - 96-bits ingress
								timestamp). 1: 64-bits (64-bits egress timestamp - 64-bits ingress
								timestamp). Assert this signal in the same clock cycle as the start
								of packet (<samp class="ph codeph">avalon_st_tx_startofpacket</samp> is asserted). </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e707 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_etstamp_ins_ctrl_checksum_zero</samp>
							              </td>

							              <td class="entry" headers="d69782e710 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d69782e713 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d69782e716 " width="37.5%" valign="top" align="left">Assert this signal to set the checksum field of
								UDP/IPv4 to zero. Required offset location of checksum field. Assert
								this signal in the same clock cycle as the start of packet (<samp class="ph codeph">avalon_st_tx_startofpacket</samp> is
								asserted). </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e707 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_etstamp_ins_ctrl_checksum_correct</samp>
							              </td>

							              <td class="entry" headers="d69782e710 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d69782e713 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d69782e716 " width="37.5%" valign="top" align="left">Assert this signal to correct UDP/IPv6 packet
								checksum, by updating the checksum correction, which is specified by
								checksum correction offset. Required offset location of checksum
								correction. Assert this signal in the same clock cycle as the start
								of packet (<samp class="ph codeph">avalon_st_tx_startofpacket</samp> is asserted). </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e707 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_etstamp_ins_ctrl_offset_timestamp[]</samp>
							              </td>

							              <td class="entry" headers="d69782e710 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d69782e713 " width="12.5%" valign="top" align="center">16 </td>

							              <td class="entry" headers="d69782e716 " width="37.5%" valign="top" align="left">The location of the timestamp field, relative to the
								first byte of the packet. Assert this signal in the same clock cycle
								as the start of packet (<samp class="ph codeph">avalon_st_tx_startofpacket</samp> is asserted). </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e707 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_etstamp_ins_ctrl_offset_correction_field[]</samp>
							              </td>

							              <td class="entry" headers="d69782e710 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d69782e713 " width="12.5%" valign="top" align="center">16 </td>

							              <td class="entry" headers="d69782e716 " width="37.5%" valign="top" align="left">The location of the correction field, relative to the
								first byte of the packet. Assert this signal in the same clock cycle
								as the start of packet (<samp class="ph codeph">avalon_st_tx_startofpacket</samp> is asserted). </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e707 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_etstamp_ins_ctrl_offset_checksum_field[]</samp>
							              </td>

							              <td class="entry" headers="d69782e710 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d69782e713 " width="12.5%" valign="top" align="center">16 </td>

							              <td class="entry" headers="d69782e716 " width="37.5%" valign="top" align="left">The location of the checksum field, relative to the
								first byte of the packet. Assert this signal in the same clock cycle
								as the start of packet (<samp class="ph codeph">avalon_st_tx_startofpacket</samp> is asserted). </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e707 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_etstamp_ins_ctrl_offset_checksum_correction[]</samp>
							              </td>

							              <td class="entry" headers="d69782e710 " width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d69782e713 " width="12.5%" valign="top" align="center">16 </td>

							              <td class="entry" headers="d69782e716 " width="37.5%" valign="top" align="left">The location of the checksum correction field,
								relative to the first byte of the packet. Assert this signal in the
								same clock cycle as the start of packet (<samp class="ph codeph">avalon_st_tx_startofpacket</samp> is asserted). </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d69782e707 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">tx_egress_asymmetry_update</samp>
                     </td>

							              <td class="entry" headers="d69782e710 " width="12.5%" valign="top" align="center">In</td>

							              <td class="entry" headers="d69782e713 " width="12.5%" valign="top" align="center">1</td>

							              <td class="entry" headers="d69782e716 " width="37.5%" valign="top" align="left">
								                <p class="p">Assert this signal to update the CF in the PTP header of transmit frame
									with asymmetry value. Assert this signal in the same clock cycle
									as the start of packet (<samp class="ph codeph">avalon_st_tx_startofpacket</samp>) is asserted.</p>

								                <p class="p">For more details, refer to related links about the <samp class="ph codeph">tx_asymmetry</samp> register.</p>

							              </td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>

		
		
	  </div>

<div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link" href="#bhc1395127781203" title="Provides more information about the tx_asymmetry register.">Timestamp Registers</a></div>
</div>
</div>

</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="bhc1395127821052">
          <h1>
          
            IEEE 1588v2 Ingress RX Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	
	  <div class="body refbody">
		
		    <div class="section" id="bhc1395127821052__section_N10016_N10011_N10001">
			      <p class="p">The signals below are present when you select the <span class="ph uicontrol">Enable time stamping</span> option. This feature is available in the
				following operating modes: 10G, 1G/10G, 10M/100M/1G/10G, and 1G/2.5G,
				1G/2.5G/10G
					(<span class="keyword">
               Intel<sup>®</sup> 
               Stratix<sup>®</sup> 10</span> devices
				only), and
				10M/100M/1G/2.5G/5G/10G (USXGMII) (<span class="keyword">
               Intel<sup>®</sup> 
               Stratix<sup>®</sup> 10</span> devices
				only).</p>

			      
<div class="tablenoborder"><table class="table noshade" frame="border" id="bhc1395127821052__table_B26CCB4CB2B84A6CB18CF295CE9E9F0F" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 54.  </span>IEEE 1588v2 Ingress RX Signals</span></span></caption>
					          
					          
					          
					          
					          <thead class="thead" align="left">
						            <tr class="row">
							              <th class="entry" id="d72480e204" width="37.5%" valign="top" align="center">Signal </th>

							              <th class="entry" id="d72480e207" width="12.5%" valign="top" align="center">Direction </th>

							              <th class="entry" id="d72480e210" width="12.5%" valign="top" align="center">Width </th>

							              <th class="entry" id="d72480e213" width="37.5%" valign="top" align="center">Description </th>

						            </tr>

					          </thead>

					          <tbody class="tbody">
						            <tr class="row">
							              <td class="entry" headers="d72480e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">rx_ingress_timestamp_96b_valid</samp>
							              </td>

							              <td class="entry" headers="d72480e207 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d72480e210 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d72480e213 " width="37.5%" valign="top" align="left">When asserted, this signal qualifies the timestamp on
									<samp class="ph codeph">rx_ingress_timestamp_96b_data[]</samp>. The MAC IP core asserts
								this signal in the same clock cycle it asserts <samp class="ph codeph">avalon_st_rx_startofpacket</samp>. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d72480e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">rx_ingress_timestamp_96b_data[]</samp>
							              </td>

							              <td class="entry" headers="d72480e207 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d72480e210 " width="12.5%" valign="top" align="center">96 </td>

							              <td class="entry" headers="d72480e213 " width="37.5%" valign="top" align="left">Carries the 96-bit ingress
								timestamp in the following format: <ul class="ul" id="bhc1395127821052__ul_28587A423A2A4F7E86937550EB09DBE6">
									                  <li class="li" id="bhc1395127821052__li_5A4E0AC5EC5C4D3CBBF1B7AA422C2112">Bits 48 to 95: 48-bit seconds field </li>

									                  <li class="li" id="bhc1395127821052__li_9F329C63F34C452C815609B40DE52FC8">Bits 16 to 47: 32-bit nanoseconds field </li>

									                  <li class="li" id="bhc1395127821052__li_3FD5C3C125004A63B3D8D63C3F9EAD03">Bits 0 to 15: 16-bit fractional nanoseconds field </li>

								                </ul>
 The 96-bit timestamp is usually for noting the complete ToD
								and is useful in ordinary clock and boundary clock devices. The
								transparent clock typically uses 64-bit timestamp. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d72480e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">rx_ingress_timestamp_64b_valid</samp>
							              </td>

							              <td class="entry" headers="d72480e207 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d72480e210 " width="12.5%" valign="top" align="center">1 </td>

							              <td class="entry" headers="d72480e213 " width="37.5%" valign="top" align="left"> When asserted, this signal
								qualifies the timestamp on <samp class="ph codeph">rx_ingress_timestamp_64b_data[]</samp>. The MAC IP core
								asserts this signal in the same clock cycle it asserts <samp class="ph codeph">avalon_st_rx_startofpacket</samp>. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d72480e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">rx_ingress_timestamp_64b_data[]</samp>
							              </td>

							              <td class="entry" headers="d72480e207 " width="12.5%" valign="top" align="center">Out </td>

							              <td class="entry" headers="d72480e210 " width="12.5%" valign="top" align="center">64 </td>

							              <td class="entry" headers="d72480e213 " width="37.5%" valign="top" align="left">Carries the 64-bit ingress
								timestamp in the following format: <ul class="ul" id="bhc1395127821052__ul_56EF9834BBC5400FA272125707BE4E38">
									                  <li class="li" id="bhc1395127821052__li_C071E775352648EE858AF5701999A0BE">Bits 16 to 63: 48-bit nanoseconds field </li>

									                  <li class="li" id="bhc1395127821052__li_36B534F81AC0439E87C63C78EA0F5345">Bits 0 to 15: 16-bit fractional nanoseconds field </li>

								                </ul>
This timestamp is used in transparent clock devices. </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d72480e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">rx_time_of_day_96b_10g_data</samp>
								                <p class="p">(for
									10G
									speed and 10M/100M/1G/2.5G/5G/10G (USXGMII) speed
									mode) </p>

							              </td>

							              <td class="entry" headers="d72480e207 " rowspan="2" width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d72480e210 " rowspan="2" width="12.5%" valign="top" align="center">96 </td>

							              <td class="entry" headers="d72480e213 " rowspan="2" width="37.5%" valign="top" align="left">Carries the time of
								day (ToD) from an external ToD module to the MAC IP core in the
								following format: <ul class="ul" id="bhc1395127821052__ul_2CD0D71907314241A81426D3BD0588EA">
									                  <li class="li" id="bhc1395127821052__li_8054B7F424FF47F18B34D2A1105A7EB1">Bits 48 to 95: 48-bit seconds field </li>

									                  <li class="li" id="bhc1395127821052__li_02F989580E6F41418978B5FF7E29CD5F">Bits 16 to 47: 32-bit nanoseconds field </li>

									                  <li class="li" id="bhc1395127821052__li_D72761BAFB72468B8D9D58A8C7A86C4D">Bits 0 to 15: 16-bit fractional nanoseconds field </li>

								                </ul>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d72480e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">rx_time_of_day_96b_1g_data </samp>
								                <p class="p">(for
									10M,
									100M, 1G, and 2.5G
									speeds)</p>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d72480e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">rx_time_of_day_64b_10g_data</samp>
								                <p class="p">(for
									10G
									speed and 10M/100M/1G/2.5G/5G/10G (USXGMII) speed
									mode) </p>

                     </td>

							              <td class="entry" headers="d72480e207 " rowspan="2" width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d72480e210 " rowspan="2" width="12.5%" valign="top" align="center">64 </td>

							              <td class="entry" headers="d72480e213 " rowspan="2" width="37.5%" valign="top" align="left">Carries the ToD from
								an external ToD module the MAC IP core in the following format: <ul class="ul" id="bhc1395127821052__ul_8E4FBD08443746BE91EAA0493BCEFDD7">
									                  <li class="li" id="bhc1395127821052__li_D3B476A9EA554DDC9DFE3177508D24D3">Bits 16 to 63: 48-bit nanoseconds field </li>

									                  <li class="li" id="bhc1395127821052__li_02F16F547C8247988BA9194A25BDF5D2">Bits 0 to 15: 16-bit fractional nanoseconds field </li>

								                </ul>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d72480e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">rx_time_of_day_64b_1g_data</samp>
								                <p class="p">(for
									10M,
									100M, 1G, and 2.5G
									speeds)</p>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d72480e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">rx_path_delay_10g_data</samp>
								                <p class="p">(for
									10G
									speed and 10M/100M/1G/2.5G/5G/10G (USXGMII) speed
									mode) </p>

                     </td>

							              <td class="entry" headers="d72480e207 " rowspan="2" width="12.5%" valign="top" align="center">In </td>

							              <td class="entry" headers="d72480e210 " width="12.5%" valign="top" align="center">16
								or 24
							</td>

							              <td class="entry" headers="d72480e213 " rowspan="2" width="37.5%" valign="top" align="left">Connect this bus to the
								PHY
									<span class="keyword">
               Intel<sup>®</sup> FPGA IP</span>.
								This bus carries the path delay (residence time), measured between
								the physical network and the PHY side of the MAC IP Core (XGMII,
								GMII, or MII). The MAC IP core uses this value when generating the
								ingress timestamp to account for the delay. The path delay is in the
								following format: <ul class="ul" id="bhc1395127821052__ul_850A73D748AD4F29AE16260A21D45F0C">
									                  <li class="li" id="bhc1395127821052__li_D0BF1A945345440F83078187CA940EC4">Bits 0 to 9: Fractional number of clock cycle </li>

									                  <li class="li" id="bhc1395127821052__li_93D76D82A82E470792C721C5E0D06611">Bits 10 to
										15/21/23:
										Number of clock cycle </li>

								                </ul>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d72480e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">rx_path_delay_1g_data</samp>
								                <p class="p">(for
									10M,
									100M, 1G, and 2.5G
									speeds)</p>

                     </td>

							              <td class="entry" headers="d72480e210 " width="12.5%" valign="top" align="center">22 </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d72480e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">rx_ingress_p2p_val[]</samp>
                     </td>

							              <td class="entry" headers="d72480e207 " width="12.5%" valign="top" align="center">Out</td>

							              <td class="entry" headers="d72480e210 " width="12.5%" valign="top" align="center">46</td>

							              <td class="entry" headers="d72480e213 " width="37.5%" valign="top" align="left">Represents &lt;<samp class="ph codeph">meanPathDelay</samp>&gt; for the current ingress port, which
								is used for peer-to-peer operations.<ul class="ul" id="bhc1395127821052__ul_vzd_1x4_w1b">
									                  <li class="li">Bits 16 to 45: Link delay in nanoseconds
										field</li>

									                  <li class="li">Bits 0 to 15: Link delay in fractional
										nanoseconds field</li>

								                </ul>

                     </td>

						            </tr>

						            <tr class="row">
							              <td class="entry" headers="d72480e204 " width="37.5%" valign="top" align="left">
                        <samp class="ph codeph">rx_ingress_p2p_val_valid</samp>
                     </td>

							              <td class="entry" headers="d72480e207 " width="12.5%" valign="top" align="center">Out</td>

							              <td class="entry" headers="d72480e210 " width="12.5%" valign="top" align="center">1</td>

							              <td class="entry" headers="d72480e213 " width="37.5%" valign="top" align="left">When asserted, this signal indicates the <samp class="ph codeph">rx_ingress_p2p_val</samp> is valid.</td>

						            </tr>

					          </tbody>

				        </table>
</div>

		    </div>

		
		
	  </div>


</div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="qvz1471921859931">
          <h1>
          
            IEEE 1588v2 Interface Clocks 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    
<div class="tablenoborder"><table class="table" frame="border" id="qvz1471921859931__table_N10011_N1000E_N10001" rules="all" summary="" cellspacing="0" cellpadding="4" border="1"><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 55.  </span>Clock Signals for the IEEE 1588V2 Interfaces</span></span></caption>
				        
				        
				        
				        <thead class="thead" align="left">
					          <tr class="row">
						            <th class="entry" id="d73533e194" width="38.46153846153847%" valign="top" align="left">Interface Signal</th>

						            <th class="entry" id="d73533e197" width="30.76923076923077%" valign="top" align="center">
                     <span class="ph uicontrol">Use legacy Ethernet 10G MAC
								Avalon Streaming interface</span> Option</th>

						            <th class="entry" id="d73533e203" width="30.76923076923077%" valign="top" align="center">Clock Signal</th>

					          </tr>

				        </thead>

				        <tbody class="tbody">
					          <tr class="row">
						            <td class="entry" headers="d73533e194 " rowspan="2" width="38.46153846153847%" valign="top" align="left">
							              <p class="p">
                        <samp class="ph codeph">tx_egress_*</samp>
                     </p>

							              <p class="p">
                        <samp class="ph codeph">tx_time_of_day_*_10G_*</samp>
                     </p>

							              <p class="p">
                        <samp class="ph codeph">tx_etstamp_ins_*</samp>
                     </p>

						            </td>

						            <td class="entry" headers="d73533e197 " width="30.76923076923077%" valign="top" align="center">On</td>

						            <td class="entry" headers="d73533e203 " width="30.76923076923077%" valign="top" align="center">
                     <samp class="ph codeph">tx_156_25_clk</samp>
                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d73533e197 " width="30.76923076923077%" valign="top" align="center">Off</td>

						            <td class="entry" headers="d73533e203 " width="30.76923076923077%" valign="top" align="center">
                     <samp class="ph codeph">tx_312_5_clk</samp>
                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d73533e194 " rowspan="2" width="38.46153846153847%" valign="top" align="left">
							              <p class="p">
                        <samp class="ph codeph">tx_time_of_day_*_1G_*</samp>
                     </p>

						            </td>

						            <td class="entry" headers="d73533e197 " width="30.76923076923077%" valign="top" align="center">On</td>

						            <td class="entry" headers="d73533e203 " rowspan="2" width="30.76923076923077%" valign="top" align="center">
                     <samp class="ph codeph">gmii_tx_clk</samp>
                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d73533e197 " width="30.76923076923077%" valign="top" align="center">Off</td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d73533e194 " rowspan="2" width="38.46153846153847%" valign="top" align="left">
							              <p class="p">
                        <samp class="ph codeph">rx_ingress_*</samp>
                     </p>

							              <p class="p">
                        <samp class="ph codeph">rx_time_of_day_*_10G_*</samp>
                     </p>

						            </td>

						            <td class="entry" headers="d73533e197 " width="30.76923076923077%" valign="top" align="center">On</td>

						            <td class="entry" headers="d73533e203 " width="30.76923076923077%" valign="top" align="center">
                     <samp class="ph codeph">rx_156_25_clk</samp>
                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d73533e197 " width="30.76923076923077%" valign="top" align="center">Off</td>

						            <td class="entry" headers="d73533e203 " width="30.76923076923077%" valign="top" align="center">
                     <samp class="ph codeph">rx_312_5_clk</samp>
                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d73533e194 " rowspan="2" width="38.46153846153847%" valign="top" align="left">
							              <p class="p">
                        <samp class="ph codeph">rx_time_of_day_*_1G_*</samp>
                     </p>

						            </td>

						            <td class="entry" headers="d73533e197 " width="30.76923076923077%" valign="top" align="center">On</td>

						            <td class="entry" headers="d73533e203 " rowspan="2" width="30.76923076923077%" valign="top" align="center">
                     <samp class="ph codeph">gmii_rx_clk</samp>
                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d73533e197 " width="30.76923076923077%" valign="top" align="center">Off</td>

					          </tr>

				        </tbody>

			      </table>
</div>

	  </div>

<div class="related-links"><div class="relinfo"><strong>Related Information</strong><br>
<div><a class="link" href="#bhc1395127792022">Clock and Reset Signals</a></div>
</div>
</div>

</div>
</div>
 
      </section> 
        <section class="tab-1 section-overflow">

        <header class="anchor" id="nfa1461051395599">
          <h1>
          
            Low Latency Ethernet 10G MAC Intel FPGA IP User Guide Archives 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body refbody">
		    
<div class="tablenoborder"><span xmlns="http://www.w3.org/1999/xhtml" class="desc tabledesc">If an IP core version is not listed, the user guide for the previous IP core
				version applies.</span><table class="table" frame="border" id="nfa1461051395599__table_uq1_qf5_rv" rules="all" summary="" cellspacing="0" cellpadding="4" border="1">
				        
				        
				        <thead class="thead" align="left">
					          <tr class="row">
						            <th class="entry" id="d74038e144" width="100pt" valign="top" align="center">IP Core Version</th>

						            <th class="entry" id="d74038e147" width="NaN%" valign="top" align="left">User Guide</th>

					          </tr>

				        </thead>

				        <tbody class="tbody">
               <tr class="row">
                  <td class="entry" headers="d74038e144 " width="100pt" valign="top" align="center">18.0</td>

                  <td class="entry" headers="d74038e147 " width="NaN%" valign="top" align="left">
                     <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/ug/archives/ug_32b_10g_ethernet_mac-18-0.pdf" target="_blank" category="assets" action="download" label="/content/dam/altera-www/global/en_US/pdfs/literature/ug/archives/ug_32b_10g_ethernet_mac-18-0.pdf">Low Latency Ethernet 10G MAC Intel FPGA IP User Guide</a>
                  </td>

               </tr>

					
					          <tr class="row">
						            <td class="entry" headers="d74038e144 " width="100pt" valign="top" align="center">17.1</td>

						            <td class="entry" headers="d74038e147 " width="NaN%" valign="top" align="left">
                     <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/ug/archives/ug_32b_10g_ethernet_mac-17-1.pdf" target="_blank" category="assets" action="download" label="/content/dam/altera-www/global/en_US/pdfs/literature/ug/archives/ug_32b_10g_ethernet_mac-17-1.pdf">Intel FPGA Low Latency Ethernet 10G MAC User Guide</a>
                  </td>

					          </tr>

					
					          <tr class="row">
						            <td class="entry" headers="d74038e144 " width="100pt" valign="top" align="center">17.0</td>

						            <td class="entry" headers="d74038e147 " width="NaN%" valign="top" align="left">
                     <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="https://www.altera.com/literature/ug/archives/ug-32b-10g-ethernet-mac-17.0.pdf" target="_blank" category="assets" action="download" label="/literature/ug/archives/ug-32b-10g-ethernet-mac-17.0.pdf">Low Latency Ethernet 10G MAC User
								Guide</a>
                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d74038e144 " width="100pt" valign="top" align="center">16.1</td>

						            <td class="entry" headers="d74038e147 " width="NaN%" valign="top" align="left">
                     <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="https://www.altera.com/literature/ug/archives/ug-32b-10g-ethernet-mac-16.1.pdf" target="_blank" category="assets" action="download" label="/literature/ug/archives/ug-32b-10g-ethernet-mac-16.1.pdf">Low Latency Ethernet 10G MAC User
								Guide</a>
                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d74038e144 " width="100pt" valign="top" align="center">16.0</td>

						            <td class="entry" headers="d74038e147 " width="NaN%" valign="top" align="left">
                     <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="https://www.altera.com/literature/ug/archives/ug-32b-10g-ethernet-mac-16.0.pdf" target="_blank" category="assets" action="download" label="/literature/ug/archives/ug-32b-10g-ethernet-mac-16.0.pdf">Low Latency Ethernet 10G MAC User
								Guide</a>
                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d74038e144 " width="100pt" valign="top" align="center">15.1</td>

						            <td class="entry" headers="d74038e147 " width="NaN%" valign="top" align="left">
                     <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="https://www.altera.com/literature/ug/archives/ug-32b-10g-ethernet-mac-15.1.pdf" target="_blank" category="assets" action="download" label="/literature/ug/archives/ug-32b-10g-ethernet-mac-15.1.pdf">Low Latency Ethernet 10G MAC User
								Guide</a>
                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d74038e144 " width="100pt" valign="top" align="center">15.0</td>

						            <td class="entry" headers="d74038e147 " width="NaN%" valign="top" align="left">
                     <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="https://www.altera.com/literature/ug/archives/ug-32b-10g-ethernet-mac-15.0.pdf" target="_blank" category="assets" action="download" label="/literature/ug/archives/ug-32b-10g-ethernet-mac-15.0.pdf">Low Latency Ethernet 10G MAC User
								Guide</a>
                  </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d74038e144 " width="100pt" valign="top" align="center">14.1</td>

						            <td class="entry" headers="d74038e147 " width="NaN%" valign="top" align="left">
                     <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="https://www.altera.com/literature/ug/archives/ug-32b-10g-ethernet-mac-14.1.pdf" target="_blank" category="assets" action="download" label="/literature/ug/archives/ug-32b-10g-ethernet-mac-14.1.pdf">Low Latency Ethernet 10G MAC User
								Guide</a>
                  </td>

					          </tr>

				        </tbody>

			      </table>
</div>

	  </div>


</div>
</div>
 
      </section> 
        <section class="tab-1 section-overflow">

        <header class="anchor" id="bhc1395127827178">
          <h1>
          
            Document Revision History for the Low Latency Ethernet 10G MAC Intel FPGA IP User Guide 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 
	  <div class="body conbody">
		    
<div class="tablenoborder"><table class="table revhistory" frame="border" id="bhc1395127827178__table_kzf_lxn_ddb" rules="all" summary="" cellspacing="0" cellpadding="4" border="1">
				        
				        
				        
				        <thead class="thead" align="left">
					          <tr class="row">
						            <th class="entry" id="d74394e139" width="100.0pt" valign="top" align="center">Document Version</th>

						            <th class="entry" id="d74394e142" width="70.0pt" valign="top" align="center">
                     <span class="keyword">
               Intel<sup>®</sup> 
               Quartus<sup>®</sup> Prime</span> Version</th>

						            <th class="entry" id="d74394e154" width="NaN%" valign="top" align="left">Changes</th>

					          </tr>

				        </thead>

				        <tbody class="tbody">
               <tr class="row">
                  <td class="entry" headers="d74394e139 " width="100.0pt" valign="top" align="center">2018.10.03</td>

                  <td class="entry" headers="d74394e142 " width="70.0pt" valign="top" align="center">18.1</td>

                  <td class="entry" headers="d74394e154 " width="NaN%" valign="top" align="left">
                     <ul class="ul" id="bhc1395127827178__ul_wpl_x2k_s2b">
                        <li class="li">Added support for the 10M/100M/1G/2.5G/5G/10G (USXGMII) variant for Intel Cyclone 10 GX devices:</li>

                        <li class="li">Updated the <cite class="cite">Resource Utilization</cite> section.</li>

                        <li class="li">Updated Tables:<ul class="ul" id="bhc1395127827178__ul_wf1_sll_s2b">
                              <li class="li">Updated Table: <cite class="cite">Device Family Support for LL 10GbE MAC and PHY Configurations</cite>.</li>

                              <li class="li">Updated Table: <cite class="cite">Features Comparison</cite>.</li>

                              <li class="li">Updated Table: <cite class="cite">Resource Utilization for LL Ethernet 10G MAC for Intel Arria 10 and Intel Cyclone 10 GX Devices</cite>.</li>

                              <li class="li">Updated Table: <cite class="cite">LL Ethernet 10G MAC <span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> Core Parameters</cite> to update the description for parameter <span class="ph uicontrol">Enable ECC on memory blocks</span>.
                              </li>

                           </ul>

                        </li>

                        <li class="li">Updated Table: <cite class="cite">LL Ethernet 10G MAC Intel FPGA IP Core Parameters</cite>:<ul class="ul" id="bhc1395127827178__ul_tb4_jxk_z2b">
                              <li class="li">Updated the descriptions for <span class="ph uicontrol">Enable time stamping</span>, <span class="ph uicontrol">Enable PTP one-step clock support</span>, <span class="ph uicontrol">Enable asymmetry support</span>, <span class="ph uicontrol">Enable peer-to-peer,</span> 
                                 <span class="ph uicontrol">Timestamp fingerprint width</span>, and <span class="ph uicontrol">Time of Day Format</span>.</li>

                              <li class="li">Updated the note for <span class="ph uicontrol">Enable peer-to-peer</span> to state that this option is only available from Intel Quartus Prime Pro Edition version 17.0 onwards.</li>

                           </ul>

                        </li>

                        <li class="li">Updated the <cite class="cite">Priority-Based Flow Control</cite> topic.</li>

                        <li class="li">Made minor editorial updates to the document.</li>

                     </ul>

                  </td>

               </tr>

					          <tr class="row">
						            <td class="entry" headers="d74394e139 " width="100.0pt" valign="top" align="center">2018.06.06</td>

						            <td class="entry" headers="d74394e142 " width="70.0pt" valign="top" align="center">18.0</td>

						            <td class="entry" headers="d74394e154 " width="NaN%" valign="top" align="left">
							              <ul class="ul" id="bhc1395127827178__ul_jmn_b21_12b">
								                <li class="li">Updated Figure: <cite class="cite">PHY Configuration with
										10GBASE-R with IEEE 1588v2 Enabled for Intel Stratix 10
										Devices</cite> to correct the PCS-PMA interface width from
									40 to 32 and the parallel clock frequency from 257.8125 MHz to
									322.265625 MHz.</li>

								                <li class="li">Added a note to the description of <span class="ph uicontrol">TX and RX datapath Reset/Default to Enable</span> to
									clarify that this option is only available in Intel Quartus
									Prime Pro Edition version 18.0.</li>

							              </ul>

						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d74394e139 " width="100.0pt" valign="top" align="center">2018.05.10</td>

						            <td class="entry" headers="d74394e142 " width="70.0pt" valign="top" align="center">18.0</td>

						            <td class="entry" headers="d74394e154 " width="NaN%" valign="top" align="left">
							              <ul class="ul" id="bhc1395127827178__ul_qwg_mxn_ddb">
								                <li class="li">Renamed the document as <cite class="cite">Low Latency Ethernet 10G
										MAC Intel FPGA IP User Guide</cite>.</li>

								                <li class="li">Renamed "Low Latency Ethernet 10G MAC" IP core to "Low Latency Ethernet
									10G MAC Intel FPGA IP" as per Intel rebranding.</li>

								                <li class="li">Added support for 10M/100M/1G/2.5G/5G/10G (USXGMII) variant.</li>

								                <li class="li">Added IEEE 1588v2 support for 10M/100M/1G/2.5G/5G/10G (USXGMII) variant for Intel
									Stratix 10 devices.</li>

								                <li class="li">Added a new IP core parameter—<span class="ph uicontrol">TX and
										RX datapath Reset/Default to Enable</span>.</li>

								                <li class="li">Added a new Section: <cite class="cite">LL
										Ethernet 10G MAC Intel FPGA IP Design Examples</cite>.</li>

								                <li class="li">Added new Topics:<ul class="ul" id="bhc1395127827178__ul_vjl_v34_fdb">
										                    <li class="li">
                                 <cite class="cite">LL Ethernet 10G MAC Operating
											Modes</cite>
                              </li>

										                    <li class="li">
                                 <cite class="cite">IP Core
												Generation Output (Intel Quartus Prime Pro
												Edition)</cite>
                              </li>

										                    <li class="li">
                                 <cite class="cite">Files Generated
												for Intel IP Cores (Legacy Parameter
											Editor)</cite>.</li>

									                  </ul>

                        </li>

								                <li class="li">Added new Figures:<ul class="ul" id="bhc1395127827178__ul_lvh_f2n_fdb">
										                    <li class="li">
                                 <cite class="cite">PTP Packet in
												IEEE 802.3 Ethernet Frame</cite>
                              </li>

										                    <li class="li">
                                 <cite class="cite">PTP packet
												within UDP over IPv4 over Ethernet Frame</cite>
                              </li>

										                    <li class="li">
                                 <cite class="cite">PTP packet
												within UDP over IPv6 over Ethernet Frame</cite>
                              </li>

									                  </ul>

                        </li>

								                <li class="li">Updated the <cite class="cite">Features</cite> topic.</li>

								                <li class="li">Updated Tables:<ul class="ul" id="bhc1395127827178__ul_yzw_xrq_ndb">
										                    <li class="li">
                                 <cite class="cite">Resource Utilization for LL
												Ethernet 10G MAC for Intel Stratix 10
											Devices</cite>
                              </li>

										                    <li class="li">
                                 <cite class="cite">Resource Utilization for LL
												Ethernet 10G MAC for Intel Arria 10 and Intel
												Cyclone 10 Devices</cite>
                              </li>

										                    <li class="li">
                                 <cite class="cite">TX and RX Latency Values for
												Intel Stratix 10 Devices</cite>
                              </li>

										                    <li class="li">
                                 <cite class="cite">TX and RX Latency Values for
												Intel Arria 10 and Intel Cyclone 10
											Devices</cite>
                              </li>

										                    <li class="li">
                                 <cite class="cite">Device Family Support for LL 10GbE MAC and PHY
												Configurations</cite>
                              </li>

										                    <li class="li">
                                 <cite class="cite">LL Ethernet 10G MAC <span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> Core
												Parameters</cite>
                              </li>

										                    <li class="li">
                                 <cite class="cite">
                                    <span class="keyword">
               Avalon<sup>®</sup>
            </span>-ST TX Data Interface
												Signals</cite>
                              </li>

										                    <li class="li">
                                 <cite class="cite">Timestamp
												Registers</cite>
                              </li>

										                    <li class="li">
                                 <cite class="cite">Hardware PMA
												Delay</cite>
                              </li>

										                    <li class="li">
                                 <cite class="cite">IEEE 1588v2
												Egress TX Signals</cite>
                              </li>

										                    <li class="li">
                                 <cite class="cite">IEEE 1588v2
												Igress RX Signals</cite>
                              </li>

									                  </ul>

                        </li>

								                <li class="li">Added a note to the <cite class="cite">Timing Constraints</cite> topic.</li>

								                <li class="li">Removed <cite class="cite">Generated Files</cite> topic.
									</li>

								                <li class="li">Updated Figure: <cite class="cite">Interface Signals</cite>.</li>

								                <li class="li">Added a note to the <cite class="cite">Reset Requirements</cite>
									topic to clarify that the value of the <samp class="ph codeph">avalon_st_tx_ready</samp> signal can be 0 or 1 during
									reset.</li>

								                <li class="li">Updated the description of the<span class="ph uicontrol">Enable
										10GBASE-R register mode</span> parameter in the <cite class="cite">Parameter Settings for the LL Ethernet 10G
										MAC <span class="keyword">
               Intel<sup>®</sup> FPGA IP</span> Core</cite>
									topic.</li>

								                <li class="li">Updated descriptions for the <cite class="cite">PTP Packet in IEEE
										802.3</cite>, <cite class="cite">PTP Packet over
										UDP/IPv4</cite>, and <cite class="cite">PTP Packet over
										UDP/IPv6</cite> topics.</li>

								                <li class="li">Updated the <cite class="cite">IEEE 1588v2</cite> topic:<ul class="ul" id="bhc1395127827178__ul_hdr_vsl_ndb">
										                    <li class="li">Added PHY operating speed random error support for
											5Gbps.</li>

										                    <li class="li">Added a note on static error.</li>

									                  </ul>

                        </li>

								                <li class="li">Updated for latest Intel branding standards.</li>

								                <li class="li">Made editorial updates throughout the document.</li>

							              </ul>

						            </td>

					          </tr>

				        </tbody>

			      </table>
</div>

		    
<div class="tablenoborder"><table class="table" frame="border" id="bhc1395127827178__table_n4k_h53_zq" rules="all" summary="" cellspacing="0" cellpadding="4" border="1">

				        

				        

				        
				        <thead class="thead" align="left">
					          <tr class="row">
						            <th class="entry" id="d74394e577" width="100pt" valign="top" align="left">Date </th>

						            <th class="entry" id="d74394e580" width="70pt" valign="top" align="center">Version </th>

						            <th class="entry" id="d74394e583" width="NaN%" valign="top" align="left">Changes </th>

					          </tr>

				        </thead>

				        <tbody class="tbody">
					          <tr class="row">
						            <td class="entry" headers="d74394e577 " width="100pt" valign="top" align="left">March 2018</td>

						            <td class="entry" headers="d74394e580 " width="70pt" valign="top" align="center">2018.03.07</td>

						            <td class="entry" headers="d74394e583 " width="NaN%" valign="top" align="left">
							              <ul class="ul" id="bhc1395127827178__ul_wx5_l1h_fdb">
								                <li class="li">Corrected the Intel Cyclone 10 GX device speed
										grades:<ul class="ul" id="bhc1395127827178__ul_xx5_l1h_fdb">
										                    <li class="li">With 1588 feature: Corrected speed
											grade values from -I2, -E2 to -I5, -E5.</li>

										                    <li class="li">Without 1588 feature: Corrected speed
											grade values from -I3, -E3 to -I6,
											-E6.</li>

									                  </ul>

                        </li>

								                <li class="li">Updated Figure: PHY Configuration with
									10GBASE-R with IEEE 1588v2 Enabled for Intel Stratix 10
									Devices</li>

							              </ul>

						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d74394e577 " width="100pt" valign="top" align="left">December 2017</td>

						            <td class="entry" headers="d74394e580 " width="70pt" valign="top" align="center">2017.12.25</td>

						            <td class="entry" headers="d74394e583 " width="NaN%" valign="top" align="left">
							              <ul class="ul" id="bhc1395127827178__ul_ahj_wrk_ccb">
								                <li class="li">Updated the decription in the <cite class="cite">10GBASE-R Register
										Mode</cite> topic:<ul class="ul" id="bhc1395127827178__ul_xfz_wrk_ccb">
										                    <li class="li">Added support for Intel Stratix 10 devices.</li>

										                    <li class="li">Added Figure: PHY Configuration with 10GBASE-R with IEEE
											1588v2 Enabled for Intel Stratix 10 Devices.</li>

									                  </ul>

                           </li>

							              </ul>

						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d74394e577 " width="100pt" valign="top" align="left">November
							2017</td>

						            <td class="entry" headers="d74394e580 " width="70pt" valign="top" align="center">2017.11.06</td>

						            <td class="entry" headers="d74394e583 " width="NaN%" valign="top" align="left">
							              <ul class="ul" id="bhc1395127827178__ul_ob1_rpl_t1b">
								
								                <li class="li">Renamed the document as <cite class="cite">Intel FPGA Low Latency Ethernet 10G MAC User
									Guide</cite>.</li>

								                <li class="li">Added support for the Intel Cyclone 10 GX
									device family.</li>

								                <li class="li">Added a new feature—Peer-to-Peer:<ul class="ul" id="bhc1395127827178__ul_em5_4xn_w1b">
										                    <li class="li">Added a new parameter—<span class="ph uicontrol">Enable peer-to-peer
												support</span>.</li>

										                    <li class="li">Updated the description in the <cite class="cite">TX Datapath</cite> sub-topic of the
												<cite class="cite">IEEE 1588v2</cite>
											topic.</li>

										                    <li class="li">Added new timestamp registers:<ul class="ul" id="bhc1395127827178__ul_e1j_cp5_1bb">
												                        <li class="li">Added new IEEE 1588v2 Egress TX
												signals—<samp class="ph codeph">tx_egress_p2p_update</samp> and <samp class="ph codeph">tx_egress_p2p_val[].</samp>
                                    </li>

												                        <li class="li">Added new IEEE 1588v2 Ingress
												RX signals—<samp class="ph codeph">rx_ingress_p2p_val[]</samp> and <samp class="ph codeph">rx_ingress_p2p_val_valid</samp>.</li>

											                      </ul>

                              </li>

									                  </ul>

                        </li>

								                <li class="li">Updated the <cite class="cite">About LL
										Ethernet 10G MAC</cite> section:<ul class="ul" id="bhc1395127827178__ul_dbh_2jf_4bb">
										                    <li class="li">Updated the <cite class="cite">Features</cite> topic.</li>

										                    <li class="li">Updated the "Device Family Support for
											LL 10GbE MAC" table: Updated the support for Intel Arria
											10 and Intel Cyclone 10 GX device families from
											Preliminary to Final.</li>

										                    <li class="li">Updated the "Device Family Support for
											Configurations" table: Updated the configuration support
											for Intel Stratix 10 and Intel Cyclone 10 GX device
											families.</li>

									                  </ul>

                        </li>

								                <li class="li">Updated the <cite class="cite">Getting
										Started</cite> section:<ul class="ul" id="bhc1395127827178__ul_gmg_hjf_4bb">
										                    <li class="li">Updated <cite class="cite">Creating
												a Signal Tap Debug File to Match Your Design
												Hierarchy</cite> topic.</li>

										                    <li class="li">Updated the <cite class="cite">Parameter Settings for the LL Ethernet 10G MAC IP
												Core</cite> topic:<ul class="ul" id="bhc1395127827178__ul_jfw_dhf_4bb">
												                        <li class="li">Updated the descriptions of the
												<span class="ph uicontrol">Enable ECC on memory
												blocks</span>, <span class="ph uicontrol">Enable time stamping</span>, <span class="ph uicontrol"></span>, <span class="ph uicontrol">Enable asymmetry support</span>, <span class="ph uicontrol">Timestamp fingerprint
												width</span>, and <span class="ph uicontrol">Time of Day Format</span> parameters.</li>

											                      </ul>

                              </li>

										                    <li class="li">Added <cite class="cite">Jitter on
												PLL Clocks</cite> topic.</li>

									                  </ul>

                        </li>

								                <li class="li">Updated the <cite class="cite">Functional
										Description</cite> section:<ul class="ul" id="bhc1395127827178__ul_wfy_ljf_4bb">
										                    <li class="li">Updated the <cite class="cite">Payload Length</cite> topic.</li>

										                    <li class="li">Updated the <cite class="cite">10GBASE-R Register Mode</cite> topic: Added a note
											to clarify that 10GBASE-R register mode is not supported
											in Intel Stratix 10 devices.</li>

									                  </ul>

                        </li>

								
								
								                <li class="li">Updated the <cite class="cite">Configuration Registers</cite> section:<ul class="ul" id="bhc1395127827178__ul_lfh_1kf_4bb">
										                    <li class="li">Updated the "Timestamp Registers"
											table: Updated the descriptions for the <samp class="ph codeph">tx_fns_adjustment_10G</samp>,
												<samp class="ph codeph">tx_ns_adjustment_10G</samp>, <samp class="ph codeph">rx_fns_adjustment_10G</samp>,
												<samp class="ph codeph">rx_ns_adjustment_10G</samp>, <samp class="ph codeph">tx_fns_adjustment_mult_speed</samp>, <samp class="ph codeph">tx_ns_adjustment_mult_speed</samp>, <samp class="ph codeph">rx_fns_adjustment_mult_speed</samp>, and <samp class="ph codeph">rx_ns_adjustment_mult_speed</samp>
											registers.</li>

										                    <li class="li">Updated "Hardware PMA Delay" table:
											Updated the RX latency values for Intel Stratix 10
											devices.</li>

									                  </ul>

                        </li>

								                <li class="li">Updated for latest branding standards.</li>

								                <li class="li">Made editorial updates throughout the
									document.</li>

								
							              </ul>

						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d74394e577 " width="100pt" valign="top" align="left">June 2017</td>

						            <td class="entry" headers="d74394e580 " width="70pt" valign="top" align="center">2017.06.19</td>

						            <td class="entry" headers="d74394e583 " width="NaN%" valign="top" align="left">
							              <ul class="ul" id="bhc1395127827178__ul_zfb_jwp_zz">
								                <li class="li">Added support for two new variants:<ul class="ul" id="bhc1395127827178__ul_f3y_htk_zz">
										                    <li class="li">10M/100M/1G/2.5G</li>

										                    <li class="li">10M/100M/1G/2.5G/10G</li>

									                  </ul>

                        </li>

								                <li class="li">Updated the following tables:<ul class="ul" id="bhc1395127827178__ul_s5q_hbh_d1b">
										                    <li class="li">Features Comparison</li>

										                    <li class="li">Device Family Support for
											Configurations</li>

									                  </ul>

                        </li>

								                <li class="li">Updated the Interface Signals figure.</li>

								                <li class="li">Device Family Support forUpdated the operating modes for the clock and
									reset signals in the Clock and Reset Signals table.</li>

								                <li class="li">Updated descriptions and tables for the
									following topics:<ul class="ul" id="bhc1395127827178__ul_um5_rpg_d1b">
										                    <li class="li">Parameter Settings for the LL Ethernet 10G MAC IP Core</li>

										                    <li class="li">Unidirectional Signals</li>

										                    <li class="li">XGMII TX Signals</li>

										                    <li class="li">XGMII RX Signals</li>

										                    <li class="li">GMII TX Signals</li>

										                    <li class="li">GMII RX Signals</li>

										                    <li class="li">MII TX Signals</li>

										                    <li class="li">MII RX Signals</li>

										                    <li class="li">IEEE 1588v2 Ingress TX Signals</li>

										                    <li class="li">IEEE 1588v2 Ingress RX Signals</li>

									                  </ul>

                        </li>

								                <li class="li">Added <samp class="ph codeph">unidirectional_force_remote_fault</samp> signal in the
									Unidirectional Signals table.</li>

								                <li class="li">Made minor editorial updates.</li>

							              </ul>

						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d74394e577 " width="100pt" valign="top" align="left">May 2017</td>

						            <td class="entry" headers="d74394e580 " width="70pt" valign="top" align="center">2017.05.08</td>

						            <td class="entry" headers="d74394e583 " width="NaN%" valign="top" align="left">
							              <ul class="ul" id="bhc1395127827178__ul_ktz_4p2_cz">
								                <li class="li">Clarified the device family support for Stratix 10 devices.</li>

								                <li class="li">Updated the Features topic.</li>

								                <li class="li">Updated the Device Family Support topic:<ul class="ul" id="bhc1395127827178__ul_owz_bns_jz">
										                    <li class="li">Added Intel FPGA IP Core Device Support
											Levels table.</li>

										                    <li class="li">Updated the LL Ethernet 10G MAC table to include Stratix 10 speed
											grades with 1588 feature.</li>

									                  </ul>

                        </li>

								                <li class="li">Removed the Definition: Device Support Level
									topic.</li>

								                <li class="li">Updated the Device Family Support for Configurations table to include
									additional configurations that support Stratix 10 device
										family:<ul class="ul" id="bhc1395127827178__ul_ltz_4p2_cz">
										                    <li class="li">1G/2.5G/10G MAC with 1G/2.5G/10G
											Multi-rate Ethernet PHY</li>

										                    <li class="li">1G/2.5G/10G MAC with 1G/2.5G/10G
											Multi-rate Ethernet PHY and IEEE 1588v2</li>

										                    <li class="li">1G/2.5G MAC with 1G/2.5G Multi-rate
											Ethernet PHY</li>

										                    <li class="li">1G/2.5G MAC with 2.5G Multi-rate
											Ethernet PHY</li>

										                    <li class="li">10M/100M/1G/10G MAC with IEEE
											1588v2</li>

										                    <li class="li">1G/10G MAC with Backplane Ethernet
											10GBASE-KR PHY</li>

									                  </ul>

                        </li>

								                <li class="li">Added tables listing resource utilization for Arria 10 and Stratix 10
									devices in the Resource Utilization topic.</li>

								                <li class="li">Updated the Hardware PMA Delay table to include support for Stratix 10
									device family.</li>

								                <li class="li">Updated the TX Configuration and Status
									Registers table:<ul class="ul" id="bhc1395127827178__ul_cxc_mwr_jz">
										                    <li class="li">Revised the HW Reset Value of <samp class="ph codeph">tx_ipg_10g</samp> from 0x0 to
											0x1. </li>

										                    <li class="li">Revised the HW Reset Value of <samp class="ph codeph">tx_ipg_10M_100M_1G</samp> from
											0x0 to 0x0C. </li>

									                  </ul>

                        </li>

								                <li class="li">Added tables listing LX and RX latency values for Arria 10 and Stratix
									10 devices in the TX and RX latency topic.</li>

								                <li class="li">Updated the Timestamp Registers table to map
									registers in order of address.</li>

								                <li class="li">Updated the Clock and Reset Signals table.</li>

								                <li class="li">Updated the description for <samp class="ph codeph">speed_sel</samp> signal in the Speed
									Selection table.</li>

								                <li class="li">Updated the width and description for <samp class="ph codeph">csr_address[]</samp> in the Avalon-MM
									Programming Signals table.</li>

								                <li class="li">Updated the width and description for <samp class="ph codeph">avalon_st_tx_data[]</samp> signal in both
									Avalon-ST TX Data Interface Signals and Avalon-ST RX Data
									Interface Signals tables.</li>

								                <li class="li">Updated Typical Client Frame at TX Interface
									figure, Endian Conversion figure, and Typical Client Frame at
									Receive Interface figure.</li>

							              </ul>

						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d74394e577 " width="100pt" valign="top" align="left">October 2016</td>

						            <td class="entry" headers="d74394e580 " width="70pt" valign="top" align="center">2016.10.31</td>

						            <td class="entry" headers="d74394e583 " width="NaN%" valign="top" align="left">
							              <ul class="ul" id="bhc1395127827178__ul_ohf_hqt_1x">
								                <li class="li">Added support for the Stratix 10 device
									family.</li>

								                <li class="li">Added 1588 asymmetry support feature.</li>

								                <li class="li">Corrected the Arria 10 device speed grades from –C2 and –C3 to –E2 and
									–E3.</li>

								                <li class="li">Updated the topic about XGMII encapsulation in the TX datapath
									to clarify that the MAC TX converts the eighth byte of the
									preamble to a 1-byte SFD.</li>

								                <li class="li">Added a table listing the MAC behavior for different frame types
									in the topic about frame type checking.</li>

								                <li class="li">Updated the topic listing the clock and reset signals to specify
									the clock domains of the <samp class="ph codeph">tx_rst_n</samp> and
										<samp class="ph codeph">rx_rst_n</samp> signals.</li>

								                <li class="li">Updated the <samp class="ph codeph">avalon_st_txstatus_data[]</samp> signal description to
									clarify that the status is only valid if the TX frame is
									valid.</li>

								                <li class="li">Updated the description of <samp class="ph codeph">avalon_st_txstatus_error[5]</samp> to clarify that this
									bit asserts if the <samp class="ph codeph">avalon_st_tx_error</samp> input
									signal from client is asserted.</li>

								                <li class="li">Added tables listing the clocks for the <span class="keyword">
               Avalon<sup>®</sup>
            </span>-ST and IEEE 1588v2 interface signals.</li>

								                <li class="li">Added the different word offsets for the
										<samp class="ph codeph">tx_ipg_10g</samp>,
										<samp class="ph codeph">tx_ipg_10M_100M_1G</samp>,
										<samp class="ph codeph">ecc_status</samp>, <samp class="ph codeph">ecc_enable</samp>,
									and <samp class="ph codeph">mac_reset_control</samp> registers if you turn on
										<span class="ph uicontrol">Use legacy Ethernet 10G MAC
										Avalon Memory-Mapped
									interface</span>.</li>

								                <li class="li">Updated document template.</li>

							              </ul>

						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d74394e577 " width="100pt" valign="top" align="left">May 2016</td>

						            <td class="entry" headers="d74394e580 " width="70pt" valign="top" align="center">2016.05.02</td>

						            <td class="entry" headers="d74394e583 " width="NaN%" valign="top" align="left">
							              <ul class="ul" id="bhc1395127827178__ul_zsc_nvq_4v">
								                <li class="li">Updated the following topics to include the new speed mode
									1G/2.5G/5G/10G (USXGMII): Features, Device Family Support,
									Parameter Settings, XGMII TX, and XGMII RX.</li>

								                <li class="li">Added a new topic: LL Ethernet 10G MAC and Legacy 10-Gbps
									Ethernet MAC. </li>

								                <li class="li">Added a new topic: Creating a SignalTap II Debug File to Match
									Your Design Hierarchy. </li>

								                <li class="li">Updated the description of the Overflow Handling.
									</li>

								                <li class="li">Replace the timing diagram in the XGMII Error Handling
									topic.</li>

								                <li class="li">Revised the description of invalid frames in the Statistics Registers
									topic  and removed the
										<samp class="ph codeph">tx_stats_etherStatsCRCErr</samp>,
										<samp class="ph codeph">tx_stats_etherStatsJabbers</samp>,
										<samp class="ph codeph">tx_stats_etherStatsFragments</samp>, and
										<samp class="ph codeph">tx_stats_framesCRCErr</samp> from the topic.
									</li>

								                <li class="li">Removed the PMA Delay from Simulation Model table from the Calculating Timing Adjustment
									topic because simulation data is not deterministic.
									</li>

							              </ul>

						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d74394e577 " width="100pt" valign="top" align="left">November 2015</td>

						            <td class="entry" headers="d74394e580 " width="70pt" valign="top" align="center">2015.11.02</td>

						            <td class="entry" headers="d74394e583 " width="NaN%" valign="top" align="left">
							              <ul class="ul" id="bhc1395127827178__ul_s54_wrn_nt">
								                <li class="li">Updated the Features, Device Family Support, Configuration Registers,
									and Interface Signals topics for 1G/2.5G and 1G/2.5G/10G
									operating speeds.</li>

								                <li class="li">Updated the Resource Utilization table.</li>

								                <li class="li">Revised the description in the Upgrading Outdate IP Cores
									topic.</li>

								                <li class="li">Updated the Reset topic, added a step in stage 2.</li>

								                <li class="li">Updated the Register Access topic, ECC status, and statistics
									clear register definitions. </li>

								                <li class="li">Updated the <samp class="ph codeph">tx_unidir_control</samp>
									register to include support for user-triggered remote fault
									notification.</li>

								                <li class="li">Removed the Migrating IP Cores to a Different Device
									topic.</li>

							              </ul>

						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d74394e577 " width="100pt" valign="top" align="left">May 2015</td>

						            <td class="entry" headers="d74394e580 " width="70pt" valign="top" align="center">2015.05.04</td>

						            <td class="entry" headers="d74394e583 " width="NaN%" valign="top" align="left">
							              <ul class="ul" id="bhc1395127827178__ul_rg3_mnx_qr">
								                <li class="li">Update the Device Support table.</li>

								                <li class="li">Updated the Resource Utilization
									table.</li>

								                <li class="li">Updated the Parameter Settings table.</li>

								                <li class="li">Added instruction on how to read statistics
									counters in the Statistics Registers topic.</li>

								                <li class="li">Added new registers: <samp class="ph codeph">tx_vlan_detection</samp>, <samp class="ph codeph">rx_vlan_detection</samp>, <samp class="ph codeph">tx_ipg_10g</samp>, <samp class="ph codeph">tx_ipg_10M_100M_1G</samp>, <samp class="ph codeph">tx_transfer_status</samp>, and <samp class="ph codeph">rx_transfer_status</samp>.</li>

								                <li class="li">Updated the description of the <samp class="ph codeph">rx_stats_octetsOK</samp> and <samp class="ph codeph">tx_stats_octetsOK</samp> statistics
									counters.</li>

								                <li class="li">Update the Length Checking topic.</li>

								                <li class="li">Added the Reset Requirements topic.</li>

								                <li class="li">Added the Deriving TX Timing Adjustments and
									Deriving RX Timing Adjustments topics.</li>

								                <li class="li">Removed the Minimum Inter-packet Gap topic.
									</li>

							              </ul>

						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d74394e577 " width="100pt" valign="top" align="left">December 2014</td>

						            <td class="entry" headers="d74394e580 " width="70pt" valign="top" align="center">2014.12.15</td>

						            <td class="entry" headers="d74394e583 " width="NaN%" valign="top" align="left">
							              <ul class="ul" id="bhc1395127827178__ul_lxk_h53_zq">
								                <li class="li">Updated the Performance and Resource
									Utilization table—improved the resource utilization for IEEE
									1588v2 feature.</li>

								                <li class="li">Added a new feature—10GBASE-R register mode:<ul class="ul" id="bhc1395127827178__ul_z1l_h53_zq">
										                    <li class="li">Added a new parameter—<span class="ph uicontrol">Enable 10GBASE-R register
												mode</span>.</li>

										                    <li class="li">Added new signals—<samp class="ph codeph">tx_xcvr_clk</samp>, <samp class="ph codeph">rx_xcvr_clk</samp>, <samp class="ph codeph">xgmii_tx_valid</samp>, <samp class="ph codeph">xgmii_rx_valid</samp>.</li>

									                  </ul>

                        </li>

								                <li class="li">Added new parameter options for <span class="ph uicontrol">Time of Day Format</span>.</li>

								                <li class="li">Added a new table in the Frame Type Checking
									topic to describe the MAC behavior for different frame
									types.</li>

								                <li class="li">Added a new table—Register Access Type
									Convention—to describe the access type for the IP core
									registers.</li>

								                <li class="li">Added a new section about timing constraints. </li>

								                <li class="li">Revised the receive timestamp registers word
									offset to start from 0x0120 to 0x012C.</li>

								                <li class="li">Added a recommendation for the <samp class="ph codeph">csr_rst_n </samp>signal—deassert the
										<samp class="ph codeph">csr_rst_n</samp> signal at least
									once after <samp class="ph codeph">tx_clk</samp> and <samp class="ph codeph">rx_clk</samp> are stable. </li>

								                <li class="li">Revised the number of bits for fractional
									number of clock cycle for <samp class="ph codeph">rx_path_delay_10g_data</samp> and <samp class="ph codeph">rx_path_delay_1g_data</samp> signals to
									Bit [9:0]: Fractional number of clock cycle, Bit
									[21/15:10]:Number of clock cycle. </li>

								                <li class="li">Updated the signals description for:<ul class="ul" id="bhc1395127827178__ul_ccl_h53_zq">
										                    <li class="li">
                                 <samp class="ph codeph">tx_egress_timestamp_request_fingerprint[]</samp>
                              </li>

										                    <li class="li">
                                 <samp class="ph codeph">tx_egress_timestamp_96b_data[]</samp>
                              </li>

										                    <li class="li">
                                 <samp class="ph codeph">tx_egress_timestamp_64b_data[]</samp>
                              </li>

										                    <li class="li">
                                 <samp class="ph codeph">tx_time_of_day_96b_1g_data</samp>
                              </li>

										                    <li class="li">
                                 <samp class="ph codeph">tx_time_of_day_64b_1g_data</samp>
                              </li>

									                  </ul>

                        </li>

							              </ul>

						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d74394e577 " width="100pt" valign="top" align="left">June 2014</td>

						            <td class="entry" headers="d74394e580 " width="70pt" valign="top" align="center">2014.06.30</td>

						            <td class="entry" headers="d74394e583 " width="NaN%" valign="top" align="left">
							              <ul class="ul" id="bhc1395127827178__ul_gdl_h53_zq">
								                <li class="li">Improved the performance and resource
									utilization. </li>

								                <li class="li">
									                  <div class="p">Added a new feature—Unidirectional
											Ethernet.<ul class="ul" id="bhc1395127827178__ul_v2l_h53_zq">
											                      <li class="li">Added a new parameter—<strong class="ph b">Enable Unidirectional
												feature</strong>.</li>

											                      <li class="li">Added Unidirectional registers and
												signals.</li>

										                    </ul>

                           </div>

								                </li>

								                <li class="li">Added information about PMA analog and digital
									delay for IEEE 1588v2 MAC registers.</li>

								                <li class="li">Edited the bit description of <samp class="ph codeph">avalon_st_rxstatus_error[]</samp>
									signal.</li>


								                <li class="li">Added more information about the <samp class="ph codeph">avalon_st_pause_data[0]</samp> bit signal
									to indicate that the transmission of XON pause frames only
									trigger for one time after XOFF pause frames regardless of how
									long the <samp class="ph codeph">avalon_st_pause_data[0]</samp> is asserted.</li>

								                <li class="li">Updated the statistics registers
									description.</li>

								                <li class="li">Edited the bit description of <samp class="ph codeph"> tx_underflow_counter0,
										tx_underflow_counter1,
										rx_pktovrflow_etherStatsDropEvents,rx_pktovrflow_error</samp>
									signals.</li>

								                <li class="li">Edited the bit description of <samp class="ph codeph">csr_clk</samp> signal to state that the
									recommended clock frequency for this signal is 125 Mhz–156.25
									Mhz regardless of whether you select register-based or
									memory-based statistics counter. </li>

								                <li class="li">Updated the <samp class="ph codeph">tx_rst_n</samp> and <samp class="ph codeph">rx_rst_n</samp> signals description to reflect the change
									from asynchronous reset to synchronous reset.</li>

								                <li class="li">Updated the <samp class="ph codeph">csr_waitrequest</samp> signal description.</li>

							              </ul>

						            </td>

					          </tr>

					          <tr class="row">
						            <td class="entry" headers="d74394e577 " width="100pt" valign="top" align="left">December 2013 </td>

						            <td class="entry" headers="d74394e580 " width="70pt" valign="top" align="center">2013.12.02 </td>

						            <td class="entry" headers="d74394e583 " width="NaN%" valign="top" align="left">Initial release </td>

					          </tr>

				        </tbody>

			      </table>
</div>

	  </div>


</div>
</div>
 
      </section></div>
</div>
  </div>

  <div class="content-body-par parsys">



</div>
<div class="page_padding_white"></div>
</div>
</div> <!--mainWrapper-->

<!--googleoff:all-->
    <!--IGHF Footer--> 
<!--GAATversion='50recode.2' date='10/02/2017 08:00:00' Version='2.0':CharacterEncoding:utf8--> 
<div id="recode50footer" class="recode50"> <footer style="display:none;" class="global blade solid brand-lightest-gray theme-light-2 component" data-component-id="1" data-component="footer" role="contentinfo" data-wap_type="wa_skip_track" id="skip-footer"> <div class="component-padding clearfix"> <div class="container"> <div class="row"> <div class="col-xs-12"> <div class="logo-container hidden-xs hidden-sm"> <a href="#" class="footer-logo" aria-label="Intel homepage" title="Intel homepage"></a> </div> <div class="content clearfix"> <ul class="footer-links"> <li> <a href="https://www.intel.com/content/www/us/en/company-overview/company-overview.html">Company Information</a> </li> <li> <a href="https://www.intel.com/content/www/us/en/corporate-responsibility/corporate-responsibility.html">Our Commitment</a> </li> <li> <a href="https://www.intel.com/content/www/us/en/blogs-communities-social.html">Communities </a> </li> <li> <a href="https://www.intc.com/investor-relations/default.aspx">Investor Relations</a> </li> <li> <a href="https://www.intel.com/content/www/us/en/company-overview/contact-us.html">Contact Us</a> </li> <li> <a href="https://newsroom.intel.com/">Newsroom</a> </li> <li> <a href="https://www.intel.com/content/www/us/en/jobs/jobs-at-intel.html"> Jobs</a> </li> </ul> <ul class="footer-links social"> <li> <a href="https://www.facebook.com/Intel" target="" aria-label="Intel on Facebook" data-wap="{&quot;linktype&quot;:&quot;footersocial&quot;}"> <i aria-hidden="true" class="fa-facebook"></i> </a> </li> <li> <a href="https://twitter.com/intel" target="" aria-label="Intel on Twitter" data-wap="{&quot;linktype&quot;:&quot;footersocial&quot;}"> <i aria-hidden="true" class="fa-twitter"></i> </a> </li> <li> <a href="https://www.linkedin.com/company/intel-corporation" target="" aria-label="Intel on LinkedIn" data-wap="{&quot;linktype&quot;:&quot;footersocial&quot;}"> <i aria-hidden="true" class="fa-linkedin"></i> </a> </li> <li> <a href="https://www.youtube.com/user/channelintel?sub_confirmation=1" target="" aria-label="Intel on YouTube" data-wap="{&quot;linktype&quot;:&quot;footersocial&quot;}"> <i aria-hidden="true" class="fa-youtube"></i> </a> </li> <li> <a href="http://www.instagram.com/intel" target="" aria-label="Intel on Instagram" data-wap="{&quot;linktype&quot;:&quot;footersocial&quot;}"> <i aria-hidden="true" class="fa-instagram"></i> </a> </li> </ul> <ul class="footer-links secondary-links" id="footerSecondaryLinks"> <li> <small>© Intel Corporation</small> </li> <li> <a href="https://www.intel.com/content/www/us/en/legal/terms-of-use.html"><small>Terms of Use</small></a> </li> <li> <a href="https://www.intel.com/content/www/us/en/legal/trademarks.html"><small>*Trademarks</small></a> </li> <li> <a href="https://www.intel.com/content/www/us/en/privacy/intel-privacy-notice.html"><small>Privacy</small></a> </li> <li> <a href="https://www.intel.com/content/www/us/en/privacy/intel-cookie-notice.html"><small>Cookies</small></a> </li> <li> <a href="https://www.intel.com/content/www/us/en/policy/policy-human-trafficking-and-slavery.html"><small>Supply Chain Transparency </small></a> </li> <li> <a href="https://www.intel.com/content/www/us/en/siteindex.html"><small>Site Map</small></a> </li> </ul> </div> <div class="modal modal-intel language-selector modal-expose-menu fade" id="modal-language-selector" tabindex="-1" role="dialog" aria-hidden="false"> </div> <a href="#" class="footer-logo-mobile visible-xs visible-sm" aria-label="Intel homepage" title="Intel homepage"></a> </div> </div> </div> </div> </footer> <script type="text/javascript"></script> <script type="text/javascript"></script> <!-- MODAL for Language selector --> <script id="gls-template" type="text/x-handlebars-template"></script> <script type="text/javascript"></script> </div>
<script type="text/javascript"></script> 
<noscript><div id="smallfootprint-footer"><ul><li>©Intel Corporation</li><li><a href="https://www.intel.com/content/www/us/en/legal/terms-of-use.html" target="">Terms of Use</a></li><li><a href="https://www.intel.com/content/www/us/en/legal/trademarks.html" target="">*Trademarks</a></li><li><a href="https://www.intel.com/content/www/us/en/privacy/intel-privacy-notice.html" target="">Privacy</a></li><li><a href="https://www.intel.com/content/www/us/en/privacy/intel-cookie-notice.html" target="">Cookies</a></li><li><a href="https://www.intel.com/content/www/us/en/policy/policy-human-trafficking-and-slavery.html" target="">Supply Chain Transparency </a></li><li><a href="https://www.intel.com/content/www/us/en/siteindex.html" target="">Site Map</a></li></ul></div></noscript>
<!--/IGHF Footer-->
    <!--googleon:all--><script type="text/javascript" data-savepage-src="/etc/clientlibs/altera-www/comps.min.js" src=""></script>
<script type="text/javascript" data-savepage-src="/etc/clientlibs/altera-www/components.min.js" src=""></script>
<script type="text/javascript" data-savepage-src="/content/dam/altera-www/global/en_US/scripts/js/analytics/google_analytics.js" src=""></script>
	<script type="text/javascript" data-savepage-src="/content/dam/altera-www/global/en_US/scripts/js/analytics/auto-tracker.js" src=""></script>


<div id="onSiteonRTag" class="rwd no-js vis no-rtl" style="box-sizing: border-box; color: rgb(85, 85, 85); cursor: default; font-family: &quot;intel-clear&quot;, &quot;Intel-Clear&quot;, &quot;Intel Clear&quot;, IntelClear, Tahoma, Helvetica, Arial, sans-serif; font-size: 16px; line-height: 22.85px; display: none;"><div id="survey-popup" class="container component" data-component-id="1" data-component="surveypopup" style="-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;display:table;position:fixed !important;z-index:9999 !important;top:0;left:0;width:100%;height:100%;background-color:rgba(0,0,0,0.7);color:#555555;cursor:default;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:16px;line-height:22.85px;margin-left:0px;margin-right:0px;max-width:none;padding-left:15px;padding-right:15px;"><div class="row" style="-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;color:#555555;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:16px;line-height:22.85px;margin-left:-15px;margin-right:-15px;"><div class="col-xs-12" style="-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;color:#555555;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:16px;line-height:22.85px;min-height:1px;padding-left:15px;padding-right:15px;position:relative;width:100%;"><div class="survey-popup" style="-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;display:block;background-color:#FFF;color:#555555;width:100%;min-width:1px;max-width:450px;margin-left:auto;margin-right:auto;margin-top:5%;padding:2em;border-radius:2px;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:16px;line-height:22.85px;text-align:left;"><h3 style="font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:24px;font-weight:400;color:#0071C5;text-align:center;-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;line-height:26.4px;margin-bottom:24px;margin-top:22px;">Take a minute and tell us what you think!</h3><p style="display:inline;margin-bottom:1em;-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;color:#555555;cursor:default;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:16px;line-height:20px;margin-left:0px;margin-right:0px;margin-top:0px;text-align:left;">Upon completion of your Intel visit click on this icon </p><figure style="background-color:#0071C5;border-radius:2px;-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;color:#555555;cursor:default;display:inline-block;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:16px;line-height:22.85px;margin-bottom:0px;margin-left:0px;margin-right:0px;margin-top:20px;"><img alt="Survey icon" src="data:image/gif;base64,R0lGODlhRgBGAKIEAPb6/fv9/v///wBxxf///wAAAAAAAAAAACH/C05FVFNDQVBFMi4wAwEAAAAh/wtYTVAgRGF0YVhNUDw/eHBhY2tldCBiZWdpbj0i77u/IiBpZD0iVzVNME1wQ2VoaUh6cmVTek5UY3prYzlkIj8+IDx4OnhtcG1ldGEgeG1sbnM6eD0iYWRvYmU6bnM6bWV0YS8iIHg6eG1wdGs9IkFkb2JlIFhNUCBDb3JlIDUuMy1jMDExIDY2LjE0NTY2MSwgMjAxMi8wMi8wNi0xNDo1NjoyNyAgICAgICAgIj4gPHJkZjpSREYgeG1sbnM6cmRmPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5LzAyLzIyLXJkZi1zeW50YXgtbnMjIj4gPHJkZjpEZXNjcmlwdGlvbiByZGY6YWJvdXQ9IiIgeG1sbnM6eG1wPSJodHRwOi8vbnMuYWRvYmUuY29tL3hhcC8xLjAvIiB4bWxuczp4bXBNTT0iaHR0cDovL25zLmFkb2JlLmNvbS94YXAvMS4wL21tLyIgeG1sbnM6c3RSZWY9Imh0dHA6Ly9ucy5hZG9iZS5jb20veGFwLzEuMC9zVHlwZS9SZXNvdXJjZVJlZiMiIHhtcDpDcmVhdG9yVG9vbD0iQWRvYmUgUGhvdG9zaG9wIENTNiAoV2luZG93cykiIHhtcE1NOkluc3RhbmNlSUQ9InhtcC5paWQ6ODIyRUQwNzYxMkY0MTFFNjkyRDE4M0RGODA2MjYwRUUiIHhtcE1NOkRvY3VtZW50SUQ9InhtcC5kaWQ6ODIyRUQwNzcxMkY0MTFFNjkyRDE4M0RGODA2MjYwRUUiPiA8eG1wTU06RGVyaXZlZEZyb20gc3RSZWY6aW5zdGFuY2VJRD0ieG1wLmlpZDo4MjJFRDA3NDEyRjQxMUU2OTJEMTgzREY4MDYyNjBFRSIgc3RSZWY6ZG9jdW1lbnRJRD0ieG1wLmRpZDo4MjJFRDA3NTEyRjQxMUU2OTJEMTgzREY4MDYyNjBFRSIvPiA8L3JkZjpEZXNjcmlwdGlvbj4gPC9yZGY6UkRGPiA8L3g6eG1wbWV0YT4gPD94cGFja2V0IGVuZD0iciI/PgH//v38+/r5+Pf29fTz8vHw7+7t7Ovq6ejn5uXk4+Lh4N/e3dzb2tnY19bV1NPS0dDPzs3My8rJyMfGxcTDwsHAv769vLu6ubi3trW0s7KxsK+urayrqqmop6alpKOioaCfnp2cm5qZmJeWlZSTkpGQj46NjIuKiYiHhoWEg4KBgH9+fXx7enl4d3Z1dHNycXBvbm1sa2ppaGdmZWRjYmFgX15dXFtaWVhXVlVUU1JRUE9OTUxLSklIR0ZFRENCQUA/Pj08Ozo5ODc2NTQzMjEwLy4tLCsqKSgnJiUkIyIhIB8eHRwbGhkYFxYVFBMSERAPDg0MCwoJCAcGBQQDAgEAACH5BAXcBQQALAAAAABGAEYAAAP/SDTc/jDKSataNevNGe5gKI5kaZ5oqq5s675wLM90bd94ru987/+2gHBILAIhAYFyyVwGjo9kcyp4QhtSKtN6HWS1Su71CxZDyVrzEU1VA9lT9w/elKuKeGIUvJXR+w5/Tn58g4GFYYSIZoKJMY1Ve4uKhYyIkY+XlpOZnFialHyblRx5ppKkh54ZkKOiqK8brbBltGmloKqpn6sVs7qxvLusucLBDL8aycjFzL0Uy17N0s8T0dfT0NPY1RLcw9Tg2r3fx77b6N0R5bXA7crp4NHj8vHm9Obst7L2787i1vrtM+bvHDmBbUqZwhNloZFADvV0mUixosWLGDNq3MixCqNHCh88XvioIAEAIfkEBQ0ABAAsBwARADcAHQAAA25Iutz+kI1Jq404Y8ur/iDRjWEZjZ25BGzrvg3KqUog3HiOB7Hs0TadUMCT+Cg0QnCYKy6OSCBT51RAJ8nllOh4eVlJxRYXLpvP6LR6zW673/C4fN6D0p/XuzWvvw70Inx3foCEfYJ0hnpfXoAECQAh+QQFDQAEACwHABEANwAhAAADXki63B0wyumqvTiIzTsPWChWmmcK4KiK5dmla2y5nmzfeK7vfO//wNBgSCwag0KjkojELJ/Ny3MZtUyV1cr1mHVMvpCueEwum8/otHrNbrvfzW3RLGeW60M6/gz+nhMAIfkEBQ0ABAAsBwARADcAIQAAA2JIutw9MMrpqr14aom7r1v4jV+4kSgWrGzLpnAsz3Rt33iu73zv/8CgcEh0mDRFwpFSXHKaTkgyKoVGp9QkwcVdab/gZHcsFpjP6HOgnG4L1sWAuw0nyufo+vCON+uHfWdaCQAh+QQFDQAEACwHABUANwAaAAADZUi63D0wyumqvXhqibuvW/iNX7iR6GVqafusnCsTQW3f9qzvfO//wKBwSCwaj8gGbnlLLgKCqHQqDTgVUKpWYL1mt9PuDib5gqNiHTliPqdna0gb/JbFB4Tz1He/EvpXgF5MOAQJACH5BAUNAAQALAcAFQA3ABoAAANvGLrc9DDKSWsMIuutg/3gh3Gk4IVoOpbbmb7WymYubF9ze++QPNeEgXBILPJ8LGBxSTzmOhKm1Pk0RaVL6hNIaHgVvG7VGr4hS9xy6ExKq0Vj99syntvv+Lx+z+/7/4CBFV+Egg9sHHJ7iDqGBHUJACH5BAUNAAQALAcAEQA3ABsAAANbGLrc9DDKSWsMIuutg/3gh3Gk4IVoOpbbmb4fy8F0bd94ru987/9AXGPICIpkLaNlhXQpJUyZ8xlBaqjYrHbL7eaI4G6UNcWOS2XqmZR+rjlt5TvJnXe81gwhAQAh+QQFDQAEACwHABEANwAaAAADSzi63PQwyklrbJjZzXf+XSgSXzaeW6Cu7Iq+cCzPdG3feK7vVInxFp8D2BMuiEXjAElpOVXMqHRKrVpHSkU1u6Ryt1mwUmy0Pp2EBAAh+QQFDQAEACwHABUANwAaAAADZDi63PQwyklrbJjZzXf+XSgSXzaeVomhrKQ6bfxqUWDfeC7PihQIwKAwGNjxfMMksNji9WrKJJPlHEyiwxjJqW1yu6gqOPwdj3Jom3nNbrvf8Lh8Tl+L65A7fnvc82d+D2loBAkAIfkEBQ0ABAAsBwAVADcAGgAAA2pIutwdMMrpqr04iM07D1goVppnCuCoiuXZpWtMuh4s30pLo3iv7ByfcEgsGo/IpHLJbDqf0MZgSq1aowurtopVbL9dwndbnJglY20ZuAmkr0Qdzf2mrtmgs9kod9mgfSd/T4Emg09sAgQJACH5BAUNAAQALAcAEQA3ACEAAANhSLrcHTDK6aq9OIjNOw9YKFaaZwrgqIrl2aVrbLmebN94ru987//AoHBILBqPyKRyqZs4JcwWDRWdfqpW6lJKgyW5Lm8yK2Caz+iBes1uM9tw9jsen9Pdyzvcrlebn05mCQAh+QQFDQAEACwHABEANwAhAAADZUi63D0wyumqvXhqibuvW/iNX7iRKBasbMumcCzPdG3feK7vfOX+rd4lICgaj8aA0EJEOgXKpaP5PEalDGq1eMUqtNuul7A9js/otHrNbrvf8LgcDqynwVUxFv/US/lOflJlRmoJACH5BAVhAQQALAcAEQA3ACgAAAPAOLrc/pCBSauNOGMguv8eoI3kwIGoIJYsdKbf2s7LC3cyPdt3rrM8mO9HCqaGRI0RhUxubjGdZVppLEFNJTRk3eKkXlXXm81co5Jw+Ukeb9eRMzfdpsm/9De4XlPv9XlQVIM+d2KBPYaFfohCim6CkImMfXwKio+NR5KOlJeeJmqZlYCkgqOflqFkqKulqW+tsqKgs6y1uLeqtrG5r66nvpGaTLzDppO7wsm/xszHsNDAzz2cm8RYhFNW2lUS3RQJADs=" style="margin-top:-20px;-webkit-border-radius:2px;-webkit-border-style:none;-webkit-border-color:transparent;-webkit-border-width:0px;-moz-border-radius:2px;-moz-border-style:none;-moz-border-color:transparent;-moz-border-width:0px;border-radius:2px;border-style:none;border-color:transparent;border-width:0px;-webkit-box-shadow:2px 2px 0px rgba(0,0,0,0.15);-moz-box-shadow:2px 2px 0px rgba(0,0,0,0.15);box-shadow:2px 2px 0px rgba(0,0,0,0.15);border-image-outset:0 0 0 0;border-image-repeat:stretch stretch;border-image-slice:100% 100% 100% 100%;border-image-source:none;border-image-width:1 1 1 1;color:#555555;cursor:default;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:16px;line-height:22.85px;max-width:40px;vertical-align:middle;" width="40" height="40"></figure><p style="display:inline;margin-bottom:1em;-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;color:#555555;cursor:default;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:16px;line-height:20px;margin-left:0px;margin-right:0px;margin-top:0px;text-align:left;"> at the bottom right corner of the website and help us improve Intel.com.</p><p style="margin-bottom:2em;-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;color:#555555;cursor:default;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:16px;line-height:20px;margin-left:0px;margin-right:0px;margin-top:1em;text-align:left;">Will you participate in this research?</p><div class="row" style="-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;color:#555555;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:16px;line-height:22.85px;margin-left:-15px;margin-right:-15px;margin-bottom:2em;"><div class="col-xs-12 col-sm-6" style="-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;color:#555555;float:left;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:16px;line-height:22.85px;min-height:1px;padding-left:15px;padding-right:15px;position:relative;width:50%;"><button id="survey-participate-yes" type="button" class="btn btn-primary" style="display:block;cursor:pointer;border-radius:4px;margin:.5em auto;padding:.5em;white-space:normal;border:none;color:#FFF;font-size:1em;font-weight:400;line-height:1.6;background-image:none;text-align:center;-moz-user-select:none;background-color:#0071C5;background-image:none;border-color:transparent;border-style:none;border-width:0px;border-image-outset:0 0 0 0;border-image-repeat:stretch stretch;border-image-slice:100% 100% 100% 100%;border-image-source:none;border-image-width:1 1 1 1;-webkit-box-shadow:rgba(0,0,0,0.15) 2px 2px 0px 0px;-moz-box-shadow:rgba(0,0,0,0.15) 2px 2px 0px 0px;box-shadow:rgba(0,0,0,0.15) 2px 2px 0px 0px;-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;min-height:1px;min-width:96px;width:100%;position:relative;text-transform:none;vertical-align:middle;-moz-border-bottom-colors:none;-moz-border-left-colors:none;-moz-border-right-colors:none;-moz-border-top-colors:none;" onclick="ONS_startFeedback(false,false);"><figure class="pull-left" style="-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;color:#FFFFFF;cursor:pointer;display:inline-block;float:left;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:16px;font-weight:400;line-height:25.6px;margin:0px;text-align:center;text-transform:none;vertical-align:middle;white-space:normal;"><img alt="check-mark" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAADwAAAA8CAYAAAA6/NlyAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsMAAA7DAcdvqGQAAAbESURBVGhD1ZttiFRVGMdnxiWRqESayF7ID5FEFCEYSBFRH6QEkQiiD0KEElEQCCL2IZYgBD9EECGISCUhSpQWhllpGWFEBVEbvYEfxFzc2GFdZndd191+/3Oee3dmdmb2vs3c2w/OzLnnee45z3POuefec+655VKPOHXq1MBDMDAwsHZ2dnZlpVK5heSVc3Nzt+rfKZVKF8rl8nn9o/MPOheuXr36V61W+7JarY57lQKDM8sIGzF6Pw5cJJ6UCcLRmZmZ58bHx2+y7IsDxt2Pgx8Qxp25XUBHnLcwa8kdQWWGcPLKlSuPWnH5MTExcTutebCd4UqDM8h3cLhxenp6TWtrqdsjW4UzD9KaTxF/iXCU8+r8L4D0Y5cvX77HTu8fMhxH3sSGKW9KyISMStsVySe4NN4hv39dzgbHM7pkVNmm3ltojfUUOmrlB8jx3YTlppYZ5LmUsJ0wRgjBhjoV+7Sp9QbK2U5BYfdVnNp+rx+13aVX7R4cHKyYWjYMDw9fS8aHff4h33E93WsqfWNqaupO6vkzs8GhY9loKumo1+sryfBby9tBTR8aGhq6xlT6jsrGjL3eGg82Dk1OTq4ylWSo1sjoe8sz6MI7Mu9CCcGk52WTt87xc6qWxrn3LaP+DBIJ0CCKeTVvpbPziInigbM7LQ/Xsji7yUSFAxOfkIneWnfJDZooGnJOTtr5ymCniQoLNm4zc4MGitYbNfxzTthFyOiAiQoPtu4zs+U0rkR4+EE3HP04SaPzMhMVHhu9v3bGAxWw30TtsXucuxb0r2MT/W+I5QMKR6QoFq2dAoP5jffoTyy5GWYzD5iCaqae5uG/VzAQbca2HzBxqyW1RbbLB+/N3Jx8M9E8KHxscrXua5ZcGLjfPoyNwa3nnCV3BB9eNV014DFL9pC2guAeylUzmT2XZgRmrcKuC7JP4MzbJuqIPSUGrSzfVpjIdZVnfLrjsCUXAo28GN74eKsuHenOgV444ZGPltxFUADUmmaauMhUVIuAkWjbkESWdmz6nMGWrc4qwEY9+a03USTQb7pU+VuqWtigBEHiF6abO5hzH0Grlw5aepuJYiGfLAv13g2VJUuWrDWZCvnIormCHVWCRlZ3rRI/ip1vKB4Xzv3UoqVyubxa89rb/GGpVKlU/rZobthc+wDGObsw+FfizyqeBHwKb2HEq672CAFrTJYbdN1dZosuMa1zrzZRIjh/ncvMc0B9/IwdiOtNLxe4xjaZHW6Q4jj1goMWGC1LcVw1cM7H56ZMJxd4yL8LG8JpKbxuolSQj5Z5A4aUECx75nb9joyMXEf5v3szXOue1lsJE6eGLIP3XFOFcJjrNlw7g7NjY2OZPguQ53wv5ifXLo2zjWtnTGzazGxSQLbNXTrPQatlBqQHgy0myox2g1YutyXKapoBwV4TZQr5Nt2WdJMf8SJH1f4jQYtspkseJKO7LSkStvZ0mAeKm3VM/Ef+Xla8B4QPVjCiwgYJDox/0QSLMjk5eUfQHfk/r9uKiRaFchLPgOJCWeHyreKJJw+oazD4zZ0IcjrKyzVUU82A4iKffGl+8uAMJzHR9FAtw7l/+lOdA6N602/iBaCSyQwoKhSxcHpogsQLAO2c1hYGE4cgqiILboHSS/YOKAbyxYoT8ys5HQURsVeqP9n5rjZx+hETuxkQyce91Ml/4S/z3QKtUEbHJZ7Ui3h6OmrjtLs+6bqZzoCi0HURTyA85mXu2kq0TNvG6Wny0jYFB8eZzICiQLnhMi2csOR5slqIt5o9aVm1kskMaDEiLcQLlBpfteyx5NiY019ZVg6OM50BdYPi3vKlOtq/ahGxXkQtgjkdbD7JfAbUidg+oNf4uvR0ms0rGp01cF26dOlGS+op9sh6wlvveuniLwTV/9FtfCG+z0SFB1vDR1YaC1cijkOMpK1bHnr6RJQF2PiimStn498NOO8Vf3qYweMmKhyY+JhM9NY64t8NdP1Ra4csAzmtbUuF28mjMQLzmrYtJd5HZiNtYTem0QBbMGnazBPpNqaJdlsP4d00o3darPftMVsc2Jh+62GAao08220u7ftmba1R4VzvNpc2Qt6t24f7tlmb4pZTVn+2DzeiQQJHmzaIc1zHmF2jo6M3mFpmkH2wQbzxrYQrM/atJym6oXeo7aw/AVjwdQzH/f0EoBEVSuFdP/Igup0K2KD1LuJNk351Ra2YkL4WnSfJ6wXixfvIoxVs0Wc8HxKifMajB4SzChbvCjriGy6l/D/jaQX7Cv+hVs8/xatUKusI4Wd4tvgefopH2jBp4ed4HP9Rq9U+782neKXSf6v0VgU/dIibAAAAAElFTkSuQmCC" style="-moz-border-color:transparent;-moz-border-style:none;-moz-border-width:0px;border-color:transparent;border-style:none;border-width:0px;border-image-outset:0 0 0 0;border-image-repeat:stretch stretch;border-image-slice:100% 100% 100% 100%;border-image-source:none;border-image-width:1 1 1 1;-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;color:#FFFFFF;cursor:pointer;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:16px;font-weight:400;height:30px;line-height:25.6px;max-width:30px;text-align:center;text-transform:none;white-space:normal;width:30px;vertical-align:middle;" width="30" height="30"></figure><span style="padding:0;-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;color:#FFFFFF;cursor:pointer;display:inline-block;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:16px;font-weight:400;line-height:25.6px;margin-left:-30px;text-align:center;text-transform:none;vertical-align:middle;white-space:normal;">Yes</span></button></div><div class="col-xs-12 col-sm-6" style="-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;color:#555555;float:left;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:16px;line-height:22.85px;min-height:1px;padding-left:15px;padding-right:15px;position:relative;width:50%;"><button id="survey-participate-no" type="button" class="btn btn-primary" style="display:block;cursor:pointer;border-radius:4px;margin:.5em auto;padding:.5em;white-space:normal;border:none;color:#FFF;font-size:1em;font-weight:400;line-height:1.6;background-image:none;text-align:center;-moz-user-select:none;background-color:#0071C5;background-image:none;border-color:transparent;border-style:none;border-width:0px;border-image-outset:0 0 0 0;border-image-repeat:stretch stretch;border-image-slice:100% 100% 100% 100%;border-image-source:none;border-image-width:1 1 1 1;-webkit-box-shadow:rgba(0,0,0,0.15) 2px 2px 0px 0px;-moz-box-shadow:rgba(0,0,0,0.15) 2px 2px 0px 0px;box-shadow:rgba(0,0,0,0.15) 2px 2px 0px 0px;-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;min-height:1px;min-width:96px;width:100%;position:relative;text-transform:none;vertical-align:middle;-moz-border-bottom-colors:none;-moz-border-left-colors:none;-moz-border-right-colors:none;-moz-border-top-colors:none;" onclick="ONS_endFeedback(30,'no');"><figure class="pull-left" style="-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;color:#FFFFFF;cursor:pointer;display:inline-block;float:left;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:16px;font-weight:400;line-height:25.6px;margin:0px;text-align:center;text-transform:none;vertical-align:middle;white-space:normal;"><img alt="x-mark" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAADwAAAA8CAYAAAA6/NlyAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsMAAA7DAcdvqGQAAAWPSURBVGhD5ZtdaBxVGIZ3l2AogpZCxFiEXngnghQqFL1SpGhKkWAREUREEalXhVDqhSxCKVQQQaQgpahFpEWkUQJaf4KKVLzzIhei4IXUBJEssuxmk2yyPu8530xnN/szuzuzmbIPnOzMOd/5zvudc+YnM2fyuZRYXFyceAQmJiYObW9vTxcKhXvInm40Gvv164xyueV8Pn9Dv9j8jc3y1tbW76VS6dupqamyN8kwBLOHdAzRFwngH7YHpUqar9frL5bL5bvMfXZA3IME+Cmp7OR2ARtxw9K2ZXcEkzrpu83NzUetud2jWq3ey2h+0k648uA65afYPbaxsXGwdbQ07Sk7QDAPM5pPs/0aaZ56FX53QP7C+vr6/VZ9dEg4gbyDhpqXElKVqGGnIn6CQ+MD/P3rPBvs13XIqLPNPF0YjSM0umrtByjwc6S9ZpYY+JwkzZH+I4WgoULHPmNm6UA7czQUTl9t09sfjaK3u8yqc8VisWBmybCysnI7jq94/yE/czw9YCYjo1ar3Uc/f2UaHNqXRjMZjkqlMo3Dn8y3g56+vLS0dJuZjBy1jYz3vRoPGpfW1tYOmMlgqNdw9Iv5DKbwqcSn0IAg6RVp8uocvw410gT3sTkazUliAHQSRV7Jq3Q6r1pRfxDsafPhRpZgn7KizIHEJyXRq3WHXNGK4qHgFKTVl4PTVpRZ0HjS5AYDFG826vRPnXCK4OiSFWUetF4w2QqaUGLc/GAbnv2opLPzHivKPHb2/t6JBzrgohW1x65x7ljQr/at6JahrxgwuCpD0bN3DF2iMD/KMfNCWpcr/D9Oeln/bFhWV7CNXqO/sOxm+G/mITNQz1Ti3vwT6KxVc52UdNC41T26g7aes+yuSLtisGoNxWZFN8HgcyuX8DctuyfRgEWSQeMuDNY4bkU9QccbVkcDuGDZHvL2kdxNuXqm37sVqjUJSyJo3Azl0+4Sg1FWbPusyI3Ssz7fccWy+4J6iQVN9UR8UTX8h0cxWnaXgj6h+tBCqZZYx7UdSDYmOw79AFB/YMGYJxaswEXTocrPpHphRhmCzG/Mdihw1bdwzBINNkAxmUvN3hk1VPS7rpETZjc0uIsdAMWpBCvwFd5ja1uNhfefcMTsEgF/PQMhO7VgBS6Pe8+Os8qY99uOg2aXGPjsGBC7qQYrcHvYe3dc0hy/bjviDrNLFPzuCIz0lu060ghW6AGjNSG+lJi//HajZjapgP+moKOkFazAvR7zBiwpI3js+YfZpAZt7Ag6zWADaCZ4z1VLtaEMsW6/LvrxmtLjeNIar8sSf8bpxuNtZYzXreU4/vMwXv8eWsH4PAAQHQv6gHqJCaV6Ir6o2vERz3g9xBMULvgy5zz2Y1rMj/paniSCDcBdU9CM0qwV9QQd4WNauGbZN7kVHsTD85bdlVgP4gVG0Vct5y27KwoQ86y9anmXFND+VYsYu5dpArvo69IfdnPxSr/Y69JrXr0/xKyoM5r/2EZfiF+wosyD1vdMtgaLUOKdh3Qial3ycNKKMgsaT5hcBRt/yUMA9V731UMHT1hR5kDiY5Lo1TrOWFF8dMal1y6bAwWtZUuZW8nTbtnSwFcLu1vJ7MI0BuAlJG2YPDHcwjTRbukhfLibZ2+bfedNiwONwy89DFCv4bPd4tKRL9bWMyqCS29xaRR8ty4fHtlibZrbS1ujWT4cpd0CcfYriDm7urp6p5klBu6DBeLhiUmozb4vPYOiC3qH3k76E4AdX8ewP9pPAKKoURrv+pEHm3N0wIwWk7Pd9ImApiI+9pN/CJtZfL3KdvY+8mgFLfqM5zNSnM94dIPwp5JtdwUb8SOH0u5/xtMK+jL/oVbqn+IVCoXD0c/w8vn83dp2RrncMnkr0c/x2P+tVCp9nc6neLnc/7N+4IGdbdU4AAAAAElFTkSuQmCC" style="-moz-border-color:transparent;-moz-border-style:none;-moz-border-width:0px;border-color:transparent;border-style:none;border-width:0px;border-image-outset:0 0 0 0;border-image-repeat:stretch stretch;border-image-slice:100% 100% 100% 100%;border-image-source:none;border-image-width:1 1 1 1;-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;color:#FFFFFF;cursor:pointer;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:16px;font-weight:400;height:30px;line-height:25.6px;max-width:30px;text-align:center;text-transform:none;white-space:normal;width:30px;vertical-align:middle;" width="30" height="30"></figure><span style="padding:0;-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;color:#FFFFFF;cursor:pointer;display:inline-block;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:16px;font-weight:400;line-height:25.6px;margin-left:-30px;text-align:center;text-transform:none;vertical-align:middle;white-space:normal;">No</span></button></div></div><div class="row" style="border-top:solid 1px #ededed;padding-top:1em;-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;color:#555555;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:16px;line-height:22.85px;margin-left:-15px;margin-right:-15px;margin-bottom:0;"><div class="col-xs-12 col-sm-6" style="text-align:center;-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;color:#555555;float:left;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:16px;line-height:22.85px;min-height:1px;padding-left:15px;padding-right:15px;position:relative;width:50%;"><a target="_blank" href="https://www.intel.com/content/www/us/en/legal/trademarks.html" style="background-attachment:scroll;background-clip:border-box;background-color:transparent;background-image:none;background-origin:padding-box;background-position:0% 0%;background-repeat:repeat;background-size:auto auto;-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;color:#0071C5;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:16px;line-height:22.85px;text-align:center;text-decoration:none;text-decoration-color:#0071C5;text-decoration-line:none;text-decoration-style:solid;">Legal</a></div><div class="col-xs-12 col-sm-6" style="text-align:center;-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;color:#555555;float:left;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:16px;line-height:22.85px;min-height:1px;padding-left:15px;padding-right:15px;position:relative;width:50%;"><a target="_blank" href="https://www.intel.com/content/www/us/en/privacy/intel-privacy-notice.html" style="background-attachment:scroll;background-clip:border-box;background-color:transparent;background-image:none;background-origin:padding-box;background-position:0% 0%;background-repeat:repeat;background-size:auto auto;-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;color:#0071C5;font-family:'intel-clear','Intel-Clear','Intel Clear',IntelClear,Tahoma,Helvetica,Arial,sans-serif;font-size:16px;line-height:22.85px;text-align:center;text-decoration:none;text-decoration-color:#0071C5;text-decoration-line:none;text-decoration-style:solid;">Privacy</a></div></div></div></div></div></div></div><script></script><link rel="stylesheet" href="https://www.intel.com/ighf/50recode.2/designs/unav6/assets/css/main_ltr_rwd.css" media="all"><link rel="stylesheet" href="https://www.intel.com/ighf/50recode.2/designs/unav6/assets/css/en_us.css" media="all"><iframe sandbox="allow-scripts allow-same-origin" title="Adobe ID Syncing iFrame" id="destination_publishing_iframe_intelcorp_0" name="destination_publishing_iframe_intelcorp_0_name" style="display: none; width: 0px; height: 0px;" data-savepage-src="https://intelcorp.demdex.net/dest5.html?d_nsid=0#https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fprogrammable%2Fdocumentation%2Fbhc1395127830032.html" src="" class="aamIframeLoaded"></iframe><script data-savepage-src="https://cdnssl.clicktale.net/www/monitor-latest.js" src="" async="" type="text/javascript" crossorigin="anonymous"></script><script type="text/javascript" crossorigin="anonymous" data-savepage-src="https://cdnssl.clicktale.net/www41/pcc/b1c0654e-7133-4308-a615-330ad61a2065.js?DeploymentConfigName=Release_20180827&Version=3" src=""></script><div id="ClickTaleDiv" style="display: none;"><script async="" data-savepage-src="https://cdnssl.clicktale.net/www/WR1015b.js" src=""></script></div><script crossorigin="anonymous" data-savepage-src="https://cdnssl.clicktale.net/www/WR-latest.js" src="" type="text/javascript" async=""></script><iframe sandbox="allow-scripts allow-same-origin" title="Adobe ID Syncing iFrame" id="destination_publishing_iframe_intelcorp_3" name="destination_publishing_iframe_intelcorp_3_name" style="display: none; width: 0px; height: 0px;" data-savepage-src="https://intelcorp.demdex.net/dest5.html?d_nsid=3#https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fprogrammable%2Fdocumentation%2Fbhc1395127830032.html" src="" class="aamIframeLoaded"></iframe><style type="text/css">#survey-popup .row:before, #survey-popup .row:after { content: " "; display: table; } #survey-popup .row:after { clear: both; } #survey-popup .row { zoom: 1; } #survey-popup button:hover, #survey-popup button.btn:hover, #survey-popup button.btn-primary:hover { background-color: #0083D7 !important; } #survey-popup a:hover, #survey-popup a:focus, #survey-popup a:active { color: #0071C5 !important; }</style><script data-savepage-src="https://onsite2.researchintel.com/engine/j_stagescript.asp?s=30&a=no&sid=6878517670744M1543868704494&uid=2884631905348M1541014339027&gid=GA1.2.1387886790.1501617593&mid={234adf43-a872-c69e-0f97-9bf1289909b8}" src=""></script></body></html>