// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_65_8 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln51,
        C_1_address0,
        C_1_ce0,
        C_1_we0,
        C_1_d0,
        C_1_18_address0,
        C_1_18_ce0,
        C_1_18_we0,
        C_1_18_d0,
        C_2_address0,
        C_2_ce0,
        C_2_we0,
        C_2_d0,
        C_3_address0,
        C_3_ce0,
        C_3_we0,
        C_3_d0,
        C_4_address0,
        C_4_ce0,
        C_4_we0,
        C_4_d0,
        C_5_address0,
        C_5_ce0,
        C_5_we0,
        C_5_d0,
        C_6_address0,
        C_6_ce0,
        C_6_we0,
        C_6_d0,
        C_7_address0,
        C_7_ce0,
        C_7_we0,
        C_7_d0,
        lshr_ln1,
        tmp_address0,
        tmp_ce0,
        tmp_q0,
        tmp_1_address0,
        tmp_1_ce0,
        tmp_1_q0,
        tmp_2_address0,
        tmp_2_ce0,
        tmp_2_q0,
        tmp_3_address0,
        tmp_3_ce0,
        tmp_3_q0,
        tmp_4_address0,
        tmp_4_ce0,
        tmp_4_q0,
        tmp_5_address0,
        tmp_5_ce0,
        tmp_5_q0,
        tmp_6_address0,
        tmp_6_ce0,
        tmp_6_q0,
        tmp_7_address0,
        tmp_7_ce0,
        tmp_7_q0,
        tmp_8_address0,
        tmp_8_ce0,
        tmp_8_q0,
        tmp_9_address0,
        tmp_9_ce0,
        tmp_9_q0,
        tmp_10_address0,
        tmp_10_ce0,
        tmp_10_q0,
        tmp_11_address0,
        tmp_11_ce0,
        tmp_11_q0,
        tmp_12_address0,
        tmp_12_ce0,
        tmp_12_q0,
        tmp_13_address0,
        tmp_13_ce0,
        tmp_13_q0,
        tmp_14_address0,
        tmp_14_ce0,
        tmp_14_q0,
        tmp_15_address0,
        tmp_15_ce0,
        tmp_15_q0,
        tmp_16_address0,
        tmp_16_ce0,
        tmp_16_q0,
        tmp_17_address0,
        tmp_17_ce0,
        tmp_17_q0,
        tmp_18_address0,
        tmp_18_ce0,
        tmp_18_q0,
        tmp_19_address0,
        tmp_19_ce0,
        tmp_19_q0,
        tmp_20_address0,
        tmp_20_ce0,
        tmp_20_q0,
        tmp_21_address0,
        tmp_21_ce0,
        tmp_21_q0,
        tmp_22_address0,
        tmp_22_ce0,
        tmp_22_q0,
        tmp_23_address0,
        tmp_23_ce0,
        tmp_23_q0,
        tmp_24_address0,
        tmp_24_ce0,
        tmp_24_q0,
        tmp_25_address0,
        tmp_25_ce0,
        tmp_25_q0,
        tmp_26_address0,
        tmp_26_ce0,
        tmp_26_q0,
        tmp_27_address0,
        tmp_27_ce0,
        tmp_27_q0,
        tmp_28_address0,
        tmp_28_ce0,
        tmp_28_q0,
        tmp_29_address0,
        tmp_29_ce0,
        tmp_29_q0,
        tmp_30_address0,
        tmp_30_ce0,
        tmp_30_q0,
        tmp_31_address0,
        tmp_31_ce0,
        tmp_31_q0,
        tmp_32_address0,
        tmp_32_ce0,
        tmp_32_q0,
        tmp_33_address0,
        tmp_33_ce0,
        tmp_33_q0,
        tmp_34_address0,
        tmp_34_ce0,
        tmp_34_q0,
        tmp_35_address0,
        tmp_35_ce0,
        tmp_35_q0,
        tmp_36_address0,
        tmp_36_ce0,
        tmp_36_q0,
        tmp_37_address0,
        tmp_37_ce0,
        tmp_37_q0,
        tmp_38_address0,
        tmp_38_ce0,
        tmp_38_q0,
        tmp_39_address0,
        tmp_39_ce0,
        tmp_39_q0,
        tmp_40_address0,
        tmp_40_ce0,
        tmp_40_q0,
        tmp_41_address0,
        tmp_41_ce0,
        tmp_41_q0,
        tmp_42_address0,
        tmp_42_ce0,
        tmp_42_q0,
        tmp_43_address0,
        tmp_43_ce0,
        tmp_43_q0,
        tmp_44_address0,
        tmp_44_ce0,
        tmp_44_q0,
        tmp_45_address0,
        tmp_45_ce0,
        tmp_45_q0,
        tmp_46_address0,
        tmp_46_ce0,
        tmp_46_q0,
        tmp_47_address0,
        tmp_47_ce0,
        tmp_47_q0,
        tmp_48_address0,
        tmp_48_ce0,
        tmp_48_q0,
        tmp_49_address0,
        tmp_49_ce0,
        tmp_49_q0,
        tmp_50_address0,
        tmp_50_ce0,
        tmp_50_q0,
        tmp_51_address0,
        tmp_51_ce0,
        tmp_51_q0,
        tmp_52_address0,
        tmp_52_ce0,
        tmp_52_q0,
        tmp_53_address0,
        tmp_53_ce0,
        tmp_53_q0,
        tmp_54_address0,
        tmp_54_ce0,
        tmp_54_q0,
        tmp_55_address0,
        tmp_55_ce0,
        tmp_55_q0,
        tmp_56_address0,
        tmp_56_ce0,
        tmp_56_q0,
        tmp_57_address0,
        tmp_57_ce0,
        tmp_57_q0,
        tmp_58_address0,
        tmp_58_ce0,
        tmp_58_q0,
        tmp_59_address0,
        tmp_59_ce0,
        tmp_59_q0,
        tmp_60_address0,
        tmp_60_ce0,
        tmp_60_q0,
        tmp_61_address0,
        tmp_61_ce0,
        tmp_61_q0,
        tmp_62_address0,
        tmp_62_ce0,
        tmp_62_q0,
        tmp_63_address0,
        tmp_63_ce0,
        tmp_63_q0,
        empty,
        conv7_i
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [5:0] zext_ln51;
output  [10:0] C_1_address0;
output   C_1_ce0;
output   C_1_we0;
output  [23:0] C_1_d0;
output  [10:0] C_1_18_address0;
output   C_1_18_ce0;
output   C_1_18_we0;
output  [23:0] C_1_18_d0;
output  [10:0] C_2_address0;
output   C_2_ce0;
output   C_2_we0;
output  [23:0] C_2_d0;
output  [10:0] C_3_address0;
output   C_3_ce0;
output   C_3_we0;
output  [23:0] C_3_d0;
output  [10:0] C_4_address0;
output   C_4_ce0;
output   C_4_we0;
output  [23:0] C_4_d0;
output  [10:0] C_5_address0;
output   C_5_ce0;
output   C_5_we0;
output  [23:0] C_5_d0;
output  [10:0] C_6_address0;
output   C_6_ce0;
output   C_6_we0;
output  [23:0] C_6_d0;
output  [10:0] C_7_address0;
output   C_7_ce0;
output   C_7_we0;
output  [23:0] C_7_d0;
input  [2:0] lshr_ln1;
output  [7:0] tmp_address0;
output   tmp_ce0;
input  [23:0] tmp_q0;
output  [7:0] tmp_1_address0;
output   tmp_1_ce0;
input  [23:0] tmp_1_q0;
output  [7:0] tmp_2_address0;
output   tmp_2_ce0;
input  [23:0] tmp_2_q0;
output  [7:0] tmp_3_address0;
output   tmp_3_ce0;
input  [23:0] tmp_3_q0;
output  [7:0] tmp_4_address0;
output   tmp_4_ce0;
input  [23:0] tmp_4_q0;
output  [7:0] tmp_5_address0;
output   tmp_5_ce0;
input  [23:0] tmp_5_q0;
output  [7:0] tmp_6_address0;
output   tmp_6_ce0;
input  [23:0] tmp_6_q0;
output  [7:0] tmp_7_address0;
output   tmp_7_ce0;
input  [23:0] tmp_7_q0;
output  [7:0] tmp_8_address0;
output   tmp_8_ce0;
input  [23:0] tmp_8_q0;
output  [7:0] tmp_9_address0;
output   tmp_9_ce0;
input  [23:0] tmp_9_q0;
output  [7:0] tmp_10_address0;
output   tmp_10_ce0;
input  [23:0] tmp_10_q0;
output  [7:0] tmp_11_address0;
output   tmp_11_ce0;
input  [23:0] tmp_11_q0;
output  [7:0] tmp_12_address0;
output   tmp_12_ce0;
input  [23:0] tmp_12_q0;
output  [7:0] tmp_13_address0;
output   tmp_13_ce0;
input  [23:0] tmp_13_q0;
output  [7:0] tmp_14_address0;
output   tmp_14_ce0;
input  [23:0] tmp_14_q0;
output  [7:0] tmp_15_address0;
output   tmp_15_ce0;
input  [23:0] tmp_15_q0;
output  [7:0] tmp_16_address0;
output   tmp_16_ce0;
input  [23:0] tmp_16_q0;
output  [7:0] tmp_17_address0;
output   tmp_17_ce0;
input  [23:0] tmp_17_q0;
output  [7:0] tmp_18_address0;
output   tmp_18_ce0;
input  [23:0] tmp_18_q0;
output  [7:0] tmp_19_address0;
output   tmp_19_ce0;
input  [23:0] tmp_19_q0;
output  [7:0] tmp_20_address0;
output   tmp_20_ce0;
input  [23:0] tmp_20_q0;
output  [7:0] tmp_21_address0;
output   tmp_21_ce0;
input  [23:0] tmp_21_q0;
output  [7:0] tmp_22_address0;
output   tmp_22_ce0;
input  [23:0] tmp_22_q0;
output  [7:0] tmp_23_address0;
output   tmp_23_ce0;
input  [23:0] tmp_23_q0;
output  [7:0] tmp_24_address0;
output   tmp_24_ce0;
input  [23:0] tmp_24_q0;
output  [7:0] tmp_25_address0;
output   tmp_25_ce0;
input  [23:0] tmp_25_q0;
output  [7:0] tmp_26_address0;
output   tmp_26_ce0;
input  [23:0] tmp_26_q0;
output  [7:0] tmp_27_address0;
output   tmp_27_ce0;
input  [23:0] tmp_27_q0;
output  [7:0] tmp_28_address0;
output   tmp_28_ce0;
input  [23:0] tmp_28_q0;
output  [7:0] tmp_29_address0;
output   tmp_29_ce0;
input  [23:0] tmp_29_q0;
output  [7:0] tmp_30_address0;
output   tmp_30_ce0;
input  [23:0] tmp_30_q0;
output  [7:0] tmp_31_address0;
output   tmp_31_ce0;
input  [23:0] tmp_31_q0;
output  [7:0] tmp_32_address0;
output   tmp_32_ce0;
input  [23:0] tmp_32_q0;
output  [7:0] tmp_33_address0;
output   tmp_33_ce0;
input  [23:0] tmp_33_q0;
output  [7:0] tmp_34_address0;
output   tmp_34_ce0;
input  [23:0] tmp_34_q0;
output  [7:0] tmp_35_address0;
output   tmp_35_ce0;
input  [23:0] tmp_35_q0;
output  [7:0] tmp_36_address0;
output   tmp_36_ce0;
input  [23:0] tmp_36_q0;
output  [7:0] tmp_37_address0;
output   tmp_37_ce0;
input  [23:0] tmp_37_q0;
output  [7:0] tmp_38_address0;
output   tmp_38_ce0;
input  [23:0] tmp_38_q0;
output  [7:0] tmp_39_address0;
output   tmp_39_ce0;
input  [23:0] tmp_39_q0;
output  [7:0] tmp_40_address0;
output   tmp_40_ce0;
input  [23:0] tmp_40_q0;
output  [7:0] tmp_41_address0;
output   tmp_41_ce0;
input  [23:0] tmp_41_q0;
output  [7:0] tmp_42_address0;
output   tmp_42_ce0;
input  [23:0] tmp_42_q0;
output  [7:0] tmp_43_address0;
output   tmp_43_ce0;
input  [23:0] tmp_43_q0;
output  [7:0] tmp_44_address0;
output   tmp_44_ce0;
input  [23:0] tmp_44_q0;
output  [7:0] tmp_45_address0;
output   tmp_45_ce0;
input  [23:0] tmp_45_q0;
output  [7:0] tmp_46_address0;
output   tmp_46_ce0;
input  [23:0] tmp_46_q0;
output  [7:0] tmp_47_address0;
output   tmp_47_ce0;
input  [23:0] tmp_47_q0;
output  [7:0] tmp_48_address0;
output   tmp_48_ce0;
input  [23:0] tmp_48_q0;
output  [7:0] tmp_49_address0;
output   tmp_49_ce0;
input  [23:0] tmp_49_q0;
output  [7:0] tmp_50_address0;
output   tmp_50_ce0;
input  [23:0] tmp_50_q0;
output  [7:0] tmp_51_address0;
output   tmp_51_ce0;
input  [23:0] tmp_51_q0;
output  [7:0] tmp_52_address0;
output   tmp_52_ce0;
input  [23:0] tmp_52_q0;
output  [7:0] tmp_53_address0;
output   tmp_53_ce0;
input  [23:0] tmp_53_q0;
output  [7:0] tmp_54_address0;
output   tmp_54_ce0;
input  [23:0] tmp_54_q0;
output  [7:0] tmp_55_address0;
output   tmp_55_ce0;
input  [23:0] tmp_55_q0;
output  [7:0] tmp_56_address0;
output   tmp_56_ce0;
input  [23:0] tmp_56_q0;
output  [7:0] tmp_57_address0;
output   tmp_57_ce0;
input  [23:0] tmp_57_q0;
output  [7:0] tmp_58_address0;
output   tmp_58_ce0;
input  [23:0] tmp_58_q0;
output  [7:0] tmp_59_address0;
output   tmp_59_ce0;
input  [23:0] tmp_59_q0;
output  [7:0] tmp_60_address0;
output   tmp_60_ce0;
input  [23:0] tmp_60_q0;
output  [7:0] tmp_61_address0;
output   tmp_61_ce0;
input  [23:0] tmp_61_q0;
output  [7:0] tmp_62_address0;
output   tmp_62_ce0;
input  [23:0] tmp_62_q0;
output  [7:0] tmp_63_address0;
output   tmp_63_ce0;
input  [23:0] tmp_63_q0;
input  [2:0] empty;
input  [16:0] conv7_i;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_65_fu_1224_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire  signed [40:0] conv7_i_cast_fu_1212_p1;
reg  signed [40:0] conv7_i_cast_reg_3499;
wire   [4:0] lshr_ln7_fu_1232_p4;
reg   [4:0] lshr_ln7_reg_3515;
reg   [4:0] lshr_ln7_reg_3515_pp0_iter1_reg;
wire   [23:0] tmp_66_fu_1329_p19;
reg  signed [23:0] tmp_66_reg_3840;
wire   [23:0] tmp_74_fu_1368_p19;
reg  signed [23:0] tmp_74_reg_3845;
wire   [23:0] tmp_82_fu_1407_p19;
reg  signed [23:0] tmp_82_reg_3850;
wire   [23:0] tmp_90_fu_1446_p19;
reg  signed [23:0] tmp_90_reg_3855;
wire   [23:0] tmp_98_fu_1485_p19;
reg  signed [23:0] tmp_98_reg_3860;
wire   [23:0] tmp_106_fu_1524_p19;
reg  signed [23:0] tmp_106_reg_3865;
wire   [23:0] tmp_114_fu_1563_p19;
reg  signed [23:0] tmp_114_reg_3870;
wire   [23:0] tmp_122_fu_1602_p19;
reg  signed [23:0] tmp_122_reg_3875;
wire   [63:0] zext_ln68_9_fu_1250_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln68_8_fu_1647_p1;
reg   [8:0] i_fu_248;
wire   [8:0] add_ln65_fu_1318_p2;
wire    ap_loop_init;
reg   [8:0] ap_sig_allocacmp_i_1;
reg    tmp_ce0_local;
reg    tmp_1_ce0_local;
reg    tmp_2_ce0_local;
reg    tmp_3_ce0_local;
reg    tmp_4_ce0_local;
reg    tmp_5_ce0_local;
reg    tmp_6_ce0_local;
reg    tmp_7_ce0_local;
reg    tmp_8_ce0_local;
reg    tmp_9_ce0_local;
reg    tmp_10_ce0_local;
reg    tmp_11_ce0_local;
reg    tmp_12_ce0_local;
reg    tmp_13_ce0_local;
reg    tmp_14_ce0_local;
reg    tmp_15_ce0_local;
reg    tmp_16_ce0_local;
reg    tmp_17_ce0_local;
reg    tmp_18_ce0_local;
reg    tmp_19_ce0_local;
reg    tmp_20_ce0_local;
reg    tmp_21_ce0_local;
reg    tmp_22_ce0_local;
reg    tmp_23_ce0_local;
reg    tmp_24_ce0_local;
reg    tmp_25_ce0_local;
reg    tmp_26_ce0_local;
reg    tmp_27_ce0_local;
reg    tmp_28_ce0_local;
reg    tmp_29_ce0_local;
reg    tmp_30_ce0_local;
reg    tmp_31_ce0_local;
reg    tmp_32_ce0_local;
reg    tmp_33_ce0_local;
reg    tmp_34_ce0_local;
reg    tmp_35_ce0_local;
reg    tmp_36_ce0_local;
reg    tmp_37_ce0_local;
reg    tmp_38_ce0_local;
reg    tmp_39_ce0_local;
reg    tmp_40_ce0_local;
reg    tmp_41_ce0_local;
reg    tmp_42_ce0_local;
reg    tmp_43_ce0_local;
reg    tmp_44_ce0_local;
reg    tmp_45_ce0_local;
reg    tmp_46_ce0_local;
reg    tmp_47_ce0_local;
reg    tmp_48_ce0_local;
reg    tmp_49_ce0_local;
reg    tmp_50_ce0_local;
reg    tmp_51_ce0_local;
reg    tmp_52_ce0_local;
reg    tmp_53_ce0_local;
reg    tmp_54_ce0_local;
reg    tmp_55_ce0_local;
reg    tmp_56_ce0_local;
reg    tmp_57_ce0_local;
reg    tmp_58_ce0_local;
reg    tmp_59_ce0_local;
reg    tmp_60_ce0_local;
reg    tmp_61_ce0_local;
reg    tmp_62_ce0_local;
reg    tmp_63_ce0_local;
reg    C_1_we0_local;
wire   [23:0] select_ln68_3_fu_1877_p3;
reg    C_1_ce0_local;
reg    C_1_18_we0_local;
wire   [23:0] select_ln68_7_fu_2104_p3;
reg    C_1_18_ce0_local;
reg    C_2_we0_local;
wire   [23:0] select_ln68_11_fu_2331_p3;
reg    C_2_ce0_local;
reg    C_3_we0_local;
wire   [23:0] select_ln68_15_fu_2558_p3;
reg    C_3_ce0_local;
reg    C_4_we0_local;
wire   [23:0] select_ln68_19_fu_2785_p3;
reg    C_4_ce0_local;
reg    C_5_we0_local;
wire   [23:0] select_ln68_23_fu_3012_p3;
reg    C_5_ce0_local;
reg    C_6_we0_local;
wire   [23:0] select_ln68_27_fu_3239_p3;
reg    C_6_ce0_local;
reg    C_7_we0_local;
wire   [23:0] select_ln68_31_fu_3466_p3;
reg    C_7_ce0_local;
wire   [7:0] tmp_s_fu_1242_p3;
wire   [23:0] tmp_66_fu_1329_p17;
wire   [23:0] tmp_74_fu_1368_p17;
wire   [23:0] tmp_82_fu_1407_p17;
wire   [23:0] tmp_90_fu_1446_p17;
wire   [23:0] tmp_98_fu_1485_p17;
wire   [23:0] tmp_106_fu_1524_p17;
wire   [23:0] tmp_114_fu_1563_p17;
wire   [23:0] tmp_122_fu_1602_p17;
wire   [10:0] add_ln68_8_fu_1641_p3;
wire  signed [16:0] mul_ln68_fu_1662_p1;
wire  signed [40:0] mul_ln68_fu_1662_p2;
wire  signed [47:0] sext_ln68_1_fu_1667_p1;
wire   [0:0] tmp_68_fu_1689_p3;
wire   [23:0] trunc_ln6_fu_1679_p4;
wire   [23:0] zext_ln68_fu_1705_p1;
wire   [23:0] add_ln68_fu_1709_p2;
wire   [0:0] tmp_70_fu_1715_p3;
wire   [0:0] tmp_69_fu_1697_p3;
wire   [0:0] xor_ln68_fu_1723_p2;
wire   [1:0] tmp_72_fu_1743_p4;
wire   [2:0] tmp_73_fu_1759_p4;
wire   [0:0] and_ln68_fu_1729_p2;
wire   [0:0] icmp_ln68_1_fu_1769_p2;
wire   [0:0] icmp_ln68_2_fu_1775_p2;
wire   [0:0] tmp_71_fu_1735_p3;
wire   [0:0] icmp_ln68_fu_1753_p2;
wire   [0:0] xor_ln68_1_fu_1789_p2;
wire   [0:0] and_ln68_1_fu_1795_p2;
wire   [0:0] select_ln68_fu_1781_p3;
wire   [0:0] xor_ln68_2_fu_1815_p2;
wire   [0:0] tmp_67_fu_1671_p3;
wire   [0:0] or_ln68_fu_1821_p2;
wire   [0:0] xor_ln68_3_fu_1827_p2;
wire   [0:0] select_ln68_1_fu_1801_p3;
wire   [0:0] and_ln68_2_fu_1809_p2;
wire   [0:0] and_ln68_4_fu_1839_p2;
wire   [0:0] or_ln68_16_fu_1845_p2;
wire   [0:0] xor_ln68_4_fu_1851_p2;
wire   [0:0] and_ln68_3_fu_1833_p2;
wire   [0:0] and_ln68_5_fu_1857_p2;
wire   [0:0] or_ln68_1_fu_1871_p2;
wire   [23:0] select_ln68_2_fu_1863_p3;
wire  signed [16:0] mul_ln68_1_fu_1889_p1;
wire  signed [40:0] mul_ln68_1_fu_1889_p2;
wire  signed [47:0] sext_ln68_3_fu_1894_p1;
wire   [0:0] tmp_76_fu_1916_p3;
wire   [23:0] trunc_ln68_1_fu_1906_p4;
wire   [23:0] zext_ln68_1_fu_1932_p1;
wire   [23:0] add_ln68_1_fu_1936_p2;
wire   [0:0] tmp_78_fu_1942_p3;
wire   [0:0] tmp_77_fu_1924_p3;
wire   [0:0] xor_ln68_5_fu_1950_p2;
wire   [1:0] tmp_80_fu_1970_p4;
wire   [2:0] tmp_81_fu_1986_p4;
wire   [0:0] and_ln68_6_fu_1956_p2;
wire   [0:0] icmp_ln68_4_fu_1996_p2;
wire   [0:0] icmp_ln68_5_fu_2002_p2;
wire   [0:0] tmp_79_fu_1962_p3;
wire   [0:0] icmp_ln68_3_fu_1980_p2;
wire   [0:0] xor_ln68_6_fu_2016_p2;
wire   [0:0] and_ln68_7_fu_2022_p2;
wire   [0:0] select_ln68_4_fu_2008_p3;
wire   [0:0] xor_ln68_7_fu_2042_p2;
wire   [0:0] tmp_75_fu_1898_p3;
wire   [0:0] or_ln68_2_fu_2048_p2;
wire   [0:0] xor_ln68_8_fu_2054_p2;
wire   [0:0] select_ln68_5_fu_2028_p3;
wire   [0:0] and_ln68_8_fu_2036_p2;
wire   [0:0] and_ln68_10_fu_2066_p2;
wire   [0:0] or_ln68_17_fu_2072_p2;
wire   [0:0] xor_ln68_9_fu_2078_p2;
wire   [0:0] and_ln68_9_fu_2060_p2;
wire   [0:0] and_ln68_11_fu_2084_p2;
wire   [0:0] or_ln68_3_fu_2098_p2;
wire   [23:0] select_ln68_6_fu_2090_p3;
wire  signed [16:0] mul_ln68_2_fu_2116_p1;
wire  signed [40:0] mul_ln68_2_fu_2116_p2;
wire  signed [47:0] sext_ln68_5_fu_2121_p1;
wire   [0:0] tmp_84_fu_2143_p3;
wire   [23:0] trunc_ln68_2_fu_2133_p4;
wire   [23:0] zext_ln68_2_fu_2159_p1;
wire   [23:0] add_ln68_2_fu_2163_p2;
wire   [0:0] tmp_86_fu_2169_p3;
wire   [0:0] tmp_85_fu_2151_p3;
wire   [0:0] xor_ln68_10_fu_2177_p2;
wire   [1:0] tmp_88_fu_2197_p4;
wire   [2:0] tmp_89_fu_2213_p4;
wire   [0:0] and_ln68_12_fu_2183_p2;
wire   [0:0] icmp_ln68_7_fu_2223_p2;
wire   [0:0] icmp_ln68_8_fu_2229_p2;
wire   [0:0] tmp_87_fu_2189_p3;
wire   [0:0] icmp_ln68_6_fu_2207_p2;
wire   [0:0] xor_ln68_11_fu_2243_p2;
wire   [0:0] and_ln68_13_fu_2249_p2;
wire   [0:0] select_ln68_8_fu_2235_p3;
wire   [0:0] xor_ln68_12_fu_2269_p2;
wire   [0:0] tmp_83_fu_2125_p3;
wire   [0:0] or_ln68_4_fu_2275_p2;
wire   [0:0] xor_ln68_13_fu_2281_p2;
wire   [0:0] select_ln68_9_fu_2255_p3;
wire   [0:0] and_ln68_14_fu_2263_p2;
wire   [0:0] and_ln68_16_fu_2293_p2;
wire   [0:0] or_ln68_18_fu_2299_p2;
wire   [0:0] xor_ln68_14_fu_2305_p2;
wire   [0:0] and_ln68_15_fu_2287_p2;
wire   [0:0] and_ln68_17_fu_2311_p2;
wire   [0:0] or_ln68_5_fu_2325_p2;
wire   [23:0] select_ln68_10_fu_2317_p3;
wire  signed [16:0] mul_ln68_3_fu_2343_p1;
wire  signed [40:0] mul_ln68_3_fu_2343_p2;
wire  signed [47:0] sext_ln68_7_fu_2348_p1;
wire   [0:0] tmp_92_fu_2370_p3;
wire   [23:0] trunc_ln68_3_fu_2360_p4;
wire   [23:0] zext_ln68_3_fu_2386_p1;
wire   [23:0] add_ln68_3_fu_2390_p2;
wire   [0:0] tmp_94_fu_2396_p3;
wire   [0:0] tmp_93_fu_2378_p3;
wire   [0:0] xor_ln68_15_fu_2404_p2;
wire   [1:0] tmp_96_fu_2424_p4;
wire   [2:0] tmp_97_fu_2440_p4;
wire   [0:0] and_ln68_18_fu_2410_p2;
wire   [0:0] icmp_ln68_10_fu_2450_p2;
wire   [0:0] icmp_ln68_11_fu_2456_p2;
wire   [0:0] tmp_95_fu_2416_p3;
wire   [0:0] icmp_ln68_9_fu_2434_p2;
wire   [0:0] xor_ln68_16_fu_2470_p2;
wire   [0:0] and_ln68_19_fu_2476_p2;
wire   [0:0] select_ln68_12_fu_2462_p3;
wire   [0:0] xor_ln68_17_fu_2496_p2;
wire   [0:0] tmp_91_fu_2352_p3;
wire   [0:0] or_ln68_6_fu_2502_p2;
wire   [0:0] xor_ln68_18_fu_2508_p2;
wire   [0:0] select_ln68_13_fu_2482_p3;
wire   [0:0] and_ln68_20_fu_2490_p2;
wire   [0:0] and_ln68_22_fu_2520_p2;
wire   [0:0] or_ln68_19_fu_2526_p2;
wire   [0:0] xor_ln68_19_fu_2532_p2;
wire   [0:0] and_ln68_21_fu_2514_p2;
wire   [0:0] and_ln68_23_fu_2538_p2;
wire   [0:0] or_ln68_7_fu_2552_p2;
wire   [23:0] select_ln68_14_fu_2544_p3;
wire  signed [16:0] mul_ln68_4_fu_2570_p1;
wire  signed [40:0] mul_ln68_4_fu_2570_p2;
wire  signed [47:0] sext_ln68_9_fu_2575_p1;
wire   [0:0] tmp_100_fu_2597_p3;
wire   [23:0] trunc_ln68_4_fu_2587_p4;
wire   [23:0] zext_ln68_4_fu_2613_p1;
wire   [23:0] add_ln68_4_fu_2617_p2;
wire   [0:0] tmp_102_fu_2623_p3;
wire   [0:0] tmp_101_fu_2605_p3;
wire   [0:0] xor_ln68_20_fu_2631_p2;
wire   [1:0] tmp_104_fu_2651_p4;
wire   [2:0] tmp_105_fu_2667_p4;
wire   [0:0] and_ln68_24_fu_2637_p2;
wire   [0:0] icmp_ln68_13_fu_2677_p2;
wire   [0:0] icmp_ln68_14_fu_2683_p2;
wire   [0:0] tmp_103_fu_2643_p3;
wire   [0:0] icmp_ln68_12_fu_2661_p2;
wire   [0:0] xor_ln68_21_fu_2697_p2;
wire   [0:0] and_ln68_25_fu_2703_p2;
wire   [0:0] select_ln68_16_fu_2689_p3;
wire   [0:0] xor_ln68_22_fu_2723_p2;
wire   [0:0] tmp_99_fu_2579_p3;
wire   [0:0] or_ln68_8_fu_2729_p2;
wire   [0:0] xor_ln68_23_fu_2735_p2;
wire   [0:0] select_ln68_17_fu_2709_p3;
wire   [0:0] and_ln68_26_fu_2717_p2;
wire   [0:0] and_ln68_28_fu_2747_p2;
wire   [0:0] or_ln68_20_fu_2753_p2;
wire   [0:0] xor_ln68_24_fu_2759_p2;
wire   [0:0] and_ln68_27_fu_2741_p2;
wire   [0:0] and_ln68_29_fu_2765_p2;
wire   [0:0] or_ln68_9_fu_2779_p2;
wire   [23:0] select_ln68_18_fu_2771_p3;
wire  signed [16:0] mul_ln68_5_fu_2797_p1;
wire  signed [40:0] mul_ln68_5_fu_2797_p2;
wire  signed [47:0] sext_ln68_11_fu_2802_p1;
wire   [0:0] tmp_108_fu_2824_p3;
wire   [23:0] trunc_ln68_5_fu_2814_p4;
wire   [23:0] zext_ln68_5_fu_2840_p1;
wire   [23:0] add_ln68_5_fu_2844_p2;
wire   [0:0] tmp_110_fu_2850_p3;
wire   [0:0] tmp_109_fu_2832_p3;
wire   [0:0] xor_ln68_25_fu_2858_p2;
wire   [1:0] tmp_112_fu_2878_p4;
wire   [2:0] tmp_113_fu_2894_p4;
wire   [0:0] and_ln68_30_fu_2864_p2;
wire   [0:0] icmp_ln68_16_fu_2904_p2;
wire   [0:0] icmp_ln68_17_fu_2910_p2;
wire   [0:0] tmp_111_fu_2870_p3;
wire   [0:0] icmp_ln68_15_fu_2888_p2;
wire   [0:0] xor_ln68_26_fu_2924_p2;
wire   [0:0] and_ln68_31_fu_2930_p2;
wire   [0:0] select_ln68_20_fu_2916_p3;
wire   [0:0] xor_ln68_27_fu_2950_p2;
wire   [0:0] tmp_107_fu_2806_p3;
wire   [0:0] or_ln68_10_fu_2956_p2;
wire   [0:0] xor_ln68_28_fu_2962_p2;
wire   [0:0] select_ln68_21_fu_2936_p3;
wire   [0:0] and_ln68_32_fu_2944_p2;
wire   [0:0] and_ln68_34_fu_2974_p2;
wire   [0:0] or_ln68_21_fu_2980_p2;
wire   [0:0] xor_ln68_29_fu_2986_p2;
wire   [0:0] and_ln68_33_fu_2968_p2;
wire   [0:0] and_ln68_35_fu_2992_p2;
wire   [0:0] or_ln68_11_fu_3006_p2;
wire   [23:0] select_ln68_22_fu_2998_p3;
wire  signed [16:0] mul_ln68_6_fu_3024_p1;
wire  signed [40:0] mul_ln68_6_fu_3024_p2;
wire  signed [47:0] sext_ln68_13_fu_3029_p1;
wire   [0:0] tmp_116_fu_3051_p3;
wire   [23:0] trunc_ln68_6_fu_3041_p4;
wire   [23:0] zext_ln68_6_fu_3067_p1;
wire   [23:0] add_ln68_6_fu_3071_p2;
wire   [0:0] tmp_118_fu_3077_p3;
wire   [0:0] tmp_117_fu_3059_p3;
wire   [0:0] xor_ln68_30_fu_3085_p2;
wire   [1:0] tmp_120_fu_3105_p4;
wire   [2:0] tmp_121_fu_3121_p4;
wire   [0:0] and_ln68_36_fu_3091_p2;
wire   [0:0] icmp_ln68_19_fu_3131_p2;
wire   [0:0] icmp_ln68_20_fu_3137_p2;
wire   [0:0] tmp_119_fu_3097_p3;
wire   [0:0] icmp_ln68_18_fu_3115_p2;
wire   [0:0] xor_ln68_31_fu_3151_p2;
wire   [0:0] and_ln68_37_fu_3157_p2;
wire   [0:0] select_ln68_24_fu_3143_p3;
wire   [0:0] xor_ln68_32_fu_3177_p2;
wire   [0:0] tmp_115_fu_3033_p3;
wire   [0:0] or_ln68_12_fu_3183_p2;
wire   [0:0] xor_ln68_33_fu_3189_p2;
wire   [0:0] select_ln68_25_fu_3163_p3;
wire   [0:0] and_ln68_38_fu_3171_p2;
wire   [0:0] and_ln68_40_fu_3201_p2;
wire   [0:0] or_ln68_22_fu_3207_p2;
wire   [0:0] xor_ln68_34_fu_3213_p2;
wire   [0:0] and_ln68_39_fu_3195_p2;
wire   [0:0] and_ln68_41_fu_3219_p2;
wire   [0:0] or_ln68_13_fu_3233_p2;
wire   [23:0] select_ln68_26_fu_3225_p3;
wire  signed [16:0] mul_ln68_7_fu_3251_p1;
wire  signed [40:0] mul_ln68_7_fu_3251_p2;
wire  signed [47:0] sext_ln68_15_fu_3256_p1;
wire   [0:0] tmp_124_fu_3278_p3;
wire   [23:0] trunc_ln68_7_fu_3268_p4;
wire   [23:0] zext_ln68_7_fu_3294_p1;
wire   [23:0] add_ln68_7_fu_3298_p2;
wire   [0:0] tmp_126_fu_3304_p3;
wire   [0:0] tmp_125_fu_3286_p3;
wire   [0:0] xor_ln68_35_fu_3312_p2;
wire   [1:0] tmp_128_fu_3332_p4;
wire   [2:0] tmp_129_fu_3348_p4;
wire   [0:0] and_ln68_42_fu_3318_p2;
wire   [0:0] icmp_ln68_22_fu_3358_p2;
wire   [0:0] icmp_ln68_23_fu_3364_p2;
wire   [0:0] tmp_127_fu_3324_p3;
wire   [0:0] icmp_ln68_21_fu_3342_p2;
wire   [0:0] xor_ln68_36_fu_3378_p2;
wire   [0:0] and_ln68_43_fu_3384_p2;
wire   [0:0] select_ln68_28_fu_3370_p3;
wire   [0:0] xor_ln68_37_fu_3404_p2;
wire   [0:0] tmp_123_fu_3260_p3;
wire   [0:0] or_ln68_14_fu_3410_p2;
wire   [0:0] xor_ln68_38_fu_3416_p2;
wire   [0:0] select_ln68_29_fu_3390_p3;
wire   [0:0] and_ln68_44_fu_3398_p2;
wire   [0:0] and_ln68_46_fu_3428_p2;
wire   [0:0] or_ln68_23_fu_3434_p2;
wire   [0:0] xor_ln68_39_fu_3440_p2;
wire   [0:0] and_ln68_45_fu_3422_p2;
wire   [0:0] and_ln68_47_fu_3446_p2;
wire   [0:0] or_ln68_15_fu_3460_p2;
wire   [23:0] select_ln68_30_fu_3452_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [2:0] tmp_66_fu_1329_p1;
wire   [2:0] tmp_66_fu_1329_p3;
wire   [2:0] tmp_66_fu_1329_p5;
wire   [2:0] tmp_66_fu_1329_p7;
wire  signed [2:0] tmp_66_fu_1329_p9;
wire  signed [2:0] tmp_66_fu_1329_p11;
wire  signed [2:0] tmp_66_fu_1329_p13;
wire  signed [2:0] tmp_66_fu_1329_p15;
wire   [2:0] tmp_74_fu_1368_p1;
wire   [2:0] tmp_74_fu_1368_p3;
wire   [2:0] tmp_74_fu_1368_p5;
wire   [2:0] tmp_74_fu_1368_p7;
wire  signed [2:0] tmp_74_fu_1368_p9;
wire  signed [2:0] tmp_74_fu_1368_p11;
wire  signed [2:0] tmp_74_fu_1368_p13;
wire  signed [2:0] tmp_74_fu_1368_p15;
wire   [2:0] tmp_82_fu_1407_p1;
wire   [2:0] tmp_82_fu_1407_p3;
wire   [2:0] tmp_82_fu_1407_p5;
wire   [2:0] tmp_82_fu_1407_p7;
wire  signed [2:0] tmp_82_fu_1407_p9;
wire  signed [2:0] tmp_82_fu_1407_p11;
wire  signed [2:0] tmp_82_fu_1407_p13;
wire  signed [2:0] tmp_82_fu_1407_p15;
wire   [2:0] tmp_90_fu_1446_p1;
wire   [2:0] tmp_90_fu_1446_p3;
wire   [2:0] tmp_90_fu_1446_p5;
wire   [2:0] tmp_90_fu_1446_p7;
wire  signed [2:0] tmp_90_fu_1446_p9;
wire  signed [2:0] tmp_90_fu_1446_p11;
wire  signed [2:0] tmp_90_fu_1446_p13;
wire  signed [2:0] tmp_90_fu_1446_p15;
wire   [2:0] tmp_98_fu_1485_p1;
wire   [2:0] tmp_98_fu_1485_p3;
wire   [2:0] tmp_98_fu_1485_p5;
wire   [2:0] tmp_98_fu_1485_p7;
wire  signed [2:0] tmp_98_fu_1485_p9;
wire  signed [2:0] tmp_98_fu_1485_p11;
wire  signed [2:0] tmp_98_fu_1485_p13;
wire  signed [2:0] tmp_98_fu_1485_p15;
wire   [2:0] tmp_106_fu_1524_p1;
wire   [2:0] tmp_106_fu_1524_p3;
wire   [2:0] tmp_106_fu_1524_p5;
wire   [2:0] tmp_106_fu_1524_p7;
wire  signed [2:0] tmp_106_fu_1524_p9;
wire  signed [2:0] tmp_106_fu_1524_p11;
wire  signed [2:0] tmp_106_fu_1524_p13;
wire  signed [2:0] tmp_106_fu_1524_p15;
wire   [2:0] tmp_114_fu_1563_p1;
wire   [2:0] tmp_114_fu_1563_p3;
wire   [2:0] tmp_114_fu_1563_p5;
wire   [2:0] tmp_114_fu_1563_p7;
wire  signed [2:0] tmp_114_fu_1563_p9;
wire  signed [2:0] tmp_114_fu_1563_p11;
wire  signed [2:0] tmp_114_fu_1563_p13;
wire  signed [2:0] tmp_114_fu_1563_p15;
wire   [2:0] tmp_122_fu_1602_p1;
wire   [2:0] tmp_122_fu_1602_p3;
wire   [2:0] tmp_122_fu_1602_p5;
wire   [2:0] tmp_122_fu_1602_p7;
wire  signed [2:0] tmp_122_fu_1602_p9;
wire  signed [2:0] tmp_122_fu_1602_p11;
wire  signed [2:0] tmp_122_fu_1602_p13;
wire  signed [2:0] tmp_122_fu_1602_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 i_fu_248 = 9'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U181(
    .din0(tmp_q0),
    .din1(tmp_1_q0),
    .din2(tmp_2_q0),
    .din3(tmp_3_q0),
    .din4(tmp_4_q0),
    .din5(tmp_5_q0),
    .din6(tmp_6_q0),
    .din7(tmp_7_q0),
    .def(tmp_66_fu_1329_p17),
    .sel(empty),
    .dout(tmp_66_fu_1329_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U182(
    .din0(tmp_8_q0),
    .din1(tmp_9_q0),
    .din2(tmp_10_q0),
    .din3(tmp_11_q0),
    .din4(tmp_12_q0),
    .din5(tmp_13_q0),
    .din6(tmp_14_q0),
    .din7(tmp_15_q0),
    .def(tmp_74_fu_1368_p17),
    .sel(empty),
    .dout(tmp_74_fu_1368_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U183(
    .din0(tmp_16_q0),
    .din1(tmp_17_q0),
    .din2(tmp_18_q0),
    .din3(tmp_19_q0),
    .din4(tmp_20_q0),
    .din5(tmp_21_q0),
    .din6(tmp_22_q0),
    .din7(tmp_23_q0),
    .def(tmp_82_fu_1407_p17),
    .sel(empty),
    .dout(tmp_82_fu_1407_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U184(
    .din0(tmp_24_q0),
    .din1(tmp_25_q0),
    .din2(tmp_26_q0),
    .din3(tmp_27_q0),
    .din4(tmp_28_q0),
    .din5(tmp_29_q0),
    .din6(tmp_30_q0),
    .din7(tmp_31_q0),
    .def(tmp_90_fu_1446_p17),
    .sel(empty),
    .dout(tmp_90_fu_1446_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U185(
    .din0(tmp_32_q0),
    .din1(tmp_33_q0),
    .din2(tmp_34_q0),
    .din3(tmp_35_q0),
    .din4(tmp_36_q0),
    .din5(tmp_37_q0),
    .din6(tmp_38_q0),
    .din7(tmp_39_q0),
    .def(tmp_98_fu_1485_p17),
    .sel(empty),
    .dout(tmp_98_fu_1485_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U186(
    .din0(tmp_40_q0),
    .din1(tmp_41_q0),
    .din2(tmp_42_q0),
    .din3(tmp_43_q0),
    .din4(tmp_44_q0),
    .din5(tmp_45_q0),
    .din6(tmp_46_q0),
    .din7(tmp_47_q0),
    .def(tmp_106_fu_1524_p17),
    .sel(empty),
    .dout(tmp_106_fu_1524_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U187(
    .din0(tmp_48_q0),
    .din1(tmp_49_q0),
    .din2(tmp_50_q0),
    .din3(tmp_51_q0),
    .din4(tmp_52_q0),
    .din5(tmp_53_q0),
    .din6(tmp_54_q0),
    .din7(tmp_55_q0),
    .def(tmp_114_fu_1563_p17),
    .sel(empty),
    .dout(tmp_114_fu_1563_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U188(
    .din0(tmp_56_q0),
    .din1(tmp_57_q0),
    .din2(tmp_58_q0),
    .din3(tmp_59_q0),
    .din4(tmp_60_q0),
    .din5(tmp_61_q0),
    .din6(tmp_62_q0),
    .din7(tmp_63_q0),
    .def(tmp_122_fu_1602_p17),
    .sel(empty),
    .dout(tmp_122_fu_1602_p19)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U189(
    .din0(tmp_66_reg_3840),
    .din1(mul_ln68_fu_1662_p1),
    .dout(mul_ln68_fu_1662_p2)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U190(
    .din0(tmp_74_reg_3845),
    .din1(mul_ln68_1_fu_1889_p1),
    .dout(mul_ln68_1_fu_1889_p2)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U191(
    .din0(tmp_82_reg_3850),
    .din1(mul_ln68_2_fu_2116_p1),
    .dout(mul_ln68_2_fu_2116_p2)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U192(
    .din0(tmp_90_reg_3855),
    .din1(mul_ln68_3_fu_2343_p1),
    .dout(mul_ln68_3_fu_2343_p2)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U193(
    .din0(tmp_98_reg_3860),
    .din1(mul_ln68_4_fu_2570_p1),
    .dout(mul_ln68_4_fu_2570_p2)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U194(
    .din0(tmp_106_reg_3865),
    .din1(mul_ln68_5_fu_2797_p1),
    .dout(mul_ln68_5_fu_2797_p2)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U195(
    .din0(tmp_114_reg_3870),
    .din1(mul_ln68_6_fu_3024_p1),
    .dout(mul_ln68_6_fu_3024_p2)
);

top_kernel_mul_24s_17s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 41 ))
mul_24s_17s_41_1_1_U196(
    .din0(tmp_122_reg_3875),
    .din1(mul_ln68_7_fu_3251_p1),
    .dout(mul_ln68_7_fu_3251_p2)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_65_fu_1224_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_248 <= add_ln65_fu_1318_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_248 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        conv7_i_cast_reg_3499 <= conv7_i_cast_fu_1212_p1;
        lshr_ln7_reg_3515 <= {{ap_sig_allocacmp_i_1[7:3]}};
        lshr_ln7_reg_3515_pp0_iter1_reg <= lshr_ln7_reg_3515;
        tmp_106_reg_3865 <= tmp_106_fu_1524_p19;
        tmp_114_reg_3870 <= tmp_114_fu_1563_p19;
        tmp_122_reg_3875 <= tmp_122_fu_1602_p19;
        tmp_66_reg_3840 <= tmp_66_fu_1329_p19;
        tmp_74_reg_3845 <= tmp_74_fu_1368_p19;
        tmp_82_reg_3850 <= tmp_82_fu_1407_p19;
        tmp_90_reg_3855 <= tmp_90_fu_1446_p19;
        tmp_98_reg_3860 <= tmp_98_fu_1485_p19;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_18_ce0_local = 1'b1;
    end else begin
        C_1_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_18_we0_local = 1'b1;
    end else begin
        C_1_18_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_ce0_local = 1'b1;
    end else begin
        C_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_we0_local = 1'b1;
    end else begin
        C_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_2_ce0_local = 1'b1;
    end else begin
        C_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_2_we0_local = 1'b1;
    end else begin
        C_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_3_ce0_local = 1'b1;
    end else begin
        C_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_3_we0_local = 1'b1;
    end else begin
        C_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_4_ce0_local = 1'b1;
    end else begin
        C_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_4_we0_local = 1'b1;
    end else begin
        C_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_5_ce0_local = 1'b1;
    end else begin
        C_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_5_we0_local = 1'b1;
    end else begin
        C_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_6_ce0_local = 1'b1;
    end else begin
        C_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_6_we0_local = 1'b1;
    end else begin
        C_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_7_ce0_local = 1'b1;
    end else begin
        C_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_7_we0_local = 1'b1;
    end else begin
        C_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_65_fu_1224_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 9'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_248;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_10_ce0_local = 1'b1;
    end else begin
        tmp_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_11_ce0_local = 1'b1;
    end else begin
        tmp_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_12_ce0_local = 1'b1;
    end else begin
        tmp_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_13_ce0_local = 1'b1;
    end else begin
        tmp_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_14_ce0_local = 1'b1;
    end else begin
        tmp_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_15_ce0_local = 1'b1;
    end else begin
        tmp_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_16_ce0_local = 1'b1;
    end else begin
        tmp_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_17_ce0_local = 1'b1;
    end else begin
        tmp_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_18_ce0_local = 1'b1;
    end else begin
        tmp_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_19_ce0_local = 1'b1;
    end else begin
        tmp_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_1_ce0_local = 1'b1;
    end else begin
        tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_20_ce0_local = 1'b1;
    end else begin
        tmp_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_21_ce0_local = 1'b1;
    end else begin
        tmp_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_22_ce0_local = 1'b1;
    end else begin
        tmp_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_23_ce0_local = 1'b1;
    end else begin
        tmp_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_24_ce0_local = 1'b1;
    end else begin
        tmp_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_25_ce0_local = 1'b1;
    end else begin
        tmp_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_26_ce0_local = 1'b1;
    end else begin
        tmp_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_27_ce0_local = 1'b1;
    end else begin
        tmp_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_28_ce0_local = 1'b1;
    end else begin
        tmp_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_29_ce0_local = 1'b1;
    end else begin
        tmp_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_2_ce0_local = 1'b1;
    end else begin
        tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_30_ce0_local = 1'b1;
    end else begin
        tmp_30_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_31_ce0_local = 1'b1;
    end else begin
        tmp_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_32_ce0_local = 1'b1;
    end else begin
        tmp_32_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_33_ce0_local = 1'b1;
    end else begin
        tmp_33_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_34_ce0_local = 1'b1;
    end else begin
        tmp_34_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_35_ce0_local = 1'b1;
    end else begin
        tmp_35_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_36_ce0_local = 1'b1;
    end else begin
        tmp_36_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_37_ce0_local = 1'b1;
    end else begin
        tmp_37_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_38_ce0_local = 1'b1;
    end else begin
        tmp_38_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_39_ce0_local = 1'b1;
    end else begin
        tmp_39_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_3_ce0_local = 1'b1;
    end else begin
        tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_40_ce0_local = 1'b1;
    end else begin
        tmp_40_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_41_ce0_local = 1'b1;
    end else begin
        tmp_41_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_42_ce0_local = 1'b1;
    end else begin
        tmp_42_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_43_ce0_local = 1'b1;
    end else begin
        tmp_43_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_44_ce0_local = 1'b1;
    end else begin
        tmp_44_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_45_ce0_local = 1'b1;
    end else begin
        tmp_45_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_46_ce0_local = 1'b1;
    end else begin
        tmp_46_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_47_ce0_local = 1'b1;
    end else begin
        tmp_47_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_48_ce0_local = 1'b1;
    end else begin
        tmp_48_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_49_ce0_local = 1'b1;
    end else begin
        tmp_49_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_4_ce0_local = 1'b1;
    end else begin
        tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_50_ce0_local = 1'b1;
    end else begin
        tmp_50_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_51_ce0_local = 1'b1;
    end else begin
        tmp_51_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_52_ce0_local = 1'b1;
    end else begin
        tmp_52_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_53_ce0_local = 1'b1;
    end else begin
        tmp_53_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_54_ce0_local = 1'b1;
    end else begin
        tmp_54_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_55_ce0_local = 1'b1;
    end else begin
        tmp_55_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_56_ce0_local = 1'b1;
    end else begin
        tmp_56_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_57_ce0_local = 1'b1;
    end else begin
        tmp_57_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_58_ce0_local = 1'b1;
    end else begin
        tmp_58_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_59_ce0_local = 1'b1;
    end else begin
        tmp_59_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_5_ce0_local = 1'b1;
    end else begin
        tmp_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_60_ce0_local = 1'b1;
    end else begin
        tmp_60_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_61_ce0_local = 1'b1;
    end else begin
        tmp_61_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_62_ce0_local = 1'b1;
    end else begin
        tmp_62_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_63_ce0_local = 1'b1;
    end else begin
        tmp_63_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_6_ce0_local = 1'b1;
    end else begin
        tmp_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_7_ce0_local = 1'b1;
    end else begin
        tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_8_ce0_local = 1'b1;
    end else begin
        tmp_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_9_ce0_local = 1'b1;
    end else begin
        tmp_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_ce0_local = 1'b1;
    end else begin
        tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_1_18_address0 = zext_ln68_8_fu_1647_p1;

assign C_1_18_ce0 = C_1_18_ce0_local;

assign C_1_18_d0 = select_ln68_7_fu_2104_p3;

assign C_1_18_we0 = C_1_18_we0_local;

assign C_1_address0 = zext_ln68_8_fu_1647_p1;

assign C_1_ce0 = C_1_ce0_local;

assign C_1_d0 = select_ln68_3_fu_1877_p3;

assign C_1_we0 = C_1_we0_local;

assign C_2_address0 = zext_ln68_8_fu_1647_p1;

assign C_2_ce0 = C_2_ce0_local;

assign C_2_d0 = select_ln68_11_fu_2331_p3;

assign C_2_we0 = C_2_we0_local;

assign C_3_address0 = zext_ln68_8_fu_1647_p1;

assign C_3_ce0 = C_3_ce0_local;

assign C_3_d0 = select_ln68_15_fu_2558_p3;

assign C_3_we0 = C_3_we0_local;

assign C_4_address0 = zext_ln68_8_fu_1647_p1;

assign C_4_ce0 = C_4_ce0_local;

assign C_4_d0 = select_ln68_19_fu_2785_p3;

assign C_4_we0 = C_4_we0_local;

assign C_5_address0 = zext_ln68_8_fu_1647_p1;

assign C_5_ce0 = C_5_ce0_local;

assign C_5_d0 = select_ln68_23_fu_3012_p3;

assign C_5_we0 = C_5_we0_local;

assign C_6_address0 = zext_ln68_8_fu_1647_p1;

assign C_6_ce0 = C_6_ce0_local;

assign C_6_d0 = select_ln68_27_fu_3239_p3;

assign C_6_we0 = C_6_we0_local;

assign C_7_address0 = zext_ln68_8_fu_1647_p1;

assign C_7_ce0 = C_7_ce0_local;

assign C_7_d0 = select_ln68_31_fu_3466_p3;

assign C_7_we0 = C_7_we0_local;

assign add_ln65_fu_1318_p2 = (ap_sig_allocacmp_i_1 + 9'd8);

assign add_ln68_1_fu_1936_p2 = (trunc_ln68_1_fu_1906_p4 + zext_ln68_1_fu_1932_p1);

assign add_ln68_2_fu_2163_p2 = (trunc_ln68_2_fu_2133_p4 + zext_ln68_2_fu_2159_p1);

assign add_ln68_3_fu_2390_p2 = (trunc_ln68_3_fu_2360_p4 + zext_ln68_3_fu_2386_p1);

assign add_ln68_4_fu_2617_p2 = (trunc_ln68_4_fu_2587_p4 + zext_ln68_4_fu_2613_p1);

assign add_ln68_5_fu_2844_p2 = (trunc_ln68_5_fu_2814_p4 + zext_ln68_5_fu_2840_p1);

assign add_ln68_6_fu_3071_p2 = (trunc_ln68_6_fu_3041_p4 + zext_ln68_6_fu_3067_p1);

assign add_ln68_7_fu_3298_p2 = (trunc_ln68_7_fu_3268_p4 + zext_ln68_7_fu_3294_p1);

assign add_ln68_8_fu_1641_p3 = {{lshr_ln7_reg_3515_pp0_iter1_reg}, {zext_ln51}};

assign add_ln68_fu_1709_p2 = (trunc_ln6_fu_1679_p4 + zext_ln68_fu_1705_p1);

assign and_ln68_10_fu_2066_p2 = (tmp_78_fu_1942_p3 & select_ln68_5_fu_2028_p3);

assign and_ln68_11_fu_2084_p2 = (xor_ln68_9_fu_2078_p2 & tmp_75_fu_1898_p3);

assign and_ln68_12_fu_2183_p2 = (xor_ln68_10_fu_2177_p2 & tmp_85_fu_2151_p3);

assign and_ln68_13_fu_2249_p2 = (xor_ln68_11_fu_2243_p2 & icmp_ln68_6_fu_2207_p2);

assign and_ln68_14_fu_2263_p2 = (icmp_ln68_7_fu_2223_p2 & and_ln68_12_fu_2183_p2);

assign and_ln68_15_fu_2287_p2 = (xor_ln68_13_fu_2281_p2 & or_ln68_4_fu_2275_p2);

assign and_ln68_16_fu_2293_p2 = (tmp_86_fu_2169_p3 & select_ln68_9_fu_2255_p3);

assign and_ln68_17_fu_2311_p2 = (xor_ln68_14_fu_2305_p2 & tmp_83_fu_2125_p3);

assign and_ln68_18_fu_2410_p2 = (xor_ln68_15_fu_2404_p2 & tmp_93_fu_2378_p3);

assign and_ln68_19_fu_2476_p2 = (xor_ln68_16_fu_2470_p2 & icmp_ln68_9_fu_2434_p2);

assign and_ln68_1_fu_1795_p2 = (xor_ln68_1_fu_1789_p2 & icmp_ln68_fu_1753_p2);

assign and_ln68_20_fu_2490_p2 = (icmp_ln68_10_fu_2450_p2 & and_ln68_18_fu_2410_p2);

assign and_ln68_21_fu_2514_p2 = (xor_ln68_18_fu_2508_p2 & or_ln68_6_fu_2502_p2);

assign and_ln68_22_fu_2520_p2 = (tmp_94_fu_2396_p3 & select_ln68_13_fu_2482_p3);

assign and_ln68_23_fu_2538_p2 = (xor_ln68_19_fu_2532_p2 & tmp_91_fu_2352_p3);

assign and_ln68_24_fu_2637_p2 = (xor_ln68_20_fu_2631_p2 & tmp_101_fu_2605_p3);

assign and_ln68_25_fu_2703_p2 = (xor_ln68_21_fu_2697_p2 & icmp_ln68_12_fu_2661_p2);

assign and_ln68_26_fu_2717_p2 = (icmp_ln68_13_fu_2677_p2 & and_ln68_24_fu_2637_p2);

assign and_ln68_27_fu_2741_p2 = (xor_ln68_23_fu_2735_p2 & or_ln68_8_fu_2729_p2);

assign and_ln68_28_fu_2747_p2 = (tmp_102_fu_2623_p3 & select_ln68_17_fu_2709_p3);

assign and_ln68_29_fu_2765_p2 = (xor_ln68_24_fu_2759_p2 & tmp_99_fu_2579_p3);

assign and_ln68_2_fu_1809_p2 = (icmp_ln68_1_fu_1769_p2 & and_ln68_fu_1729_p2);

assign and_ln68_30_fu_2864_p2 = (xor_ln68_25_fu_2858_p2 & tmp_109_fu_2832_p3);

assign and_ln68_31_fu_2930_p2 = (xor_ln68_26_fu_2924_p2 & icmp_ln68_15_fu_2888_p2);

assign and_ln68_32_fu_2944_p2 = (icmp_ln68_16_fu_2904_p2 & and_ln68_30_fu_2864_p2);

assign and_ln68_33_fu_2968_p2 = (xor_ln68_28_fu_2962_p2 & or_ln68_10_fu_2956_p2);

assign and_ln68_34_fu_2974_p2 = (tmp_110_fu_2850_p3 & select_ln68_21_fu_2936_p3);

assign and_ln68_35_fu_2992_p2 = (xor_ln68_29_fu_2986_p2 & tmp_107_fu_2806_p3);

assign and_ln68_36_fu_3091_p2 = (xor_ln68_30_fu_3085_p2 & tmp_117_fu_3059_p3);

assign and_ln68_37_fu_3157_p2 = (xor_ln68_31_fu_3151_p2 & icmp_ln68_18_fu_3115_p2);

assign and_ln68_38_fu_3171_p2 = (icmp_ln68_19_fu_3131_p2 & and_ln68_36_fu_3091_p2);

assign and_ln68_39_fu_3195_p2 = (xor_ln68_33_fu_3189_p2 & or_ln68_12_fu_3183_p2);

assign and_ln68_3_fu_1833_p2 = (xor_ln68_3_fu_1827_p2 & or_ln68_fu_1821_p2);

assign and_ln68_40_fu_3201_p2 = (tmp_118_fu_3077_p3 & select_ln68_25_fu_3163_p3);

assign and_ln68_41_fu_3219_p2 = (xor_ln68_34_fu_3213_p2 & tmp_115_fu_3033_p3);

assign and_ln68_42_fu_3318_p2 = (xor_ln68_35_fu_3312_p2 & tmp_125_fu_3286_p3);

assign and_ln68_43_fu_3384_p2 = (xor_ln68_36_fu_3378_p2 & icmp_ln68_21_fu_3342_p2);

assign and_ln68_44_fu_3398_p2 = (icmp_ln68_22_fu_3358_p2 & and_ln68_42_fu_3318_p2);

assign and_ln68_45_fu_3422_p2 = (xor_ln68_38_fu_3416_p2 & or_ln68_14_fu_3410_p2);

assign and_ln68_46_fu_3428_p2 = (tmp_126_fu_3304_p3 & select_ln68_29_fu_3390_p3);

assign and_ln68_47_fu_3446_p2 = (xor_ln68_39_fu_3440_p2 & tmp_123_fu_3260_p3);

assign and_ln68_4_fu_1839_p2 = (tmp_70_fu_1715_p3 & select_ln68_1_fu_1801_p3);

assign and_ln68_5_fu_1857_p2 = (xor_ln68_4_fu_1851_p2 & tmp_67_fu_1671_p3);

assign and_ln68_6_fu_1956_p2 = (xor_ln68_5_fu_1950_p2 & tmp_77_fu_1924_p3);

assign and_ln68_7_fu_2022_p2 = (xor_ln68_6_fu_2016_p2 & icmp_ln68_3_fu_1980_p2);

assign and_ln68_8_fu_2036_p2 = (icmp_ln68_4_fu_1996_p2 & and_ln68_6_fu_1956_p2);

assign and_ln68_9_fu_2060_p2 = (xor_ln68_8_fu_2054_p2 & or_ln68_2_fu_2048_p2);

assign and_ln68_fu_1729_p2 = (xor_ln68_fu_1723_p2 & tmp_69_fu_1697_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign conv7_i_cast_fu_1212_p1 = $signed(conv7_i);

assign icmp_ln68_10_fu_2450_p2 = ((tmp_97_fu_2440_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln68_11_fu_2456_p2 = ((tmp_97_fu_2440_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln68_12_fu_2661_p2 = ((tmp_104_fu_2651_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln68_13_fu_2677_p2 = ((tmp_105_fu_2667_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln68_14_fu_2683_p2 = ((tmp_105_fu_2667_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln68_15_fu_2888_p2 = ((tmp_112_fu_2878_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln68_16_fu_2904_p2 = ((tmp_113_fu_2894_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln68_17_fu_2910_p2 = ((tmp_113_fu_2894_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln68_18_fu_3115_p2 = ((tmp_120_fu_3105_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln68_19_fu_3131_p2 = ((tmp_121_fu_3121_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln68_1_fu_1769_p2 = ((tmp_73_fu_1759_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln68_20_fu_3137_p2 = ((tmp_121_fu_3121_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln68_21_fu_3342_p2 = ((tmp_128_fu_3332_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln68_22_fu_3358_p2 = ((tmp_129_fu_3348_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln68_23_fu_3364_p2 = ((tmp_129_fu_3348_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln68_2_fu_1775_p2 = ((tmp_73_fu_1759_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln68_3_fu_1980_p2 = ((tmp_80_fu_1970_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln68_4_fu_1996_p2 = ((tmp_81_fu_1986_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln68_5_fu_2002_p2 = ((tmp_81_fu_1986_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln68_6_fu_2207_p2 = ((tmp_88_fu_2197_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln68_7_fu_2223_p2 = ((tmp_89_fu_2213_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln68_8_fu_2229_p2 = ((tmp_89_fu_2213_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln68_9_fu_2434_p2 = ((tmp_96_fu_2424_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln68_fu_1753_p2 = ((tmp_72_fu_1743_p4 == 2'd3) ? 1'b1 : 1'b0);

assign lshr_ln7_fu_1232_p4 = {{ap_sig_allocacmp_i_1[7:3]}};

assign mul_ln68_1_fu_1889_p1 = conv7_i_cast_reg_3499;

assign mul_ln68_2_fu_2116_p1 = conv7_i_cast_reg_3499;

assign mul_ln68_3_fu_2343_p1 = conv7_i_cast_reg_3499;

assign mul_ln68_4_fu_2570_p1 = conv7_i_cast_reg_3499;

assign mul_ln68_5_fu_2797_p1 = conv7_i_cast_reg_3499;

assign mul_ln68_6_fu_3024_p1 = conv7_i_cast_reg_3499;

assign mul_ln68_7_fu_3251_p1 = conv7_i_cast_reg_3499;

assign mul_ln68_fu_1662_p1 = conv7_i_cast_reg_3499;

assign or_ln68_10_fu_2956_p2 = (xor_ln68_27_fu_2950_p2 | tmp_110_fu_2850_p3);

assign or_ln68_11_fu_3006_p2 = (and_ln68_35_fu_2992_p2 | and_ln68_33_fu_2968_p2);

assign or_ln68_12_fu_3183_p2 = (xor_ln68_32_fu_3177_p2 | tmp_118_fu_3077_p3);

assign or_ln68_13_fu_3233_p2 = (and_ln68_41_fu_3219_p2 | and_ln68_39_fu_3195_p2);

assign or_ln68_14_fu_3410_p2 = (xor_ln68_37_fu_3404_p2 | tmp_126_fu_3304_p3);

assign or_ln68_15_fu_3460_p2 = (and_ln68_47_fu_3446_p2 | and_ln68_45_fu_3422_p2);

assign or_ln68_16_fu_1845_p2 = (and_ln68_4_fu_1839_p2 | and_ln68_2_fu_1809_p2);

assign or_ln68_17_fu_2072_p2 = (and_ln68_8_fu_2036_p2 | and_ln68_10_fu_2066_p2);

assign or_ln68_18_fu_2299_p2 = (and_ln68_16_fu_2293_p2 | and_ln68_14_fu_2263_p2);

assign or_ln68_19_fu_2526_p2 = (and_ln68_22_fu_2520_p2 | and_ln68_20_fu_2490_p2);

assign or_ln68_1_fu_1871_p2 = (and_ln68_5_fu_1857_p2 | and_ln68_3_fu_1833_p2);

assign or_ln68_20_fu_2753_p2 = (and_ln68_28_fu_2747_p2 | and_ln68_26_fu_2717_p2);

assign or_ln68_21_fu_2980_p2 = (and_ln68_34_fu_2974_p2 | and_ln68_32_fu_2944_p2);

assign or_ln68_22_fu_3207_p2 = (and_ln68_40_fu_3201_p2 | and_ln68_38_fu_3171_p2);

assign or_ln68_23_fu_3434_p2 = (and_ln68_46_fu_3428_p2 | and_ln68_44_fu_3398_p2);

assign or_ln68_2_fu_2048_p2 = (xor_ln68_7_fu_2042_p2 | tmp_78_fu_1942_p3);

assign or_ln68_3_fu_2098_p2 = (and_ln68_9_fu_2060_p2 | and_ln68_11_fu_2084_p2);

assign or_ln68_4_fu_2275_p2 = (xor_ln68_12_fu_2269_p2 | tmp_86_fu_2169_p3);

assign or_ln68_5_fu_2325_p2 = (and_ln68_17_fu_2311_p2 | and_ln68_15_fu_2287_p2);

assign or_ln68_6_fu_2502_p2 = (xor_ln68_17_fu_2496_p2 | tmp_94_fu_2396_p3);

assign or_ln68_7_fu_2552_p2 = (and_ln68_23_fu_2538_p2 | and_ln68_21_fu_2514_p2);

assign or_ln68_8_fu_2729_p2 = (xor_ln68_22_fu_2723_p2 | tmp_102_fu_2623_p3);

assign or_ln68_9_fu_2779_p2 = (and_ln68_29_fu_2765_p2 | and_ln68_27_fu_2741_p2);

assign or_ln68_fu_1821_p2 = (xor_ln68_2_fu_1815_p2 | tmp_70_fu_1715_p3);

assign select_ln68_10_fu_2317_p3 = ((and_ln68_15_fu_2287_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln68_11_fu_2331_p3 = ((or_ln68_5_fu_2325_p2[0:0] == 1'b1) ? select_ln68_10_fu_2317_p3 : add_ln68_2_fu_2163_p2);

assign select_ln68_12_fu_2462_p3 = ((and_ln68_18_fu_2410_p2[0:0] == 1'b1) ? icmp_ln68_10_fu_2450_p2 : icmp_ln68_11_fu_2456_p2);

assign select_ln68_13_fu_2482_p3 = ((and_ln68_18_fu_2410_p2[0:0] == 1'b1) ? and_ln68_19_fu_2476_p2 : icmp_ln68_10_fu_2450_p2);

assign select_ln68_14_fu_2544_p3 = ((and_ln68_21_fu_2514_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln68_15_fu_2558_p3 = ((or_ln68_7_fu_2552_p2[0:0] == 1'b1) ? select_ln68_14_fu_2544_p3 : add_ln68_3_fu_2390_p2);

assign select_ln68_16_fu_2689_p3 = ((and_ln68_24_fu_2637_p2[0:0] == 1'b1) ? icmp_ln68_13_fu_2677_p2 : icmp_ln68_14_fu_2683_p2);

assign select_ln68_17_fu_2709_p3 = ((and_ln68_24_fu_2637_p2[0:0] == 1'b1) ? and_ln68_25_fu_2703_p2 : icmp_ln68_13_fu_2677_p2);

assign select_ln68_18_fu_2771_p3 = ((and_ln68_27_fu_2741_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln68_19_fu_2785_p3 = ((or_ln68_9_fu_2779_p2[0:0] == 1'b1) ? select_ln68_18_fu_2771_p3 : add_ln68_4_fu_2617_p2);

assign select_ln68_1_fu_1801_p3 = ((and_ln68_fu_1729_p2[0:0] == 1'b1) ? and_ln68_1_fu_1795_p2 : icmp_ln68_1_fu_1769_p2);

assign select_ln68_20_fu_2916_p3 = ((and_ln68_30_fu_2864_p2[0:0] == 1'b1) ? icmp_ln68_16_fu_2904_p2 : icmp_ln68_17_fu_2910_p2);

assign select_ln68_21_fu_2936_p3 = ((and_ln68_30_fu_2864_p2[0:0] == 1'b1) ? and_ln68_31_fu_2930_p2 : icmp_ln68_16_fu_2904_p2);

assign select_ln68_22_fu_2998_p3 = ((and_ln68_33_fu_2968_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln68_23_fu_3012_p3 = ((or_ln68_11_fu_3006_p2[0:0] == 1'b1) ? select_ln68_22_fu_2998_p3 : add_ln68_5_fu_2844_p2);

assign select_ln68_24_fu_3143_p3 = ((and_ln68_36_fu_3091_p2[0:0] == 1'b1) ? icmp_ln68_19_fu_3131_p2 : icmp_ln68_20_fu_3137_p2);

assign select_ln68_25_fu_3163_p3 = ((and_ln68_36_fu_3091_p2[0:0] == 1'b1) ? and_ln68_37_fu_3157_p2 : icmp_ln68_19_fu_3131_p2);

assign select_ln68_26_fu_3225_p3 = ((and_ln68_39_fu_3195_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln68_27_fu_3239_p3 = ((or_ln68_13_fu_3233_p2[0:0] == 1'b1) ? select_ln68_26_fu_3225_p3 : add_ln68_6_fu_3071_p2);

assign select_ln68_28_fu_3370_p3 = ((and_ln68_42_fu_3318_p2[0:0] == 1'b1) ? icmp_ln68_22_fu_3358_p2 : icmp_ln68_23_fu_3364_p2);

assign select_ln68_29_fu_3390_p3 = ((and_ln68_42_fu_3318_p2[0:0] == 1'b1) ? and_ln68_43_fu_3384_p2 : icmp_ln68_22_fu_3358_p2);

assign select_ln68_2_fu_1863_p3 = ((and_ln68_3_fu_1833_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln68_30_fu_3452_p3 = ((and_ln68_45_fu_3422_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln68_31_fu_3466_p3 = ((or_ln68_15_fu_3460_p2[0:0] == 1'b1) ? select_ln68_30_fu_3452_p3 : add_ln68_7_fu_3298_p2);

assign select_ln68_3_fu_1877_p3 = ((or_ln68_1_fu_1871_p2[0:0] == 1'b1) ? select_ln68_2_fu_1863_p3 : add_ln68_fu_1709_p2);

assign select_ln68_4_fu_2008_p3 = ((and_ln68_6_fu_1956_p2[0:0] == 1'b1) ? icmp_ln68_4_fu_1996_p2 : icmp_ln68_5_fu_2002_p2);

assign select_ln68_5_fu_2028_p3 = ((and_ln68_6_fu_1956_p2[0:0] == 1'b1) ? and_ln68_7_fu_2022_p2 : icmp_ln68_4_fu_1996_p2);

assign select_ln68_6_fu_2090_p3 = ((and_ln68_9_fu_2060_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln68_7_fu_2104_p3 = ((or_ln68_3_fu_2098_p2[0:0] == 1'b1) ? select_ln68_6_fu_2090_p3 : add_ln68_1_fu_1936_p2);

assign select_ln68_8_fu_2235_p3 = ((and_ln68_12_fu_2183_p2[0:0] == 1'b1) ? icmp_ln68_7_fu_2223_p2 : icmp_ln68_8_fu_2229_p2);

assign select_ln68_9_fu_2255_p3 = ((and_ln68_12_fu_2183_p2[0:0] == 1'b1) ? and_ln68_13_fu_2249_p2 : icmp_ln68_7_fu_2223_p2);

assign select_ln68_fu_1781_p3 = ((and_ln68_fu_1729_p2[0:0] == 1'b1) ? icmp_ln68_1_fu_1769_p2 : icmp_ln68_2_fu_1775_p2);

assign sext_ln68_11_fu_2802_p1 = mul_ln68_5_fu_2797_p2;

assign sext_ln68_13_fu_3029_p1 = mul_ln68_6_fu_3024_p2;

assign sext_ln68_15_fu_3256_p1 = mul_ln68_7_fu_3251_p2;

assign sext_ln68_1_fu_1667_p1 = mul_ln68_fu_1662_p2;

assign sext_ln68_3_fu_1894_p1 = mul_ln68_1_fu_1889_p2;

assign sext_ln68_5_fu_2121_p1 = mul_ln68_2_fu_2116_p2;

assign sext_ln68_7_fu_2348_p1 = mul_ln68_3_fu_2343_p2;

assign sext_ln68_9_fu_2575_p1 = mul_ln68_4_fu_2570_p2;

assign tmp_100_fu_2597_p3 = sext_ln68_9_fu_2575_p1[32'd13];

assign tmp_101_fu_2605_p3 = sext_ln68_9_fu_2575_p1[32'd37];

assign tmp_102_fu_2623_p3 = add_ln68_4_fu_2617_p2[32'd23];

assign tmp_103_fu_2643_p3 = sext_ln68_9_fu_2575_p1[32'd38];

assign tmp_104_fu_2651_p4 = {{mul_ln68_4_fu_2570_p2[40:39]}};

assign tmp_105_fu_2667_p4 = {{mul_ln68_4_fu_2570_p2[40:38]}};

assign tmp_106_fu_1524_p17 = 'bx;

assign tmp_107_fu_2806_p3 = sext_ln68_11_fu_2802_p1[32'd47];

assign tmp_108_fu_2824_p3 = sext_ln68_11_fu_2802_p1[32'd13];

assign tmp_109_fu_2832_p3 = sext_ln68_11_fu_2802_p1[32'd37];

assign tmp_10_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_10_ce0 = tmp_10_ce0_local;

assign tmp_110_fu_2850_p3 = add_ln68_5_fu_2844_p2[32'd23];

assign tmp_111_fu_2870_p3 = sext_ln68_11_fu_2802_p1[32'd38];

assign tmp_112_fu_2878_p4 = {{mul_ln68_5_fu_2797_p2[40:39]}};

assign tmp_113_fu_2894_p4 = {{mul_ln68_5_fu_2797_p2[40:38]}};

assign tmp_114_fu_1563_p17 = 'bx;

assign tmp_115_fu_3033_p3 = sext_ln68_13_fu_3029_p1[32'd47];

assign tmp_116_fu_3051_p3 = sext_ln68_13_fu_3029_p1[32'd13];

assign tmp_117_fu_3059_p3 = sext_ln68_13_fu_3029_p1[32'd37];

assign tmp_118_fu_3077_p3 = add_ln68_6_fu_3071_p2[32'd23];

assign tmp_119_fu_3097_p3 = sext_ln68_13_fu_3029_p1[32'd38];

assign tmp_11_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_11_ce0 = tmp_11_ce0_local;

assign tmp_120_fu_3105_p4 = {{mul_ln68_6_fu_3024_p2[40:39]}};

assign tmp_121_fu_3121_p4 = {{mul_ln68_6_fu_3024_p2[40:38]}};

assign tmp_122_fu_1602_p17 = 'bx;

assign tmp_123_fu_3260_p3 = sext_ln68_15_fu_3256_p1[32'd47];

assign tmp_124_fu_3278_p3 = sext_ln68_15_fu_3256_p1[32'd13];

assign tmp_125_fu_3286_p3 = sext_ln68_15_fu_3256_p1[32'd37];

assign tmp_126_fu_3304_p3 = add_ln68_7_fu_3298_p2[32'd23];

assign tmp_127_fu_3324_p3 = sext_ln68_15_fu_3256_p1[32'd38];

assign tmp_128_fu_3332_p4 = {{mul_ln68_7_fu_3251_p2[40:39]}};

assign tmp_129_fu_3348_p4 = {{mul_ln68_7_fu_3251_p2[40:38]}};

assign tmp_12_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_12_ce0 = tmp_12_ce0_local;

assign tmp_13_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_13_ce0 = tmp_13_ce0_local;

assign tmp_14_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_14_ce0 = tmp_14_ce0_local;

assign tmp_15_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_15_ce0 = tmp_15_ce0_local;

assign tmp_16_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_16_ce0 = tmp_16_ce0_local;

assign tmp_17_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_17_ce0 = tmp_17_ce0_local;

assign tmp_18_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_18_ce0 = tmp_18_ce0_local;

assign tmp_19_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_19_ce0 = tmp_19_ce0_local;

assign tmp_1_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_1_ce0 = tmp_1_ce0_local;

assign tmp_20_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_20_ce0 = tmp_20_ce0_local;

assign tmp_21_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_21_ce0 = tmp_21_ce0_local;

assign tmp_22_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_22_ce0 = tmp_22_ce0_local;

assign tmp_23_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_23_ce0 = tmp_23_ce0_local;

assign tmp_24_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_24_ce0 = tmp_24_ce0_local;

assign tmp_25_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_25_ce0 = tmp_25_ce0_local;

assign tmp_26_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_26_ce0 = tmp_26_ce0_local;

assign tmp_27_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_27_ce0 = tmp_27_ce0_local;

assign tmp_28_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_28_ce0 = tmp_28_ce0_local;

assign tmp_29_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_29_ce0 = tmp_29_ce0_local;

assign tmp_2_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_2_ce0 = tmp_2_ce0_local;

assign tmp_30_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_30_ce0 = tmp_30_ce0_local;

assign tmp_31_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_31_ce0 = tmp_31_ce0_local;

assign tmp_32_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_32_ce0 = tmp_32_ce0_local;

assign tmp_33_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_33_ce0 = tmp_33_ce0_local;

assign tmp_34_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_34_ce0 = tmp_34_ce0_local;

assign tmp_35_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_35_ce0 = tmp_35_ce0_local;

assign tmp_36_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_36_ce0 = tmp_36_ce0_local;

assign tmp_37_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_37_ce0 = tmp_37_ce0_local;

assign tmp_38_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_38_ce0 = tmp_38_ce0_local;

assign tmp_39_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_39_ce0 = tmp_39_ce0_local;

assign tmp_3_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_3_ce0 = tmp_3_ce0_local;

assign tmp_40_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_40_ce0 = tmp_40_ce0_local;

assign tmp_41_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_41_ce0 = tmp_41_ce0_local;

assign tmp_42_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_42_ce0 = tmp_42_ce0_local;

assign tmp_43_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_43_ce0 = tmp_43_ce0_local;

assign tmp_44_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_44_ce0 = tmp_44_ce0_local;

assign tmp_45_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_45_ce0 = tmp_45_ce0_local;

assign tmp_46_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_46_ce0 = tmp_46_ce0_local;

assign tmp_47_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_47_ce0 = tmp_47_ce0_local;

assign tmp_48_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_48_ce0 = tmp_48_ce0_local;

assign tmp_49_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_49_ce0 = tmp_49_ce0_local;

assign tmp_4_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_4_ce0 = tmp_4_ce0_local;

assign tmp_50_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_50_ce0 = tmp_50_ce0_local;

assign tmp_51_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_51_ce0 = tmp_51_ce0_local;

assign tmp_52_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_52_ce0 = tmp_52_ce0_local;

assign tmp_53_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_53_ce0 = tmp_53_ce0_local;

assign tmp_54_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_54_ce0 = tmp_54_ce0_local;

assign tmp_55_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_55_ce0 = tmp_55_ce0_local;

assign tmp_56_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_56_ce0 = tmp_56_ce0_local;

assign tmp_57_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_57_ce0 = tmp_57_ce0_local;

assign tmp_58_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_58_ce0 = tmp_58_ce0_local;

assign tmp_59_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_59_ce0 = tmp_59_ce0_local;

assign tmp_5_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_5_ce0 = tmp_5_ce0_local;

assign tmp_60_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_60_ce0 = tmp_60_ce0_local;

assign tmp_61_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_61_ce0 = tmp_61_ce0_local;

assign tmp_62_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_62_ce0 = tmp_62_ce0_local;

assign tmp_63_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_63_ce0 = tmp_63_ce0_local;

assign tmp_65_fu_1224_p3 = ap_sig_allocacmp_i_1[32'd8];

assign tmp_66_fu_1329_p17 = 'bx;

assign tmp_67_fu_1671_p3 = sext_ln68_1_fu_1667_p1[32'd47];

assign tmp_68_fu_1689_p3 = sext_ln68_1_fu_1667_p1[32'd13];

assign tmp_69_fu_1697_p3 = sext_ln68_1_fu_1667_p1[32'd37];

assign tmp_6_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_6_ce0 = tmp_6_ce0_local;

assign tmp_70_fu_1715_p3 = add_ln68_fu_1709_p2[32'd23];

assign tmp_71_fu_1735_p3 = sext_ln68_1_fu_1667_p1[32'd38];

assign tmp_72_fu_1743_p4 = {{mul_ln68_fu_1662_p2[40:39]}};

assign tmp_73_fu_1759_p4 = {{mul_ln68_fu_1662_p2[40:38]}};

assign tmp_74_fu_1368_p17 = 'bx;

assign tmp_75_fu_1898_p3 = sext_ln68_3_fu_1894_p1[32'd47];

assign tmp_76_fu_1916_p3 = sext_ln68_3_fu_1894_p1[32'd13];

assign tmp_77_fu_1924_p3 = sext_ln68_3_fu_1894_p1[32'd37];

assign tmp_78_fu_1942_p3 = add_ln68_1_fu_1936_p2[32'd23];

assign tmp_79_fu_1962_p3 = sext_ln68_3_fu_1894_p1[32'd38];

assign tmp_7_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_7_ce0 = tmp_7_ce0_local;

assign tmp_80_fu_1970_p4 = {{mul_ln68_1_fu_1889_p2[40:39]}};

assign tmp_81_fu_1986_p4 = {{mul_ln68_1_fu_1889_p2[40:38]}};

assign tmp_82_fu_1407_p17 = 'bx;

assign tmp_83_fu_2125_p3 = sext_ln68_5_fu_2121_p1[32'd47];

assign tmp_84_fu_2143_p3 = sext_ln68_5_fu_2121_p1[32'd13];

assign tmp_85_fu_2151_p3 = sext_ln68_5_fu_2121_p1[32'd37];

assign tmp_86_fu_2169_p3 = add_ln68_2_fu_2163_p2[32'd23];

assign tmp_87_fu_2189_p3 = sext_ln68_5_fu_2121_p1[32'd38];

assign tmp_88_fu_2197_p4 = {{mul_ln68_2_fu_2116_p2[40:39]}};

assign tmp_89_fu_2213_p4 = {{mul_ln68_2_fu_2116_p2[40:38]}};

assign tmp_8_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_8_ce0 = tmp_8_ce0_local;

assign tmp_90_fu_1446_p17 = 'bx;

assign tmp_91_fu_2352_p3 = sext_ln68_7_fu_2348_p1[32'd47];

assign tmp_92_fu_2370_p3 = sext_ln68_7_fu_2348_p1[32'd13];

assign tmp_93_fu_2378_p3 = sext_ln68_7_fu_2348_p1[32'd37];

assign tmp_94_fu_2396_p3 = add_ln68_3_fu_2390_p2[32'd23];

assign tmp_95_fu_2416_p3 = sext_ln68_7_fu_2348_p1[32'd38];

assign tmp_96_fu_2424_p4 = {{mul_ln68_3_fu_2343_p2[40:39]}};

assign tmp_97_fu_2440_p4 = {{mul_ln68_3_fu_2343_p2[40:38]}};

assign tmp_98_fu_1485_p17 = 'bx;

assign tmp_99_fu_2579_p3 = sext_ln68_9_fu_2575_p1[32'd47];

assign tmp_9_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_9_ce0 = tmp_9_ce0_local;

assign tmp_address0 = zext_ln68_9_fu_1250_p1;

assign tmp_ce0 = tmp_ce0_local;

assign tmp_s_fu_1242_p3 = {{lshr_ln7_fu_1232_p4}, {lshr_ln1}};

assign trunc_ln68_1_fu_1906_p4 = {{mul_ln68_1_fu_1889_p2[37:14]}};

assign trunc_ln68_2_fu_2133_p4 = {{mul_ln68_2_fu_2116_p2[37:14]}};

assign trunc_ln68_3_fu_2360_p4 = {{mul_ln68_3_fu_2343_p2[37:14]}};

assign trunc_ln68_4_fu_2587_p4 = {{mul_ln68_4_fu_2570_p2[37:14]}};

assign trunc_ln68_5_fu_2814_p4 = {{mul_ln68_5_fu_2797_p2[37:14]}};

assign trunc_ln68_6_fu_3041_p4 = {{mul_ln68_6_fu_3024_p2[37:14]}};

assign trunc_ln68_7_fu_3268_p4 = {{mul_ln68_7_fu_3251_p2[37:14]}};

assign trunc_ln6_fu_1679_p4 = {{mul_ln68_fu_1662_p2[37:14]}};

assign xor_ln68_10_fu_2177_p2 = (tmp_86_fu_2169_p3 ^ 1'd1);

assign xor_ln68_11_fu_2243_p2 = (tmp_87_fu_2189_p3 ^ 1'd1);

assign xor_ln68_12_fu_2269_p2 = (select_ln68_8_fu_2235_p3 ^ 1'd1);

assign xor_ln68_13_fu_2281_p2 = (tmp_83_fu_2125_p3 ^ 1'd1);

assign xor_ln68_14_fu_2305_p2 = (or_ln68_18_fu_2299_p2 ^ 1'd1);

assign xor_ln68_15_fu_2404_p2 = (tmp_94_fu_2396_p3 ^ 1'd1);

assign xor_ln68_16_fu_2470_p2 = (tmp_95_fu_2416_p3 ^ 1'd1);

assign xor_ln68_17_fu_2496_p2 = (select_ln68_12_fu_2462_p3 ^ 1'd1);

assign xor_ln68_18_fu_2508_p2 = (tmp_91_fu_2352_p3 ^ 1'd1);

assign xor_ln68_19_fu_2532_p2 = (or_ln68_19_fu_2526_p2 ^ 1'd1);

assign xor_ln68_1_fu_1789_p2 = (tmp_71_fu_1735_p3 ^ 1'd1);

assign xor_ln68_20_fu_2631_p2 = (tmp_102_fu_2623_p3 ^ 1'd1);

assign xor_ln68_21_fu_2697_p2 = (tmp_103_fu_2643_p3 ^ 1'd1);

assign xor_ln68_22_fu_2723_p2 = (select_ln68_16_fu_2689_p3 ^ 1'd1);

assign xor_ln68_23_fu_2735_p2 = (tmp_99_fu_2579_p3 ^ 1'd1);

assign xor_ln68_24_fu_2759_p2 = (or_ln68_20_fu_2753_p2 ^ 1'd1);

assign xor_ln68_25_fu_2858_p2 = (tmp_110_fu_2850_p3 ^ 1'd1);

assign xor_ln68_26_fu_2924_p2 = (tmp_111_fu_2870_p3 ^ 1'd1);

assign xor_ln68_27_fu_2950_p2 = (select_ln68_20_fu_2916_p3 ^ 1'd1);

assign xor_ln68_28_fu_2962_p2 = (tmp_107_fu_2806_p3 ^ 1'd1);

assign xor_ln68_29_fu_2986_p2 = (or_ln68_21_fu_2980_p2 ^ 1'd1);

assign xor_ln68_2_fu_1815_p2 = (select_ln68_fu_1781_p3 ^ 1'd1);

assign xor_ln68_30_fu_3085_p2 = (tmp_118_fu_3077_p3 ^ 1'd1);

assign xor_ln68_31_fu_3151_p2 = (tmp_119_fu_3097_p3 ^ 1'd1);

assign xor_ln68_32_fu_3177_p2 = (select_ln68_24_fu_3143_p3 ^ 1'd1);

assign xor_ln68_33_fu_3189_p2 = (tmp_115_fu_3033_p3 ^ 1'd1);

assign xor_ln68_34_fu_3213_p2 = (or_ln68_22_fu_3207_p2 ^ 1'd1);

assign xor_ln68_35_fu_3312_p2 = (tmp_126_fu_3304_p3 ^ 1'd1);

assign xor_ln68_36_fu_3378_p2 = (tmp_127_fu_3324_p3 ^ 1'd1);

assign xor_ln68_37_fu_3404_p2 = (select_ln68_28_fu_3370_p3 ^ 1'd1);

assign xor_ln68_38_fu_3416_p2 = (tmp_123_fu_3260_p3 ^ 1'd1);

assign xor_ln68_39_fu_3440_p2 = (or_ln68_23_fu_3434_p2 ^ 1'd1);

assign xor_ln68_3_fu_1827_p2 = (tmp_67_fu_1671_p3 ^ 1'd1);

assign xor_ln68_4_fu_1851_p2 = (or_ln68_16_fu_1845_p2 ^ 1'd1);

assign xor_ln68_5_fu_1950_p2 = (tmp_78_fu_1942_p3 ^ 1'd1);

assign xor_ln68_6_fu_2016_p2 = (tmp_79_fu_1962_p3 ^ 1'd1);

assign xor_ln68_7_fu_2042_p2 = (select_ln68_4_fu_2008_p3 ^ 1'd1);

assign xor_ln68_8_fu_2054_p2 = (tmp_75_fu_1898_p3 ^ 1'd1);

assign xor_ln68_9_fu_2078_p2 = (or_ln68_17_fu_2072_p2 ^ 1'd1);

assign xor_ln68_fu_1723_p2 = (tmp_70_fu_1715_p3 ^ 1'd1);

assign zext_ln68_1_fu_1932_p1 = tmp_76_fu_1916_p3;

assign zext_ln68_2_fu_2159_p1 = tmp_84_fu_2143_p3;

assign zext_ln68_3_fu_2386_p1 = tmp_92_fu_2370_p3;

assign zext_ln68_4_fu_2613_p1 = tmp_100_fu_2597_p3;

assign zext_ln68_5_fu_2840_p1 = tmp_108_fu_2824_p3;

assign zext_ln68_6_fu_3067_p1 = tmp_116_fu_3051_p3;

assign zext_ln68_7_fu_3294_p1 = tmp_124_fu_3278_p3;

assign zext_ln68_8_fu_1647_p1 = add_ln68_8_fu_1641_p3;

assign zext_ln68_9_fu_1250_p1 = tmp_s_fu_1242_p3;

assign zext_ln68_fu_1705_p1 = tmp_68_fu_1689_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_65_8
