[13:56:37.375] <TB3>     INFO: *** Welcome to pxar ***
[13:56:37.375] <TB3>     INFO: *** Today: 2016/04/15
[13:56:37.383] <TB3>     INFO: *** Version: b2a7-dirty
[13:56:37.383] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C15.dat
[13:56:37.384] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:56:37.384] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//defaultMaskFile.dat
[13:56:37.384] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters_C15.dat
[13:56:37.461] <TB3>     INFO:         clk: 4
[13:56:37.461] <TB3>     INFO:         ctr: 4
[13:56:37.461] <TB3>     INFO:         sda: 19
[13:56:37.461] <TB3>     INFO:         tin: 9
[13:56:37.461] <TB3>     INFO:         level: 15
[13:56:37.461] <TB3>     INFO:         triggerdelay: 0
[13:56:37.461] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:56:37.461] <TB3>     INFO: Log level: DEBUG
[13:56:37.471] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:56:37.481] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:56:37.484] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:56:37.486] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:56:39.053] <TB3>     INFO: DUT info: 
[13:56:39.053] <TB3>     INFO: The DUT currently contains the following objects:
[13:56:39.053] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:56:39.053] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:56:39.053] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:56:39.053] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:56:39.053] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:39.053] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:39.053] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:39.053] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:39.053] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:39.053] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:39.053] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:39.053] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:39.053] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:39.053] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:39.053] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:39.053] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:39.053] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:39.053] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:39.053] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:39.053] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:56:39.053] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:56:39.053] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:56:39.053] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:56:39.053] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:56:39.053] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:56:39.053] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:56:39.053] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:39.053] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:56:39.053] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:56:39.053] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:39.053] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:56:39.053] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:56:39.054] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:56:39.055] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:56:39.058] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31162368
[13:56:39.058] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x12cff20
[13:56:39.058] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1246770
[13:56:39.058] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f19d1d94010
[13:56:39.058] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f19d7fff510
[13:56:39.058] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31227904 fPxarMemory = 0x7f19d1d94010
[13:56:39.059] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 383.5mA
[13:56:39.060] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 466.3mA
[13:56:39.060] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.8 C
[13:56:39.060] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:56:39.461] <TB3>     INFO: enter 'restricted' command line mode
[13:56:39.461] <TB3>     INFO: enter test to run
[13:56:39.461] <TB3>     INFO:   test: FPIXTest no parameter change
[13:56:39.461] <TB3>     INFO:   running: fpixtest
[13:56:39.461] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:56:39.464] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:56:39.464] <TB3>     INFO: ######################################################################
[13:56:39.464] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:56:39.464] <TB3>     INFO: ######################################################################
[13:56:39.467] <TB3>     INFO: ######################################################################
[13:56:39.467] <TB3>     INFO: PixTestPretest::doTest()
[13:56:39.467] <TB3>     INFO: ######################################################################
[13:56:39.470] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:39.470] <TB3>     INFO:    PixTestPretest::programROC() 
[13:56:39.470] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:57.486] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:56:57.486] <TB3>     INFO: IA differences per ROC:  21.7 18.5 20.1 17.7 18.5 17.7 20.1 20.1 18.5 18.5 16.9 19.3 19.3 19.3 20.9 21.7
[13:56:57.552] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:57.553] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:56:57.553] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:57.656] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 70.7812 mA
[13:56:57.758] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 25.6188 mA
[13:56:57.858] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  69 Ia 24.0187 mA
[13:56:57.960] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.4188 mA
[13:56:58.060] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  88 Ia 24.8188 mA
[13:56:58.161] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  84 Ia 24.8188 mA
[13:56:58.261] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  80 Ia 23.2188 mA
[13:56:58.362] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  85 Ia 24.8188 mA
[13:56:58.463] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  81 Ia 24.0187 mA
[13:56:58.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 24.8188 mA
[13:56:58.665] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  74 Ia 24.0187 mA
[13:56:58.766] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.4188 mA
[13:56:58.868] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  88 Ia 24.8188 mA
[13:56:58.969] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  84 Ia 24.0187 mA
[13:56:59.070] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.2188 mA
[13:56:59.171] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  83 Ia 25.6188 mA
[13:56:59.272] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  74 Ia 22.4188 mA
[13:56:59.373] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  84 Ia 25.6188 mA
[13:56:59.474] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  75 Ia 23.2188 mA
[13:56:59.574] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  80 Ia 24.8188 mA
[13:56:59.675] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  76 Ia 23.2188 mA
[13:56:59.776] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  81 Ia 24.8188 mA
[13:56:59.877] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  77 Ia 23.2188 mA
[13:56:59.978] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  82 Ia 24.8188 mA
[13:57:00.079] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  78 Ia 24.0187 mA
[13:57:00.180] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.2188 mA
[13:57:00.281] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  83 Ia 24.0187 mA
[13:57:00.382] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.0187 mA
[13:57:00.484] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 24.8188 mA
[13:57:00.584] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  74 Ia 24.0187 mA
[13:57:00.686] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.2188 mA
[13:57:00.786] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  83 Ia 24.0187 mA
[13:57:00.888] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.2188 mA
[13:57:00.988] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  83 Ia 24.8188 mA
[13:57:01.089] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  79 Ia 23.2188 mA
[13:57:01.190] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  84 Ia 24.8188 mA
[13:57:01.291] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  80 Ia 24.0187 mA
[13:57:01.392] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 21.6187 mA
[13:57:01.493] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  92 Ia 24.8188 mA
[13:57:01.594] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  88 Ia 24.0187 mA
[13:57:01.695] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 24.0187 mA
[13:57:01.796] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.0187 mA
[13:57:01.897] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 24.0187 mA
[13:57:01.999] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 25.6188 mA
[13:57:02.100] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  69 Ia 23.2188 mA
[13:57:02.201] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  74 Ia 24.8188 mA
[13:57:02.301] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  70 Ia 24.0187 mA
[13:57:02.403] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 25.6188 mA
[13:57:02.504] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  69 Ia 24.0187 mA
[13:57:02.533] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  69
[13:57:02.533] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  81
[13:57:02.533] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  74
[13:57:02.533] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  84
[13:57:02.533] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[13:57:02.533] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  83
[13:57:02.534] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  78
[13:57:02.535] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  74
[13:57:02.535] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  83
[13:57:02.535] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  80
[13:57:02.535] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  88
[13:57:02.535] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  78
[13:57:02.535] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[13:57:02.535] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  78
[13:57:02.535] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  70
[13:57:02.535] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  69
[13:57:04.363] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 387.5 mA = 24.2188 mA/ROC
[13:57:04.363] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  18.5  20.1  20.1  19.3  20.1  19.3  19.3  19.3  19.3  18.5  19.3  19.3
[13:57:04.399] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:04.399] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:57:04.399] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:04.535] <TB3>     INFO: Expecting 231680 events.
[13:57:12.730] <TB3>     INFO: 231680 events read in total (7477ms).
[13:57:12.883] <TB3>     INFO: Test took 8480ms.
[13:57:13.085] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 91 and Delta(CalDel) = 61
[13:57:13.089] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 86 and Delta(CalDel) = 58
[13:57:13.093] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 112 and Delta(CalDel) = 57
[13:57:13.097] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 111 and Delta(CalDel) = 58
[13:57:13.100] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 89 and Delta(CalDel) = 66
[13:57:13.103] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 82 and Delta(CalDel) = 59
[13:57:13.107] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 104 and Delta(CalDel) = 61
[13:57:13.111] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 59
[13:57:13.114] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 98 and Delta(CalDel) = 66
[13:57:13.118] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 88 and Delta(CalDel) = 62
[13:57:13.121] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 91 and Delta(CalDel) = 56
[13:57:13.125] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 87 and Delta(CalDel) = 63
[13:57:13.128] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 76 and Delta(CalDel) = 61
[13:57:13.131] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 98 and Delta(CalDel) = 58
[13:57:13.135] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 94 and Delta(CalDel) = 56
[13:57:13.138] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 96 and Delta(CalDel) = 62
[13:57:13.180] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:57:13.218] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:13.218] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:57:13.218] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:13.354] <TB3>     INFO: Expecting 231680 events.
[13:57:21.598] <TB3>     INFO: 231680 events read in total (7529ms).
[13:57:21.604] <TB3>     INFO: Test took 8382ms.
[13:57:21.628] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30.5
[13:57:21.939] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 121 +/- 28
[13:57:21.943] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 114 +/- 29
[13:57:21.947] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 101 +/- 27
[13:57:21.950] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 159 +/- 33
[13:57:21.954] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[13:57:21.957] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[13:57:21.960] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 29.5
[13:57:21.964] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 32
[13:57:21.967] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 31
[13:57:21.971] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 112 +/- 30
[13:57:21.974] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30.5
[13:57:21.978] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30.5
[13:57:21.981] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 116 +/- 29
[13:57:21.985] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 116 +/- 28
[13:57:21.988] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[13:57:22.023] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:57:22.023] <TB3>     INFO: CalDel:      132   121   114   101   159   131   129   131   141   134   112   139   131   116   116   143
[13:57:22.023] <TB3>     INFO: VthrComp:     51    51    51    52    51    51    51    51    51    51    51    51    51    51    51    51
[13:57:22.028] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C0.dat
[13:57:22.028] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C1.dat
[13:57:22.028] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C2.dat
[13:57:22.029] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C3.dat
[13:57:22.029] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C4.dat
[13:57:22.029] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C5.dat
[13:57:22.029] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C6.dat
[13:57:22.029] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C7.dat
[13:57:22.029] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C8.dat
[13:57:22.029] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C9.dat
[13:57:22.030] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C10.dat
[13:57:22.030] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C11.dat
[13:57:22.030] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C12.dat
[13:57:22.030] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C13.dat
[13:57:22.030] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C14.dat
[13:57:22.030] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters_C15.dat
[13:57:22.030] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:57:22.030] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:57:22.031] <TB3>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[13:57:22.031] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:57:22.121] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:57:22.121] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:57:22.121] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:57:22.121] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:57:22.124] <TB3>     INFO: ######################################################################
[13:57:22.124] <TB3>     INFO: PixTestTiming::doTest()
[13:57:22.124] <TB3>     INFO: ######################################################################
[13:57:22.124] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:22.124] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:57:22.124] <TB3>     INFO:    ----------------------------------------------------------------------
[13:57:22.124] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:57:24.020] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:57:26.293] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:57:28.567] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:57:30.841] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:57:33.115] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:57:35.388] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:57:39.836] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:57:42.110] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:57:44.383] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:57:46.656] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:57:48.929] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:57:51.202] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:57:53.475] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:57:55.749] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:58:00.114] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:58:02.387] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:58:03.908] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:58:05.428] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:58:06.948] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:58:08.468] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:58:09.988] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:58:11.508] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:58:15.583] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:58:17.102] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:58:18.623] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:58:20.146] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:58:21.669] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:58:23.192] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:58:24.715] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:58:26.238] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:58:32.756] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:58:34.279] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:58:35.799] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:58:37.321] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:58:38.841] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:58:40.363] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:58:41.883] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:58:43.404] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:58:50.189] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:58:51.711] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:58:53.985] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:58:56.259] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:58:58.533] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:59:00.804] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:59:03.077] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:59:05.350] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:59:11.835] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:59:14.109] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:59:16.382] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:59:18.656] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:59:20.929] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:59:23.202] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:59:25.475] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:59:27.749] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:59:34.054] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:59:36.328] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:59:38.601] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:59:40.874] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:59:43.148] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:59:45.421] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:59:47.694] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:59:49.968] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:59:56.380] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:59:58.654] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:00:00.928] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:00:03.201] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:00:05.476] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:00:07.750] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:00:10.023] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:00:12.296] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:00:30.324] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:00:32.597] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:00:34.870] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:00:37.143] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:00:39.417] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:00:41.690] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:00:43.399] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:00:45.675] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:00:53.587] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:00:55.860] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:00:59.260] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:01:00.780] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:01:02.299] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:01:04.572] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:01:06.846] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:01:09.119] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:01:19.100] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:01:21.373] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:01:22.894] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:01:24.416] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:01:25.937] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:01:27.459] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:01:28.980] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:01:30.501] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:01:37.286] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:01:38.808] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:01:40.329] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:01:41.851] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:01:43.372] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:01:44.893] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:01:46.414] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:01:47.937] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:01:55.097] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:01:56.618] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:01:58.892] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:02:01.165] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:02:02.685] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:02:04.958] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:02:07.232] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:02:09.504] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:02:14.600] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:02:16.873] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:02:19.147] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:02:21.421] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:02:23.695] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:02:25.968] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:02:28.241] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:02:30.515] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:02:35.797] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:02:38.071] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:02:40.346] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:02:42.619] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:02:44.892] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:02:47.166] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:02:49.450] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:02:51.722] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:02:58.247] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:03:00.905] <TB3>     INFO: TBM Phase Settings: 232
[14:03:00.905] <TB3>     INFO: 400MHz Phase: 2
[14:03:00.905] <TB3>     INFO: 160MHz Phase: 7
[14:03:00.905] <TB3>     INFO: Functional Phase Area: 3
[14:03:00.909] <TB3>     INFO: Test took 338785 ms.
[14:03:00.909] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:03:00.909] <TB3>     INFO:    ----------------------------------------------------------------------
[14:03:00.909] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[14:03:00.909] <TB3>     INFO:    ----------------------------------------------------------------------
[14:03:00.909] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:03:02.238] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:03:03.947] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:03:05.466] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:03:06.987] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:03:08.508] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:03:10.030] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:03:11.550] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:03:14.951] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:03:16.472] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:03:18.179] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:03:19.699] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:03:21.218] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:03:22.739] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:03:24.259] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:03:25.779] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:03:27.299] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:03:28.819] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:03:30.340] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:03:32.612] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:03:34.886] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:03:37.159] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:03:39.433] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:03:41.706] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:03:43.225] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:03:44.745] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:03:46.266] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:03:48.539] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:03:50.812] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:03:53.086] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:03:55.359] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:03:57.632] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:03:59.152] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:04:00.671] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:04:02.192] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:04:04.465] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:04:06.739] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:04:09.012] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:04:11.285] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:04:13.559] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:04:15.078] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:04:16.599] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:04:18.307] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:04:20.580] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:04:22.852] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:04:25.126] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:04:27.400] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:04:29.674] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:04:31.194] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:04:32.713] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:04:34.421] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:04:36.694] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:04:38.967] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:04:41.241] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:04:43.514] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:04:45.788] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:04:47.309] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:04:48.829] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:04:50.537] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:04:52.057] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:04:53.577] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:04:55.097] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:04:56.618] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:04:58.138] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:05:00.040] <TB3>     INFO: ROC Delay Settings: 228
[14:05:00.040] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[14:05:00.040] <TB3>     INFO: ROC Port 0 Delay: 4
[14:05:00.040] <TB3>     INFO: ROC Port 1 Delay: 4
[14:05:00.040] <TB3>     INFO: Functional ROC Area: 5
[14:05:00.043] <TB3>     INFO: Test took 119134 ms.
[14:05:00.043] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[14:05:00.043] <TB3>     INFO:    ----------------------------------------------------------------------
[14:05:00.043] <TB3>     INFO:    PixTestTiming::TimingTest()
[14:05:00.043] <TB3>     INFO:    ----------------------------------------------------------------------
[14:05:01.183] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 40c8 40c8 40c8 40c9 40c8 40c8 40c9 40c8 e062 c000 a101 8040 40c8 40c8 40c8 40c9 40c8 40c8 40c8 40c8 e062 c000 
[14:05:01.183] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 40c9 40c9 40c9 40c8 40c9 40c9 40cb 40c9 e022 c000 a102 80b1 40c8 40c8 40c8 40c9 40c8 40c8 40c8 40c8 e022 c000 
[14:05:01.183] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 40cb 40cb 40cb 40ca 40cb 40cb 40c8 40cb e022 c000 a103 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[14:05:01.183] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:05:15.337] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:15.337] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:05:29.500] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:29.500] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:05:43.664] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:43.664] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:05:57.828] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:57.828] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:06:11.861] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:11.861] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:06:25.899] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:25.899] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:06:40.059] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:40.059] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:06:54.199] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:54.199] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:07:08.312] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:08.312] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:07:22.278] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:22.659] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:22.673] <TB3>     INFO: Decoding statistics:
[14:07:22.673] <TB3>     INFO:   General information:
[14:07:22.673] <TB3>     INFO: 	 16bit words read:         240000000
[14:07:22.673] <TB3>     INFO: 	 valid events total:       20000000
[14:07:22.673] <TB3>     INFO: 	 empty events:             20000000
[14:07:22.673] <TB3>     INFO: 	 valid events with pixels: 0
[14:07:22.673] <TB3>     INFO: 	 valid pixel hits:         0
[14:07:22.673] <TB3>     INFO:   Event errors: 	           0
[14:07:22.673] <TB3>     INFO: 	 start marker:             0
[14:07:22.673] <TB3>     INFO: 	 stop marker:              0
[14:07:22.673] <TB3>     INFO: 	 overflow:                 0
[14:07:22.673] <TB3>     INFO: 	 invalid 5bit words:       0
[14:07:22.673] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[14:07:22.673] <TB3>     INFO:   TBM errors: 		           0
[14:07:22.673] <TB3>     INFO: 	 flawed TBM headers:       0
[14:07:22.673] <TB3>     INFO: 	 flawed TBM trailers:      0
[14:07:22.673] <TB3>     INFO: 	 event ID mismatches:      0
[14:07:22.673] <TB3>     INFO:   ROC errors: 		           0
[14:07:22.673] <TB3>     INFO: 	 missing ROC header(s):    0
[14:07:22.673] <TB3>     INFO: 	 misplaced readback start: 0
[14:07:22.673] <TB3>     INFO:   Pixel decoding errors:	   0
[14:07:22.673] <TB3>     INFO: 	 pixel data incomplete:    0
[14:07:22.673] <TB3>     INFO: 	 pixel address:            0
[14:07:22.673] <TB3>     INFO: 	 pulse height fill bit:    0
[14:07:22.673] <TB3>     INFO: 	 buffer corruption:        0
[14:07:22.673] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:22.673] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:07:22.673] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:22.673] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:22.673] <TB3>     INFO:    Read back bit status: 1
[14:07:22.673] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:22.673] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:22.673] <TB3>     INFO:    Timings are good!
[14:07:22.673] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:22.673] <TB3>     INFO: Test took 142630 ms.
[14:07:22.673] <TB3>     INFO: PixTestTiming::TimingTest() done.
[14:07:22.673] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:07:22.674] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:07:22.674] <TB3>     INFO: PixTestTiming::doTest took 600553 ms.
[14:07:22.674] <TB3>     INFO: PixTestTiming::doTest() done
[14:07:22.674] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:07:22.674] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[14:07:22.674] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[14:07:22.674] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[14:07:22.674] <TB3>     INFO: Write out ROCDelayScan3_V0
[14:07:22.675] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:07:22.675] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:07:23.026] <TB3>     INFO: ######################################################################
[14:07:23.026] <TB3>     INFO: PixTestAlive::doTest()
[14:07:23.026] <TB3>     INFO: ######################################################################
[14:07:23.029] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:23.029] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:07:23.029] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:23.030] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:07:23.375] <TB3>     INFO: Expecting 41600 events.
[14:07:27.450] <TB3>     INFO: 41600 events read in total (3360ms).
[14:07:27.451] <TB3>     INFO: Test took 4421ms.
[14:07:27.459] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:27.459] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:07:27.459] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:07:27.836] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:07:27.836] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:07:27.836] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:07:27.839] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:27.839] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:07:27.839] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:27.841] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:07:28.184] <TB3>     INFO: Expecting 41600 events.
[14:07:31.148] <TB3>     INFO: 41600 events read in total (2249ms).
[14:07:31.148] <TB3>     INFO: Test took 3307ms.
[14:07:31.148] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:31.148] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:07:31.148] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:07:31.148] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:07:31.552] <TB3>     INFO: PixTestAlive::maskTest() done
[14:07:31.552] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:07:31.555] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:31.555] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:07:31.555] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:31.556] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:07:31.901] <TB3>     INFO: Expecting 41600 events.
[14:07:35.988] <TB3>     INFO: 41600 events read in total (3372ms).
[14:07:35.989] <TB3>     INFO: Test took 4433ms.
[14:07:35.997] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:35.997] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:07:35.997] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:07:36.370] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:07:36.370] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:07:36.370] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:07:36.370] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:07:36.378] <TB3>     INFO: ######################################################################
[14:07:36.378] <TB3>     INFO: PixTestTrim::doTest()
[14:07:36.378] <TB3>     INFO: ######################################################################
[14:07:36.381] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:36.381] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:07:36.381] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:36.458] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:07:36.458] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:07:36.471] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:36.471] <TB3>     INFO:     run 1 of 1
[14:07:36.471] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:36.813] <TB3>     INFO: Expecting 5025280 events.
[14:08:21.851] <TB3>     INFO: 1411040 events read in total (44323ms).
[14:09:06.110] <TB3>     INFO: 2806304 events read in total (88583ms).
[14:09:51.797] <TB3>     INFO: 4212792 events read in total (134270ms).
[14:10:17.459] <TB3>     INFO: 5025280 events read in total (159931ms).
[14:10:17.502] <TB3>     INFO: Test took 161031ms.
[14:10:17.559] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:17.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:19.137] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:20.492] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:21.957] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:23.427] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:24.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:26.159] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:27.604] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:28.000] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:30.410] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:31.828] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:33.199] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:34.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:35.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:37.364] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:38.775] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:40.181] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237502464
[14:10:40.184] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.014 minThrLimit = 101.007 minThrNLimit = 127.079 -> result = 101.014 -> 101
[14:10:40.184] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.7688 minThrLimit = 83.742 minThrNLimit = 106.338 -> result = 83.7688 -> 83
[14:10:40.185] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.038 minThrLimit = 100.018 minThrNLimit = 126.33 -> result = 100.038 -> 100
[14:10:40.185] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.835 minThrLimit = 101.761 minThrNLimit = 127.208 -> result = 101.835 -> 101
[14:10:40.186] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3813 minThrLimit = 88.3641 minThrNLimit = 106.066 -> result = 88.3813 -> 88
[14:10:40.186] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9999 minThrLimit = 97.9686 minThrNLimit = 116.551 -> result = 97.9999 -> 97
[14:10:40.187] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.276 minThrLimit = 100.258 minThrNLimit = 125.251 -> result = 100.276 -> 100
[14:10:40.187] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4017 minThrLimit = 91.3962 minThrNLimit = 113.821 -> result = 91.4017 -> 91
[14:10:40.188] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.5016 minThrLimit = 98.4618 minThrNLimit = 119.11 -> result = 98.5016 -> 98
[14:10:40.188] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.0068 minThrLimit = 94.9844 minThrNLimit = 117.749 -> result = 95.0068 -> 95
[14:10:40.188] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.6773 minThrLimit = 94.6495 minThrNLimit = 112.815 -> result = 94.6773 -> 94
[14:10:40.189] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7773 minThrLimit = 94.7174 minThrNLimit = 113.46 -> result = 94.7773 -> 94
[14:10:40.189] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.7674 minThrLimit = 87.75 minThrNLimit = 110.496 -> result = 87.7674 -> 87
[14:10:40.190] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6342 minThrLimit = 91.6236 minThrNLimit = 113.606 -> result = 91.6342 -> 91
[14:10:40.190] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0351 minThrLimit = 90.8389 minThrNLimit = 116.126 -> result = 91.0351 -> 91
[14:10:40.190] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.6572 minThrLimit = 97.6032 minThrNLimit = 118.932 -> result = 97.6572 -> 97
[14:10:40.190] <TB3>     INFO: ROC 0 VthrComp = 101
[14:10:40.190] <TB3>     INFO: ROC 1 VthrComp = 83
[14:10:40.191] <TB3>     INFO: ROC 2 VthrComp = 100
[14:10:40.191] <TB3>     INFO: ROC 3 VthrComp = 101
[14:10:40.191] <TB3>     INFO: ROC 4 VthrComp = 88
[14:10:40.191] <TB3>     INFO: ROC 5 VthrComp = 97
[14:10:40.191] <TB3>     INFO: ROC 6 VthrComp = 100
[14:10:40.191] <TB3>     INFO: ROC 7 VthrComp = 91
[14:10:40.192] <TB3>     INFO: ROC 8 VthrComp = 98
[14:10:40.192] <TB3>     INFO: ROC 9 VthrComp = 95
[14:10:40.192] <TB3>     INFO: ROC 10 VthrComp = 94
[14:10:40.192] <TB3>     INFO: ROC 11 VthrComp = 94
[14:10:40.192] <TB3>     INFO: ROC 12 VthrComp = 87
[14:10:40.192] <TB3>     INFO: ROC 13 VthrComp = 91
[14:10:40.192] <TB3>     INFO: ROC 14 VthrComp = 91
[14:10:40.193] <TB3>     INFO: ROC 15 VthrComp = 97
[14:10:40.193] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:10:40.193] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:10:40.206] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:40.206] <TB3>     INFO:     run 1 of 1
[14:10:40.206] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:40.549] <TB3>     INFO: Expecting 5025280 events.
[14:11:16.186] <TB3>     INFO: 882744 events read in total (34922ms).
[14:11:51.350] <TB3>     INFO: 1764504 events read in total (70086ms).
[14:12:26.514] <TB3>     INFO: 2645960 events read in total (105250ms).
[14:13:02.236] <TB3>     INFO: 3519448 events read in total (140972ms).
[14:13:37.889] <TB3>     INFO: 4388488 events read in total (176625ms).
[14:14:03.700] <TB3>     INFO: 5025280 events read in total (202436ms).
[14:14:03.782] <TB3>     INFO: Test took 203576ms.
[14:14:03.972] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:04.372] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:05.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:07.495] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:09.058] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:10.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:12.247] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:13.829] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:15.393] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:16.952] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:18.534] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:20.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:21.695] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:23.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:24.837] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:26.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:27.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:29.566] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 257499136
[14:14:29.569] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 52.8702 for pixel 23/53 mean/min/max = 42.2296/31.0385/53.4206
[14:14:29.569] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.7628 for pixel 0/23 mean/min/max = 44.8965/32.9698/56.8232
[14:14:29.570] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.2546 for pixel 16/73 mean/min/max = 43.5583/31.4649/55.6516
[14:14:29.570] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.8208 for pixel 24/49 mean/min/max = 45.7535/32.6207/58.8864
[14:14:29.570] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.3917 for pixel 2/14 mean/min/max = 46.4023/34.4079/58.3968
[14:14:29.571] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.9321 for pixel 9/79 mean/min/max = 44.5205/32.8116/56.2294
[14:14:29.571] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.1116 for pixel 17/79 mean/min/max = 43.3878/31.7814/54.9942
[14:14:29.571] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.8165 for pixel 46/1 mean/min/max = 45.317/33.7904/56.8435
[14:14:29.572] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.6303 for pixel 23/13 mean/min/max = 43.9955/32.1522/55.8387
[14:14:29.572] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.5725 for pixel 4/8 mean/min/max = 45.1079/32.5062/57.7096
[14:14:29.572] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.5027 for pixel 21/11 mean/min/max = 45.9176/33.0758/58.7594
[14:14:29.573] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.8486 for pixel 7/30 mean/min/max = 45.4044/33.918/56.8909
[14:14:29.573] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.1348 for pixel 27/1 mean/min/max = 43.614/33.0137/54.2142
[14:14:29.573] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.9438 for pixel 10/56 mean/min/max = 46.1342/33.3092/58.9593
[14:14:29.574] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.0651 for pixel 10/19 mean/min/max = 44.454/32.8098/56.0982
[14:14:29.574] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.3668 for pixel 22/10 mean/min/max = 43.7205/32.7605/54.6805
[14:14:29.574] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:29.707] <TB3>     INFO: Expecting 411648 events.
[14:14:37.376] <TB3>     INFO: 411648 events read in total (6954ms).
[14:14:37.382] <TB3>     INFO: Expecting 411648 events.
[14:14:45.021] <TB3>     INFO: 411648 events read in total (6975ms).
[14:14:45.029] <TB3>     INFO: Expecting 411648 events.
[14:14:52.675] <TB3>     INFO: 411648 events read in total (6975ms).
[14:14:52.686] <TB3>     INFO: Expecting 411648 events.
[14:15:00.312] <TB3>     INFO: 411648 events read in total (6964ms).
[14:15:00.326] <TB3>     INFO: Expecting 411648 events.
[14:15:08.069] <TB3>     INFO: 411648 events read in total (7082ms).
[14:15:08.085] <TB3>     INFO: Expecting 411648 events.
[14:15:15.655] <TB3>     INFO: 411648 events read in total (6908ms).
[14:15:15.674] <TB3>     INFO: Expecting 411648 events.
[14:15:23.371] <TB3>     INFO: 411648 events read in total (7032ms).
[14:15:23.391] <TB3>     INFO: Expecting 411648 events.
[14:15:31.034] <TB3>     INFO: 411648 events read in total (6989ms).
[14:15:31.057] <TB3>     INFO: Expecting 411648 events.
[14:15:38.721] <TB3>     INFO: 411648 events read in total (7011ms).
[14:15:38.748] <TB3>     INFO: Expecting 411648 events.
[14:15:46.483] <TB3>     INFO: 411648 events read in total (7084ms).
[14:15:46.512] <TB3>     INFO: Expecting 411648 events.
[14:15:54.124] <TB3>     INFO: 411648 events read in total (6963ms).
[14:15:54.154] <TB3>     INFO: Expecting 411648 events.
[14:16:01.761] <TB3>     INFO: 411648 events read in total (6962ms).
[14:16:01.793] <TB3>     INFO: Expecting 411648 events.
[14:16:09.498] <TB3>     INFO: 411648 events read in total (7061ms).
[14:16:09.533] <TB3>     INFO: Expecting 411648 events.
[14:16:17.274] <TB3>     INFO: 411648 events read in total (7103ms).
[14:16:17.311] <TB3>     INFO: Expecting 411648 events.
[14:16:24.955] <TB3>     INFO: 411648 events read in total (7003ms).
[14:16:24.996] <TB3>     INFO: Expecting 411648 events.
[14:16:32.679] <TB3>     INFO: 411648 events read in total (7055ms).
[14:16:32.722] <TB3>     INFO: Test took 123148ms.
[14:16:33.217] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.296 < 35 for itrim = 89; old thr = 34.6129 ... break
[14:16:33.247] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4028 < 35 for itrim+1 = 90; old thr = 34.865 ... break
[14:16:33.284] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1529 < 35 for itrim = 97; old thr = 34.5251 ... break
[14:16:33.331] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3825 < 35 for itrim = 116; old thr = 34.5557 ... break
[14:16:33.378] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.117 < 35 for itrim = 103; old thr = 34.879 ... break
[14:16:33.402] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9853 < 35 for itrim+1 = 88; old thr = 34.9351 ... break
[14:16:33.438] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5759 < 35 for itrim+1 = 95; old thr = 34.9511 ... break
[14:16:33.481] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5044 < 35 for itrim+1 = 104; old thr = 34.9596 ... break
[14:16:33.515] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7437 < 35 for itrim = 96; old thr = 34.0609 ... break
[14:16:33.547] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0855 < 35 for itrim = 102; old thr = 33.9895 ... break
[14:16:33.580] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3805 < 35 for itrim+1 = 101; old thr = 34.9571 ... break
[14:16:33.611] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4958 < 35 for itrim+1 = 96; old thr = 34.7714 ... break
[14:16:33.651] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2712 < 35 for itrim+1 = 93; old thr = 34.9578 ... break
[14:16:33.683] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6029 < 35 for itrim+1 = 100; old thr = 34.4581 ... break
[14:16:33.725] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3111 < 35 for itrim+1 = 101; old thr = 34.9536 ... break
[14:16:33.760] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5652 < 35 for itrim = 95; old thr = 33.5271 ... break
[14:16:33.838] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:16:33.849] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:16:33.849] <TB3>     INFO:     run 1 of 1
[14:16:33.849] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:34.194] <TB3>     INFO: Expecting 5025280 events.
[14:17:09.989] <TB3>     INFO: 868024 events read in total (35080ms).
[14:17:45.174] <TB3>     INFO: 1735656 events read in total (70265ms).
[14:18:20.403] <TB3>     INFO: 2604248 events read in total (105494ms).
[14:18:55.385] <TB3>     INFO: 3463144 events read in total (140476ms).
[14:19:31.435] <TB3>     INFO: 4317376 events read in total (176527ms).
[14:20:00.278] <TB3>     INFO: 5025280 events read in total (205369ms).
[14:20:00.364] <TB3>     INFO: Test took 206515ms.
[14:20:00.549] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:00.893] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:02.412] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:03.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:05.480] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:07.009] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:08.584] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:10.142] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:11.670] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:13.196] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:14.739] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:16.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:17.817] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:19.360] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:20.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:22.385] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:23.896] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:25.429] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 316801024
[14:20:25.430] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 1.500000 .. 48.946370
[14:20:25.504] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 58 (-1/-1) hits flags = 528 (plus default)
[14:20:25.514] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:25.514] <TB3>     INFO:     run 1 of 1
[14:20:25.515] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:25.857] <TB3>     INFO: Expecting 1930240 events.
[14:21:09.473] <TB3>     INFO: 1172480 events read in total (42901ms).
[14:21:36.052] <TB3>     INFO: 1930240 events read in total (69480ms).
[14:21:36.072] <TB3>     INFO: Test took 70557ms.
[14:21:36.111] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:36.192] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:37.182] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:38.172] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:39.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:40.144] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:41.125] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:42.106] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:43.094] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:44.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:45.059] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:46.047] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:47.029] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:48.009] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:48.997] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:49.986] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:50.973] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:51.961] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287338496
[14:21:52.042] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.001253 .. 45.674236
[14:21:52.117] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:21:52.127] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:52.127] <TB3>     INFO:     run 1 of 1
[14:21:52.127] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:52.469] <TB3>     INFO: Expecting 1664000 events.
[14:22:33.457] <TB3>     INFO: 1157512 events read in total (40273ms).
[14:22:51.663] <TB3>     INFO: 1664000 events read in total (58479ms).
[14:22:51.682] <TB3>     INFO: Test took 59555ms.
[14:22:51.721] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:51.792] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:52.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:53.716] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:54.677] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:55.642] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:56.603] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:57.563] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:58.525] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:59.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:00.450] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:01.413] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:02.372] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:03.330] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:04.292] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:05.254] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:06.216] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:07.181] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 250867712
[14:23:07.266] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.684612 .. 42.996825
[14:23:07.343] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:23:07.354] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:23:07.355] <TB3>     INFO:     run 1 of 1
[14:23:07.357] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:07.702] <TB3>     INFO: Expecting 1431040 events.
[14:23:49.481] <TB3>     INFO: 1162248 events read in total (41064ms).
[14:23:59.430] <TB3>     INFO: 1431040 events read in total (51013ms).
[14:23:59.443] <TB3>     INFO: Test took 52086ms.
[14:23:59.472] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:59.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:00.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:01.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:02.409] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:03.344] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:04.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:05.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:06.147] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:07.087] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:08.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:08.964] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:09.897] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:10.832] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:11.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:12.707] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:13.647] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:14.588] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298565632
[14:24:14.670] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.693525 .. 41.841417
[14:24:14.745] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:24:14.755] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:24:14.755] <TB3>     INFO:     run 1 of 1
[14:24:14.755] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:15.100] <TB3>     INFO: Expecting 1331200 events.
[14:24:56.872] <TB3>     INFO: 1160720 events read in total (41057ms).
[14:25:03.321] <TB3>     INFO: 1331200 events read in total (47506ms).
[14:25:03.332] <TB3>     INFO: Test took 48578ms.
[14:25:03.362] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:03.425] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:04.363] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:05.290] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:06.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:07.155] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:08.082] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:09.015] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:09.996] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:10.971] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:11.945] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:12.912] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:13.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:14.829] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:15.800] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:16.767] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:17.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:18.722] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 339308544
[14:25:18.806] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:25:18.806] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:25:18.816] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:25:18.816] <TB3>     INFO:     run 1 of 1
[14:25:18.816] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:19.161] <TB3>     INFO: Expecting 1364480 events.
[14:25:59.077] <TB3>     INFO: 1075936 events read in total (39201ms).
[14:26:10.067] <TB3>     INFO: 1364480 events read in total (50191ms).
[14:26:10.081] <TB3>     INFO: Test took 51265ms.
[14:26:10.118] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:10.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:11.173] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:12.151] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:13.129] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:14.102] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:15.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:16.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:17.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:17.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:18.944] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:19.915] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:20.881] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:21.848] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:22.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:23.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:24.765] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:25.739] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357867520
[14:26:25.771] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C0.dat
[14:26:25.771] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C1.dat
[14:26:25.772] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C2.dat
[14:26:25.772] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C3.dat
[14:26:25.772] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C4.dat
[14:26:25.772] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C5.dat
[14:26:25.772] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C6.dat
[14:26:25.772] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C7.dat
[14:26:25.772] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C8.dat
[14:26:25.772] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C9.dat
[14:26:25.772] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C10.dat
[14:26:25.772] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C11.dat
[14:26:25.772] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C12.dat
[14:26:25.773] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C13.dat
[14:26:25.773] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C14.dat
[14:26:25.773] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C15.dat
[14:26:25.773] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C0.dat
[14:26:25.780] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C1.dat
[14:26:25.787] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C2.dat
[14:26:25.794] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C3.dat
[14:26:25.801] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C4.dat
[14:26:25.808] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C5.dat
[14:26:25.815] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C6.dat
[14:26:25.822] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C7.dat
[14:26:25.829] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C8.dat
[14:26:25.836] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C9.dat
[14:26:25.843] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C10.dat
[14:26:25.850] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C11.dat
[14:26:25.857] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C12.dat
[14:26:25.864] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C13.dat
[14:26:25.871] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C14.dat
[14:26:25.878] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//trimParameters35_C15.dat
[14:26:25.885] <TB3>     INFO: PixTestTrim::trimTest() done
[14:26:25.885] <TB3>     INFO: vtrim:      89  90  97 116 103  88  95 104  96 102 101  96  93 100 101  95 
[14:26:25.885] <TB3>     INFO: vthrcomp:  101  83 100 101  88  97 100  91  98  95  94  94  87  91  91  97 
[14:26:25.885] <TB3>     INFO: vcal mean:  34.94  35.04  34.96  34.93  35.01  35.03  34.94  35.01  34.99  34.98  34.95  35.03  34.97  34.96  35.00  34.96 
[14:26:25.885] <TB3>     INFO: vcal RMS:    0.80   0.81   0.87   0.87   0.86   0.83   0.81   0.77   0.82   0.85   0.84   0.82   0.78   0.83   0.80   0.84 
[14:26:25.885] <TB3>     INFO: bits mean:  10.80   9.20  10.24   9.69   9.00   9.64  10.03   8.91  10.10   9.78   9.34   9.15  10.21   9.19   9.90  10.08 
[14:26:25.885] <TB3>     INFO: bits RMS:    2.39   2.84   2.60   2.59   2.60   2.63   2.67   2.75   2.52   2.58   2.61   2.61   2.37   2.62   2.56   2.46 
[14:26:25.895] <TB3>     INFO:    ----------------------------------------------------------------------
[14:26:25.895] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:26:25.895] <TB3>     INFO:    ----------------------------------------------------------------------
[14:26:25.898] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:26:25.898] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:26:25.909] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:26:25.909] <TB3>     INFO:     run 1 of 1
[14:26:25.909] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:26.256] <TB3>     INFO: Expecting 4160000 events.
[14:27:12.848] <TB3>     INFO: 1145495 events read in total (45877ms).
[14:27:58.925] <TB3>     INFO: 2283630 events read in total (91955ms).
[14:28:47.487] <TB3>     INFO: 3410885 events read in total (140516ms).
[14:29:18.387] <TB3>     INFO: 4160000 events read in total (171416ms).
[14:29:18.450] <TB3>     INFO: Test took 172542ms.
[14:29:18.575] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:18.816] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:20.681] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:22.587] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:24.481] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:26.382] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:28.306] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:30.222] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:32.147] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:34.005] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:35.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:37.843] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:39.807] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:41.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:43.603] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:45.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:47.338] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:49.267] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 329408512
[14:29:49.268] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:29:49.342] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:29:49.342] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[14:29:49.352] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:29:49.352] <TB3>     INFO:     run 1 of 1
[14:29:49.352] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:49.695] <TB3>     INFO: Expecting 3452800 events.
[14:30:37.004] <TB3>     INFO: 1213580 events read in total (47594ms).
[14:31:27.034] <TB3>     INFO: 2412770 events read in total (96624ms).
[14:32:08.605] <TB3>     INFO: 3452800 events read in total (138195ms).
[14:32:08.651] <TB3>     INFO: Test took 139299ms.
[14:32:08.744] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:08.932] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:10.706] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:12.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:14.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:16.006] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:17.816] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:19.588] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:21.347] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:23.138] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:24.883] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:26.652] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:28.414] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:30.150] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:31.943] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:33.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:35.506] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:37.248] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294375424
[14:32:37.249] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:32:37.322] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:32:37.322] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:32:37.332] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:32:37.332] <TB3>     INFO:     run 1 of 1
[14:32:37.333] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:37.675] <TB3>     INFO: Expecting 3224000 events.
[14:33:27.265] <TB3>     INFO: 1267125 events read in total (48875ms).
[14:34:18.323] <TB3>     INFO: 2514640 events read in total (99933ms).
[14:34:46.416] <TB3>     INFO: 3224000 events read in total (128026ms).
[14:34:46.453] <TB3>     INFO: Test took 129121ms.
[14:34:46.529] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:46.670] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:48.284] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:49.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:51.519] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:53.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:54.736] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:56.328] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:57.910] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:59.539] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:01.124] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:02.735] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:04.327] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:05.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:07.572] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:09.199] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:10.838] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:12.435] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 351432704
[14:35:12.436] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:35:12.511] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:35:12.511] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:35:12.521] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:35:12.521] <TB3>     INFO:     run 1 of 1
[14:35:12.521] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:12.865] <TB3>     INFO: Expecting 3224000 events.
[14:36:02.488] <TB3>     INFO: 1266950 events read in total (48908ms).
[14:36:53.713] <TB3>     INFO: 2513950 events read in total (100133ms).
[14:37:21.833] <TB3>     INFO: 3224000 events read in total (128254ms).
[14:37:21.867] <TB3>     INFO: Test took 129347ms.
[14:37:21.946] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:22.091] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:23.700] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:25.359] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:26.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:28.526] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:30.147] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:31.726] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:33.316] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:34.944] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:36.537] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:38.144] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:39.735] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:41.326] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:42.983] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:44.612] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:46.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:47.876] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 352894976
[14:37:47.877] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:37:47.950] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:37:47.950] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:37:47.960] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:37:47.961] <TB3>     INFO:     run 1 of 1
[14:37:47.961] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:48.305] <TB3>     INFO: Expecting 3224000 events.
[14:38:37.639] <TB3>     INFO: 1266360 events read in total (48619ms).
[14:39:28.407] <TB3>     INFO: 2512680 events read in total (99387ms).
[14:39:56.375] <TB3>     INFO: 3224000 events read in total (127355ms).
[14:39:56.412] <TB3>     INFO: Test took 128451ms.
[14:39:56.486] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:56.615] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:58.242] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:59.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:01.496] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:03.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:04.706] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:06.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:07.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:09.624] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:11.294] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:12.981] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:14.667] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:16.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:18.079] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:19.740] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:21.383] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:22.988] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 352894976
[14:40:22.990] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.32034, thr difference RMS: 1.54675
[14:40:22.990] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.41734, thr difference RMS: 1.33447
[14:40:22.990] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.49606, thr difference RMS: 1.78226
[14:40:22.990] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.2475, thr difference RMS: 1.4262
[14:40:22.991] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 7.97952, thr difference RMS: 1.77759
[14:40:22.991] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.1089, thr difference RMS: 1.66746
[14:40:22.991] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.63075, thr difference RMS: 1.81612
[14:40:22.991] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 7.7256, thr difference RMS: 1.60328
[14:40:22.991] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.4227, thr difference RMS: 1.69349
[14:40:22.992] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.71159, thr difference RMS: 1.677
[14:40:22.992] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.63788, thr difference RMS: 1.56852
[14:40:22.993] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.9205, thr difference RMS: 1.70153
[14:40:22.993] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.40922, thr difference RMS: 1.33345
[14:40:22.994] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.72231, thr difference RMS: 1.51484
[14:40:22.994] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.03524, thr difference RMS: 1.44683
[14:40:22.994] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.18309, thr difference RMS: 1.82524
[14:40:22.994] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.38891, thr difference RMS: 1.52966
[14:40:22.994] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.56051, thr difference RMS: 1.3241
[14:40:22.995] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.60476, thr difference RMS: 1.77303
[14:40:22.995] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.2386, thr difference RMS: 1.43167
[14:40:22.995] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 7.85786, thr difference RMS: 1.76388
[14:40:22.995] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.1456, thr difference RMS: 1.6419
[14:40:22.995] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.60353, thr difference RMS: 1.81283
[14:40:22.996] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 7.60679, thr difference RMS: 1.5875
[14:40:22.996] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.3418, thr difference RMS: 1.68758
[14:40:22.996] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.73461, thr difference RMS: 1.68555
[14:40:22.996] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.52341, thr difference RMS: 1.56723
[14:40:22.996] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.81023, thr difference RMS: 1.69739
[14:40:22.997] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.384, thr difference RMS: 1.32806
[14:40:22.997] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.80647, thr difference RMS: 1.51243
[14:40:22.997] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.02626, thr difference RMS: 1.45878
[14:40:22.997] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.20776, thr difference RMS: 1.82679
[14:40:22.997] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.62733, thr difference RMS: 1.54458
[14:40:22.997] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.69728, thr difference RMS: 1.29105
[14:40:22.998] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.68853, thr difference RMS: 1.77256
[14:40:22.998] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.2978, thr difference RMS: 1.44786
[14:40:22.998] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 7.84169, thr difference RMS: 1.77027
[14:40:22.998] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.0896, thr difference RMS: 1.6405
[14:40:22.998] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.63199, thr difference RMS: 1.80536
[14:40:22.999] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 7.59896, thr difference RMS: 1.58898
[14:40:22.999] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.4447, thr difference RMS: 1.70689
[14:40:22.999] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.764, thr difference RMS: 1.67122
[14:40:22.999] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.5297, thr difference RMS: 1.58072
[14:40:22.999] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.61341, thr difference RMS: 1.68879
[14:40:22.000] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.42856, thr difference RMS: 1.29878
[14:40:22.000] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.99452, thr difference RMS: 1.49606
[14:40:22.000] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.15421, thr difference RMS: 1.45924
[14:40:22.000] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.28039, thr difference RMS: 1.83275
[14:40:22.000] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.79713, thr difference RMS: 1.55904
[14:40:22.001] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.81347, thr difference RMS: 1.32191
[14:40:22.001] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.79865, thr difference RMS: 1.78309
[14:40:22.001] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.3588, thr difference RMS: 1.44377
[14:40:22.001] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 7.85133, thr difference RMS: 1.75871
[14:40:22.001] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.2045, thr difference RMS: 1.63975
[14:40:22.002] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.69615, thr difference RMS: 1.80394
[14:40:22.002] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 7.56806, thr difference RMS: 1.59117
[14:40:22.002] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.46095, thr difference RMS: 1.69994
[14:40:22.002] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.77213, thr difference RMS: 1.6707
[14:40:22.002] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.45752, thr difference RMS: 1.57961
[14:40:22.003] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.81892, thr difference RMS: 1.66955
[14:40:22.003] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.48609, thr difference RMS: 1.32316
[14:40:22.003] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.23726, thr difference RMS: 1.48029
[14:40:22.003] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.24638, thr difference RMS: 1.44531
[14:40:22.003] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.33255, thr difference RMS: 1.82307
[14:40:23.109] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:40:23.113] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1966 seconds
[14:40:23.113] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:40:23.818] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:40:23.818] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:40:23.821] <TB3>     INFO: ######################################################################
[14:40:23.821] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:40:23.821] <TB3>     INFO: ######################################################################
[14:40:23.822] <TB3>     INFO:    ----------------------------------------------------------------------
[14:40:23.822] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:40:23.822] <TB3>     INFO:    ----------------------------------------------------------------------
[14:40:23.822] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:40:23.833] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:40:23.833] <TB3>     INFO:     run 1 of 1
[14:40:23.833] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:24.180] <TB3>     INFO: Expecting 59072000 events.
[14:40:53.477] <TB3>     INFO: 1072600 events read in total (28581ms).
[14:41:22.360] <TB3>     INFO: 2141200 events read in total (57464ms).
[14:41:51.273] <TB3>     INFO: 3210000 events read in total (86377ms).
[14:42:20.093] <TB3>     INFO: 4281600 events read in total (115197ms).
[14:42:49.032] <TB3>     INFO: 5350000 events read in total (144136ms).
[14:43:17.817] <TB3>     INFO: 6418400 events read in total (172921ms).
[14:43:46.712] <TB3>     INFO: 7490800 events read in total (201816ms).
[14:44:15.641] <TB3>     INFO: 8559400 events read in total (230745ms).
[14:44:44.592] <TB3>     INFO: 9628400 events read in total (259696ms).
[14:45:13.405] <TB3>     INFO: 10700400 events read in total (288509ms).
[14:45:42.230] <TB3>     INFO: 11768400 events read in total (317334ms).
[14:46:11.151] <TB3>     INFO: 12836800 events read in total (346255ms).
[14:46:40.160] <TB3>     INFO: 13909200 events read in total (375264ms).
[14:47:09.095] <TB3>     INFO: 14977800 events read in total (404199ms).
[14:47:38.009] <TB3>     INFO: 16046000 events read in total (433113ms).
[14:48:06.820] <TB3>     INFO: 17118200 events read in total (461924ms).
[14:48:35.696] <TB3>     INFO: 18186600 events read in total (490800ms).
[14:49:04.531] <TB3>     INFO: 19255200 events read in total (519635ms).
[14:49:33.416] <TB3>     INFO: 20328200 events read in total (548520ms).
[14:50:02.195] <TB3>     INFO: 21396800 events read in total (577299ms).
[14:50:30.971] <TB3>     INFO: 22465800 events read in total (606075ms).
[14:50:59.889] <TB3>     INFO: 23537800 events read in total (634993ms).
[14:51:28.698] <TB3>     INFO: 24606600 events read in total (663802ms).
[14:51:57.406] <TB3>     INFO: 25677400 events read in total (692510ms).
[14:52:26.215] <TB3>     INFO: 26748000 events read in total (721319ms).
[14:52:55.074] <TB3>     INFO: 27816400 events read in total (750178ms).
[14:53:23.819] <TB3>     INFO: 28886800 events read in total (778923ms).
[14:53:52.597] <TB3>     INFO: 29957000 events read in total (807701ms).
[14:54:21.405] <TB3>     INFO: 31025600 events read in total (836509ms).
[14:54:50.306] <TB3>     INFO: 32096000 events read in total (865410ms).
[14:55:19.068] <TB3>     INFO: 33165800 events read in total (894172ms).
[14:55:47.863] <TB3>     INFO: 34234200 events read in total (922967ms).
[14:56:16.765] <TB3>     INFO: 35303800 events read in total (951869ms).
[14:56:45.677] <TB3>     INFO: 36374400 events read in total (980781ms).
[14:57:14.432] <TB3>     INFO: 37442600 events read in total (1009536ms).
[14:57:43.318] <TB3>     INFO: 38511400 events read in total (1038422ms).
[14:58:12.114] <TB3>     INFO: 39583600 events read in total (1067218ms).
[14:58:40.992] <TB3>     INFO: 40652000 events read in total (1096096ms).
[14:59:09.794] <TB3>     INFO: 41721400 events read in total (1124898ms).
[14:59:38.656] <TB3>     INFO: 42792400 events read in total (1153760ms).
[15:00:07.486] <TB3>     INFO: 43860600 events read in total (1182590ms).
[15:00:36.352] <TB3>     INFO: 44928600 events read in total (1211456ms).
[15:01:05.198] <TB3>     INFO: 45999800 events read in total (1240302ms).
[15:01:33.004] <TB3>     INFO: 47068200 events read in total (1269108ms).
[15:02:02.785] <TB3>     INFO: 48136200 events read in total (1297889ms).
[15:02:31.687] <TB3>     INFO: 49205800 events read in total (1326791ms).
[15:03:00.553] <TB3>     INFO: 50275800 events read in total (1355657ms).
[15:03:29.269] <TB3>     INFO: 51343400 events read in total (1384373ms).
[15:03:58.025] <TB3>     INFO: 52411400 events read in total (1413129ms).
[15:04:26.859] <TB3>     INFO: 53481400 events read in total (1441963ms).
[15:04:55.650] <TB3>     INFO: 54550400 events read in total (1470754ms).
[15:05:24.433] <TB3>     INFO: 55618400 events read in total (1499537ms).
[15:05:53.639] <TB3>     INFO: 56686000 events read in total (1528743ms).
[15:06:22.800] <TB3>     INFO: 57757000 events read in total (1557904ms).
[15:06:51.226] <TB3>     INFO: 58826600 events read in total (1586330ms).
[15:06:58.022] <TB3>     INFO: 59072000 events read in total (1593126ms).
[15:06:58.046] <TB3>     INFO: Test took 1594213ms.
[15:06:58.105] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:58.231] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:06:58.231] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:59.425] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:06:59.425] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:00.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:07:00.595] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:01.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:07:01.770] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:02.923] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:07:02.923] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:04.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:07:04.085] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:05.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:07:05.259] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:06.426] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:07:06.426] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:07.599] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:07:07.599] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:08.762] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:07:08.762] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:09.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:07:09.909] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:11.086] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:07:11.086] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:12.252] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:07:12.252] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:13.401] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:07:13.401] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:14.556] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:07:14.556] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:15.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:07:15.718] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:07:16.875] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499703808
[15:07:16.912] <TB3>     INFO: PixTestScurves::scurves() done 
[15:07:16.912] <TB3>     INFO: Vcal mean:  35.01  35.06  35.06  35.08  35.14  35.09  35.04  35.08  35.09  35.09  35.09  35.13  35.09  35.07  35.07  35.05 
[15:07:16.912] <TB3>     INFO: Vcal RMS:    0.69   0.68   0.75   0.75   0.73   0.70   0.69   0.64   0.68   0.72   0.72   0.67   0.65   0.70   0.68   0.68 
[15:07:16.913] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:07:16.991] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:07:16.991] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:07:16.991] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:07:16.991] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:07:16.991] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:07:16.991] <TB3>     INFO: ######################################################################
[15:07:16.991] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:07:16.991] <TB3>     INFO: ######################################################################
[15:07:16.995] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:07:17.339] <TB3>     INFO: Expecting 41600 events.
[15:07:21.429] <TB3>     INFO: 41600 events read in total (3361ms).
[15:07:21.430] <TB3>     INFO: Test took 4435ms.
[15:07:21.438] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:21.438] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:07:21.438] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:07:21.446] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:07:21.446] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:07:21.446] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:07:21.446] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:07:21.785] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:07:22.129] <TB3>     INFO: Expecting 41600 events.
[15:07:26.240] <TB3>     INFO: 41600 events read in total (3396ms).
[15:07:26.240] <TB3>     INFO: Test took 4455ms.
[15:07:26.248] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:26.248] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:07:26.248] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:07:26.253] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.096
[15:07:26.253] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:07:26.253] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.225
[15:07:26.253] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[15:07:26.253] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.081
[15:07:26.253] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 184
[15:07:26.253] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.257
[15:07:26.253] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:07:26.254] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.674
[15:07:26.254] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[15:07:26.254] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.266
[15:07:26.254] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 169
[15:07:26.254] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.774
[15:07:26.254] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 167
[15:07:26.254] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.511
[15:07:26.254] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[15:07:26.254] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.259
[15:07:26.254] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[15:07:26.254] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.208
[15:07:26.254] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 179
[15:07:26.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.672
[15:07:26.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[15:07:26.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.167
[15:07:26.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 164
[15:07:26.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.022
[15:07:26.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[15:07:26.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.317
[15:07:26.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 167
[15:07:26.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.07
[15:07:26.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 180
[15:07:26.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.054
[15:07:26.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,5] phvalue 172
[15:07:26.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:07:26.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:07:26.256] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:07:26.346] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:07:26.696] <TB3>     INFO: Expecting 41600 events.
[15:07:30.831] <TB3>     INFO: 41600 events read in total (3420ms).
[15:07:30.832] <TB3>     INFO: Test took 4486ms.
[15:07:30.840] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:30.840] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:07:30.840] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:07:30.844] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:07:30.844] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 52minph_roc = 11
[15:07:30.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.4089
[15:07:30.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 69
[15:07:30.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.7266
[15:07:30.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 65
[15:07:30.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.4322
[15:07:30.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 77
[15:07:30.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.8034
[15:07:30.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,8] phvalue 59
[15:07:30.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.3753
[15:07:30.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 73
[15:07:30.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.5023
[15:07:30.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 74
[15:07:30.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.0671
[15:07:30.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 64
[15:07:30.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.3935
[15:07:30.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 71
[15:07:30.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7638
[15:07:30.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [15 ,60] phvalue 82
[15:07:30.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.8274
[15:07:30.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,19] phvalue 79
[15:07:30.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.2
[15:07:30.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 77
[15:07:30.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.7792
[15:07:30.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,30] phvalue 58
[15:07:30.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.8853
[15:07:30.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 85
[15:07:30.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.4675
[15:07:30.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 64
[15:07:30.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.6565
[15:07:30.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 69
[15:07:30.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.9662
[15:07:30.847] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 75
[15:07:30.849] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 0 0
[15:07:31.256] <TB3>     INFO: Expecting 2560 events.
[15:07:32.215] <TB3>     INFO: 2560 events read in total (245ms).
[15:07:32.215] <TB3>     INFO: Test took 1366ms.
[15:07:32.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:32.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 1 1
[15:07:32.723] <TB3>     INFO: Expecting 2560 events.
[15:07:33.682] <TB3>     INFO: 2560 events read in total (244ms).
[15:07:33.682] <TB3>     INFO: Test took 1466ms.
[15:07:33.683] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:33.683] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 2 2
[15:07:34.191] <TB3>     INFO: Expecting 2560 events.
[15:07:35.150] <TB3>     INFO: 2560 events read in total (244ms).
[15:07:35.150] <TB3>     INFO: Test took 1467ms.
[15:07:35.150] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:35.150] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 8, 3 3
[15:07:35.658] <TB3>     INFO: Expecting 2560 events.
[15:07:36.616] <TB3>     INFO: 2560 events read in total (243ms).
[15:07:36.616] <TB3>     INFO: Test took 1466ms.
[15:07:36.616] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:36.616] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 4 4
[15:07:37.124] <TB3>     INFO: Expecting 2560 events.
[15:07:38.081] <TB3>     INFO: 2560 events read in total (243ms).
[15:07:38.081] <TB3>     INFO: Test took 1465ms.
[15:07:38.081] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:38.082] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 5 5
[15:07:38.589] <TB3>     INFO: Expecting 2560 events.
[15:07:39.547] <TB3>     INFO: 2560 events read in total (242ms).
[15:07:39.548] <TB3>     INFO: Test took 1466ms.
[15:07:39.548] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:39.548] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 6 6
[15:07:40.055] <TB3>     INFO: Expecting 2560 events.
[15:07:41.014] <TB3>     INFO: 2560 events read in total (244ms).
[15:07:41.015] <TB3>     INFO: Test took 1467ms.
[15:07:41.015] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:41.015] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 7 7
[15:07:41.523] <TB3>     INFO: Expecting 2560 events.
[15:07:42.479] <TB3>     INFO: 2560 events read in total (241ms).
[15:07:42.480] <TB3>     INFO: Test took 1465ms.
[15:07:42.480] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:42.480] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 15, 60, 8 8
[15:07:42.987] <TB3>     INFO: Expecting 2560 events.
[15:07:43.944] <TB3>     INFO: 2560 events read in total (242ms).
[15:07:43.945] <TB3>     INFO: Test took 1465ms.
[15:07:43.945] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:43.945] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 19, 9 9
[15:07:44.453] <TB3>     INFO: Expecting 2560 events.
[15:07:45.411] <TB3>     INFO: 2560 events read in total (243ms).
[15:07:45.411] <TB3>     INFO: Test took 1466ms.
[15:07:45.411] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:45.411] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 10 10
[15:07:45.919] <TB3>     INFO: Expecting 2560 events.
[15:07:46.876] <TB3>     INFO: 2560 events read in total (242ms).
[15:07:46.876] <TB3>     INFO: Test took 1465ms.
[15:07:46.876] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:46.876] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 30, 11 11
[15:07:47.384] <TB3>     INFO: Expecting 2560 events.
[15:07:48.341] <TB3>     INFO: 2560 events read in total (242ms).
[15:07:48.342] <TB3>     INFO: Test took 1466ms.
[15:07:48.342] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:48.342] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 12 12
[15:07:48.849] <TB3>     INFO: Expecting 2560 events.
[15:07:49.806] <TB3>     INFO: 2560 events read in total (242ms).
[15:07:49.806] <TB3>     INFO: Test took 1464ms.
[15:07:49.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:49.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 13 13
[15:07:50.315] <TB3>     INFO: Expecting 2560 events.
[15:07:51.272] <TB3>     INFO: 2560 events read in total (242ms).
[15:07:51.273] <TB3>     INFO: Test took 1466ms.
[15:07:51.273] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:51.273] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 14 14
[15:07:51.780] <TB3>     INFO: Expecting 2560 events.
[15:07:52.737] <TB3>     INFO: 2560 events read in total (242ms).
[15:07:52.738] <TB3>     INFO: Test took 1464ms.
[15:07:52.739] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:52.739] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 15 15
[15:07:53.245] <TB3>     INFO: Expecting 2560 events.
[15:07:54.203] <TB3>     INFO: 2560 events read in total (243ms).
[15:07:54.203] <TB3>     INFO: Test took 1464ms.
[15:07:54.204] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:07:54.204] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:07:54.204] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:07:54.204] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[15:07:54.204] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:07:54.204] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:07:54.204] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[15:07:54.204] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[15:07:54.204] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:07:54.204] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[15:07:54.204] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[15:07:54.204] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:07:54.204] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[15:07:54.204] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[15:07:54.204] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[15:07:54.204] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[15:07:54.204] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[15:07:54.206] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:54.714] <TB3>     INFO: Expecting 655360 events.
[15:08:06.506] <TB3>     INFO: 655360 events read in total (11077ms).
[15:08:06.517] <TB3>     INFO: Expecting 655360 events.
[15:08:18.101] <TB3>     INFO: 655360 events read in total (11022ms).
[15:08:18.117] <TB3>     INFO: Expecting 655360 events.
[15:08:29.734] <TB3>     INFO: 655360 events read in total (11054ms).
[15:08:29.755] <TB3>     INFO: Expecting 655360 events.
[15:08:41.352] <TB3>     INFO: 655360 events read in total (11038ms).
[15:08:41.377] <TB3>     INFO: Expecting 655360 events.
[15:08:52.974] <TB3>     INFO: 655360 events read in total (11041ms).
[15:08:52.004] <TB3>     INFO: Expecting 655360 events.
[15:09:04.558] <TB3>     INFO: 655360 events read in total (11010ms).
[15:09:04.592] <TB3>     INFO: Expecting 655360 events.
[15:09:16.147] <TB3>     INFO: 655360 events read in total (11010ms).
[15:09:16.186] <TB3>     INFO: Expecting 655360 events.
[15:09:27.776] <TB3>     INFO: 655360 events read in total (11049ms).
[15:09:27.820] <TB3>     INFO: Expecting 655360 events.
[15:09:39.430] <TB3>     INFO: 655360 events read in total (11077ms).
[15:09:39.479] <TB3>     INFO: Expecting 655360 events.
[15:09:51.106] <TB3>     INFO: 655360 events read in total (11096ms).
[15:09:51.164] <TB3>     INFO: Expecting 655360 events.
[15:10:02.758] <TB3>     INFO: 655360 events read in total (11067ms).
[15:10:02.820] <TB3>     INFO: Expecting 655360 events.
[15:10:14.420] <TB3>     INFO: 655360 events read in total (11073ms).
[15:10:14.483] <TB3>     INFO: Expecting 655360 events.
[15:10:26.104] <TB3>     INFO: 655360 events read in total (11094ms).
[15:10:26.178] <TB3>     INFO: Expecting 655360 events.
[15:10:37.774] <TB3>     INFO: 655360 events read in total (11069ms).
[15:10:37.855] <TB3>     INFO: Expecting 655360 events.
[15:10:49.489] <TB3>     INFO: 655360 events read in total (11107ms).
[15:10:49.567] <TB3>     INFO: Expecting 655360 events.
[15:11:01.170] <TB3>     INFO: 655360 events read in total (11076ms).
[15:11:01.253] <TB3>     INFO: Test took 187047ms.
[15:11:01.348] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:01.653] <TB3>     INFO: Expecting 655360 events.
[15:11:13.392] <TB3>     INFO: 655360 events read in total (11024ms).
[15:11:13.403] <TB3>     INFO: Expecting 655360 events.
[15:11:25.007] <TB3>     INFO: 655360 events read in total (11040ms).
[15:11:25.023] <TB3>     INFO: Expecting 655360 events.
[15:11:36.610] <TB3>     INFO: 655360 events read in total (11022ms).
[15:11:36.631] <TB3>     INFO: Expecting 655360 events.
[15:11:48.223] <TB3>     INFO: 655360 events read in total (11033ms).
[15:11:48.250] <TB3>     INFO: Expecting 655360 events.
[15:11:59.830] <TB3>     INFO: 655360 events read in total (11024ms).
[15:11:59.860] <TB3>     INFO: Expecting 655360 events.
[15:12:11.439] <TB3>     INFO: 655360 events read in total (11028ms).
[15:12:11.472] <TB3>     INFO: Expecting 655360 events.
[15:12:23.045] <TB3>     INFO: 655360 events read in total (11023ms).
[15:12:23.082] <TB3>     INFO: Expecting 655360 events.
[15:12:34.647] <TB3>     INFO: 655360 events read in total (11021ms).
[15:12:34.690] <TB3>     INFO: Expecting 655360 events.
[15:12:46.303] <TB3>     INFO: 655360 events read in total (11080ms).
[15:12:46.348] <TB3>     INFO: Expecting 655360 events.
[15:12:57.921] <TB3>     INFO: 655360 events read in total (11038ms).
[15:12:57.972] <TB3>     INFO: Expecting 655360 events.
[15:13:09.587] <TB3>     INFO: 655360 events read in total (11083ms).
[15:13:09.641] <TB3>     INFO: Expecting 655360 events.
[15:13:21.343] <TB3>     INFO: 655360 events read in total (11171ms).
[15:13:21.401] <TB3>     INFO: Expecting 655360 events.
[15:13:33.118] <TB3>     INFO: 655360 events read in total (11191ms).
[15:13:33.180] <TB3>     INFO: Expecting 655360 events.
[15:13:44.932] <TB3>     INFO: 655360 events read in total (11225ms).
[15:13:44.000] <TB3>     INFO: Expecting 655360 events.
[15:13:56.682] <TB3>     INFO: 655360 events read in total (11156ms).
[15:13:56.752] <TB3>     INFO: Expecting 655360 events.
[15:14:08.395] <TB3>     INFO: 655360 events read in total (11116ms).
[15:14:08.470] <TB3>     INFO: Test took 187122ms.
[15:14:08.645] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:08.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:14:08.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:08.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:14:08.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:08.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:14:08.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:08.647] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:14:08.647] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:08.647] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:14:08.647] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:08.648] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:14:08.648] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:08.648] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:14:08.648] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:08.649] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:14:08.649] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:08.649] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:14:08.649] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:08.649] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:14:08.649] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:08.650] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:14:08.650] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:08.650] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:14:08.650] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:08.651] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:14:08.651] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:08.651] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:14:08.651] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:08.651] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:14:08.651] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:14:08.652] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:14:08.652] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:08.659] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:14:08.666] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:14:08.673] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:14:08.680] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:08.686] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:08.693] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:08.700] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:14:08.707] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:08.714] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:08.721] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:08.728] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:08.735] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:08.742] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:08.748] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:08.755] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:08.762] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:08.769] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:08.775] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:08.782] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:14:08.789] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:14:08.817] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C0.dat
[15:14:08.817] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C1.dat
[15:14:08.817] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C2.dat
[15:14:08.817] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C3.dat
[15:14:08.817] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C4.dat
[15:14:08.817] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C5.dat
[15:14:08.817] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C6.dat
[15:14:08.817] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C7.dat
[15:14:08.818] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C8.dat
[15:14:08.818] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C9.dat
[15:14:08.818] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C10.dat
[15:14:08.818] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C11.dat
[15:14:08.836] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C12.dat
[15:14:08.836] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C13.dat
[15:14:08.836] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C14.dat
[15:14:08.836] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//dacParameters35_C15.dat
[15:14:09.188] <TB3>     INFO: Expecting 41600 events.
[15:14:13.020] <TB3>     INFO: 41600 events read in total (3117ms).
[15:14:13.021] <TB3>     INFO: Test took 4182ms.
[15:14:13.674] <TB3>     INFO: Expecting 41600 events.
[15:14:17.513] <TB3>     INFO: 41600 events read in total (3124ms).
[15:14:17.514] <TB3>     INFO: Test took 4184ms.
[15:14:18.169] <TB3>     INFO: Expecting 41600 events.
[15:14:22.012] <TB3>     INFO: 41600 events read in total (3128ms).
[15:14:22.013] <TB3>     INFO: Test took 4192ms.
[15:14:22.321] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:22.452] <TB3>     INFO: Expecting 2560 events.
[15:14:23.410] <TB3>     INFO: 2560 events read in total (243ms).
[15:14:23.410] <TB3>     INFO: Test took 1090ms.
[15:14:23.414] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:23.918] <TB3>     INFO: Expecting 2560 events.
[15:14:24.876] <TB3>     INFO: 2560 events read in total (243ms).
[15:14:24.877] <TB3>     INFO: Test took 1463ms.
[15:14:24.879] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:25.385] <TB3>     INFO: Expecting 2560 events.
[15:14:26.344] <TB3>     INFO: 2560 events read in total (244ms).
[15:14:26.345] <TB3>     INFO: Test took 1466ms.
[15:14:26.348] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:26.853] <TB3>     INFO: Expecting 2560 events.
[15:14:27.812] <TB3>     INFO: 2560 events read in total (244ms).
[15:14:27.812] <TB3>     INFO: Test took 1464ms.
[15:14:27.814] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:28.321] <TB3>     INFO: Expecting 2560 events.
[15:14:29.281] <TB3>     INFO: 2560 events read in total (245ms).
[15:14:29.281] <TB3>     INFO: Test took 1467ms.
[15:14:29.283] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:29.790] <TB3>     INFO: Expecting 2560 events.
[15:14:30.749] <TB3>     INFO: 2560 events read in total (245ms).
[15:14:30.750] <TB3>     INFO: Test took 1467ms.
[15:14:30.753] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:31.258] <TB3>     INFO: Expecting 2560 events.
[15:14:32.217] <TB3>     INFO: 2560 events read in total (244ms).
[15:14:32.218] <TB3>     INFO: Test took 1465ms.
[15:14:32.220] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:32.726] <TB3>     INFO: Expecting 2560 events.
[15:14:33.685] <TB3>     INFO: 2560 events read in total (244ms).
[15:14:33.686] <TB3>     INFO: Test took 1466ms.
[15:14:33.688] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:34.194] <TB3>     INFO: Expecting 2560 events.
[15:14:35.152] <TB3>     INFO: 2560 events read in total (243ms).
[15:14:35.152] <TB3>     INFO: Test took 1464ms.
[15:14:35.156] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:35.661] <TB3>     INFO: Expecting 2560 events.
[15:14:36.620] <TB3>     INFO: 2560 events read in total (244ms).
[15:14:36.621] <TB3>     INFO: Test took 1465ms.
[15:14:36.623] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:37.130] <TB3>     INFO: Expecting 2560 events.
[15:14:38.088] <TB3>     INFO: 2560 events read in total (243ms).
[15:14:38.088] <TB3>     INFO: Test took 1465ms.
[15:14:38.091] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:38.597] <TB3>     INFO: Expecting 2560 events.
[15:14:39.556] <TB3>     INFO: 2560 events read in total (244ms).
[15:14:39.556] <TB3>     INFO: Test took 1465ms.
[15:14:39.560] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:40.065] <TB3>     INFO: Expecting 2560 events.
[15:14:41.025] <TB3>     INFO: 2560 events read in total (245ms).
[15:14:41.025] <TB3>     INFO: Test took 1466ms.
[15:14:41.028] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:41.534] <TB3>     INFO: Expecting 2560 events.
[15:14:42.493] <TB3>     INFO: 2560 events read in total (244ms).
[15:14:42.493] <TB3>     INFO: Test took 1466ms.
[15:14:42.496] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:42.002] <TB3>     INFO: Expecting 2560 events.
[15:14:43.965] <TB3>     INFO: 2560 events read in total (248ms).
[15:14:43.965] <TB3>     INFO: Test took 1470ms.
[15:14:43.967] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:44.474] <TB3>     INFO: Expecting 2560 events.
[15:14:45.431] <TB3>     INFO: 2560 events read in total (242ms).
[15:14:45.431] <TB3>     INFO: Test took 1464ms.
[15:14:45.434] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:45.940] <TB3>     INFO: Expecting 2560 events.
[15:14:46.899] <TB3>     INFO: 2560 events read in total (243ms).
[15:14:46.899] <TB3>     INFO: Test took 1465ms.
[15:14:46.902] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:47.408] <TB3>     INFO: Expecting 2560 events.
[15:14:48.366] <TB3>     INFO: 2560 events read in total (243ms).
[15:14:48.367] <TB3>     INFO: Test took 1465ms.
[15:14:48.370] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:48.875] <TB3>     INFO: Expecting 2560 events.
[15:14:49.834] <TB3>     INFO: 2560 events read in total (244ms).
[15:14:49.835] <TB3>     INFO: Test took 1465ms.
[15:14:49.837] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:50.344] <TB3>     INFO: Expecting 2560 events.
[15:14:51.303] <TB3>     INFO: 2560 events read in total (245ms).
[15:14:51.303] <TB3>     INFO: Test took 1466ms.
[15:14:51.305] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:51.811] <TB3>     INFO: Expecting 2560 events.
[15:14:52.772] <TB3>     INFO: 2560 events read in total (245ms).
[15:14:52.772] <TB3>     INFO: Test took 1468ms.
[15:14:52.774] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:53.281] <TB3>     INFO: Expecting 2560 events.
[15:14:54.240] <TB3>     INFO: 2560 events read in total (244ms).
[15:14:54.240] <TB3>     INFO: Test took 1466ms.
[15:14:54.242] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:54.749] <TB3>     INFO: Expecting 2560 events.
[15:14:55.708] <TB3>     INFO: 2560 events read in total (244ms).
[15:14:55.708] <TB3>     INFO: Test took 1466ms.
[15:14:55.710] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:56.216] <TB3>     INFO: Expecting 2560 events.
[15:14:57.176] <TB3>     INFO: 2560 events read in total (245ms).
[15:14:57.176] <TB3>     INFO: Test took 1466ms.
[15:14:57.178] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:57.685] <TB3>     INFO: Expecting 2560 events.
[15:14:58.642] <TB3>     INFO: 2560 events read in total (242ms).
[15:14:58.642] <TB3>     INFO: Test took 1464ms.
[15:14:58.645] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:59.151] <TB3>     INFO: Expecting 2560 events.
[15:15:00.108] <TB3>     INFO: 2560 events read in total (242ms).
[15:15:00.108] <TB3>     INFO: Test took 1463ms.
[15:15:00.112] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:00.617] <TB3>     INFO: Expecting 2560 events.
[15:15:01.573] <TB3>     INFO: 2560 events read in total (242ms).
[15:15:01.573] <TB3>     INFO: Test took 1461ms.
[15:15:01.576] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:02.082] <TB3>     INFO: Expecting 2560 events.
[15:15:03.043] <TB3>     INFO: 2560 events read in total (246ms).
[15:15:03.043] <TB3>     INFO: Test took 1467ms.
[15:15:03.046] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:03.552] <TB3>     INFO: Expecting 2560 events.
[15:15:04.509] <TB3>     INFO: 2560 events read in total (242ms).
[15:15:04.509] <TB3>     INFO: Test took 1464ms.
[15:15:04.512] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:05.017] <TB3>     INFO: Expecting 2560 events.
[15:15:05.974] <TB3>     INFO: 2560 events read in total (242ms).
[15:15:05.975] <TB3>     INFO: Test took 1463ms.
[15:15:05.977] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:06.483] <TB3>     INFO: Expecting 2560 events.
[15:15:07.443] <TB3>     INFO: 2560 events read in total (245ms).
[15:15:07.443] <TB3>     INFO: Test took 1467ms.
[15:15:07.445] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:15:07.952] <TB3>     INFO: Expecting 2560 events.
[15:15:08.912] <TB3>     INFO: 2560 events read in total (245ms).
[15:15:08.912] <TB3>     INFO: Test took 1467ms.
[15:15:09.935] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:15:09.935] <TB3>     INFO: PH scale (per ROC):    80  79  80  80  74  62  78  79  79  74  74  70  77  73  84  72
[15:15:09.935] <TB3>     INFO: PH offset (per ROC):  176 178 170 187 176 181 184 176 169 174 175 192 166 186 175 176
[15:15:10.112] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:15:10.115] <TB3>     INFO: ######################################################################
[15:15:10.115] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:15:10.115] <TB3>     INFO: ######################################################################
[15:15:10.115] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:15:10.127] <TB3>     INFO: scanning low vcal = 10
[15:15:10.472] <TB3>     INFO: Expecting 41600 events.
[15:15:14.189] <TB3>     INFO: 41600 events read in total (3002ms).
[15:15:14.189] <TB3>     INFO: Test took 4062ms.
[15:15:14.191] <TB3>     INFO: scanning low vcal = 20
[15:15:14.698] <TB3>     INFO: Expecting 41600 events.
[15:15:18.415] <TB3>     INFO: 41600 events read in total (3002ms).
[15:15:18.416] <TB3>     INFO: Test took 4225ms.
[15:15:18.417] <TB3>     INFO: scanning low vcal = 30
[15:15:18.924] <TB3>     INFO: Expecting 41600 events.
[15:15:22.654] <TB3>     INFO: 41600 events read in total (3015ms).
[15:15:22.655] <TB3>     INFO: Test took 4238ms.
[15:15:22.658] <TB3>     INFO: scanning low vcal = 40
[15:15:23.158] <TB3>     INFO: Expecting 41600 events.
[15:15:27.409] <TB3>     INFO: 41600 events read in total (3536ms).
[15:15:27.410] <TB3>     INFO: Test took 4752ms.
[15:15:27.413] <TB3>     INFO: scanning low vcal = 50
[15:15:27.830] <TB3>     INFO: Expecting 41600 events.
[15:15:32.105] <TB3>     INFO: 41600 events read in total (3559ms).
[15:15:32.106] <TB3>     INFO: Test took 4693ms.
[15:15:32.109] <TB3>     INFO: scanning low vcal = 60
[15:15:32.534] <TB3>     INFO: Expecting 41600 events.
[15:15:36.806] <TB3>     INFO: 41600 events read in total (3557ms).
[15:15:36.807] <TB3>     INFO: Test took 4698ms.
[15:15:36.810] <TB3>     INFO: scanning low vcal = 70
[15:15:37.232] <TB3>     INFO: Expecting 41600 events.
[15:15:41.500] <TB3>     INFO: 41600 events read in total (3553ms).
[15:15:41.501] <TB3>     INFO: Test took 4691ms.
[15:15:41.503] <TB3>     INFO: scanning low vcal = 80
[15:15:41.926] <TB3>     INFO: Expecting 41600 events.
[15:15:46.205] <TB3>     INFO: 41600 events read in total (3564ms).
[15:15:46.206] <TB3>     INFO: Test took 4703ms.
[15:15:46.208] <TB3>     INFO: scanning low vcal = 90
[15:15:46.631] <TB3>     INFO: Expecting 41600 events.
[15:15:50.892] <TB3>     INFO: 41600 events read in total (3546ms).
[15:15:50.893] <TB3>     INFO: Test took 4685ms.
[15:15:50.896] <TB3>     INFO: scanning low vcal = 100
[15:15:51.321] <TB3>     INFO: Expecting 41600 events.
[15:15:55.720] <TB3>     INFO: 41600 events read in total (3684ms).
[15:15:55.720] <TB3>     INFO: Test took 4824ms.
[15:15:55.725] <TB3>     INFO: scanning low vcal = 110
[15:15:56.145] <TB3>     INFO: Expecting 41600 events.
[15:16:00.413] <TB3>     INFO: 41600 events read in total (3553ms).
[15:16:00.413] <TB3>     INFO: Test took 4688ms.
[15:16:00.416] <TB3>     INFO: scanning low vcal = 120
[15:16:00.835] <TB3>     INFO: Expecting 41600 events.
[15:16:05.104] <TB3>     INFO: 41600 events read in total (3553ms).
[15:16:05.105] <TB3>     INFO: Test took 4689ms.
[15:16:05.108] <TB3>     INFO: scanning low vcal = 130
[15:16:05.528] <TB3>     INFO: Expecting 41600 events.
[15:16:09.786] <TB3>     INFO: 41600 events read in total (3543ms).
[15:16:09.787] <TB3>     INFO: Test took 4679ms.
[15:16:09.790] <TB3>     INFO: scanning low vcal = 140
[15:16:10.214] <TB3>     INFO: Expecting 41600 events.
[15:16:14.472] <TB3>     INFO: 41600 events read in total (3543ms).
[15:16:14.473] <TB3>     INFO: Test took 4682ms.
[15:16:14.476] <TB3>     INFO: scanning low vcal = 150
[15:16:14.897] <TB3>     INFO: Expecting 41600 events.
[15:16:19.144] <TB3>     INFO: 41600 events read in total (3532ms).
[15:16:19.145] <TB3>     INFO: Test took 4669ms.
[15:16:19.149] <TB3>     INFO: scanning low vcal = 160
[15:16:19.564] <TB3>     INFO: Expecting 41600 events.
[15:16:23.810] <TB3>     INFO: 41600 events read in total (3531ms).
[15:16:23.811] <TB3>     INFO: Test took 4662ms.
[15:16:23.814] <TB3>     INFO: scanning low vcal = 170
[15:16:24.238] <TB3>     INFO: Expecting 41600 events.
[15:16:28.598] <TB3>     INFO: 41600 events read in total (3645ms).
[15:16:28.600] <TB3>     INFO: Test took 4785ms.
[15:16:28.607] <TB3>     INFO: scanning low vcal = 180
[15:16:29.022] <TB3>     INFO: Expecting 41600 events.
[15:16:33.354] <TB3>     INFO: 41600 events read in total (3617ms).
[15:16:33.356] <TB3>     INFO: Test took 4748ms.
[15:16:33.364] <TB3>     INFO: scanning low vcal = 190
[15:16:33.729] <TB3>     INFO: Expecting 41600 events.
[15:16:38.033] <TB3>     INFO: 41600 events read in total (3589ms).
[15:16:38.035] <TB3>     INFO: Test took 4670ms.
[15:16:38.039] <TB3>     INFO: scanning low vcal = 200
[15:16:38.450] <TB3>     INFO: Expecting 41600 events.
[15:16:42.705] <TB3>     INFO: 41600 events read in total (3540ms).
[15:16:42.707] <TB3>     INFO: Test took 4668ms.
[15:16:42.712] <TB3>     INFO: scanning low vcal = 210
[15:16:43.131] <TB3>     INFO: Expecting 41600 events.
[15:16:47.400] <TB3>     INFO: 41600 events read in total (3554ms).
[15:16:47.402] <TB3>     INFO: Test took 4690ms.
[15:16:47.406] <TB3>     INFO: scanning low vcal = 220
[15:16:47.824] <TB3>     INFO: Expecting 41600 events.
[15:16:52.099] <TB3>     INFO: 41600 events read in total (3559ms).
[15:16:52.099] <TB3>     INFO: Test took 4692ms.
[15:16:52.102] <TB3>     INFO: scanning low vcal = 230
[15:16:52.524] <TB3>     INFO: Expecting 41600 events.
[15:16:56.826] <TB3>     INFO: 41600 events read in total (3587ms).
[15:16:56.827] <TB3>     INFO: Test took 4725ms.
[15:16:56.831] <TB3>     INFO: scanning low vcal = 240
[15:16:57.228] <TB3>     INFO: Expecting 41600 events.
[15:17:01.449] <TB3>     INFO: 41600 events read in total (3506ms).
[15:17:01.450] <TB3>     INFO: Test took 4618ms.
[15:17:01.454] <TB3>     INFO: scanning low vcal = 250
[15:17:01.879] <TB3>     INFO: Expecting 41600 events.
[15:17:06.097] <TB3>     INFO: 41600 events read in total (3503ms).
[15:17:06.098] <TB3>     INFO: Test took 4643ms.
[15:17:06.102] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:17:06.526] <TB3>     INFO: Expecting 41600 events.
[15:17:10.807] <TB3>     INFO: 41600 events read in total (3566ms).
[15:17:10.807] <TB3>     INFO: Test took 4705ms.
[15:17:10.810] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:17:11.230] <TB3>     INFO: Expecting 41600 events.
[15:17:15.511] <TB3>     INFO: 41600 events read in total (3566ms).
[15:17:15.512] <TB3>     INFO: Test took 4702ms.
[15:17:15.515] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:17:15.935] <TB3>     INFO: Expecting 41600 events.
[15:17:20.208] <TB3>     INFO: 41600 events read in total (3558ms).
[15:17:20.209] <TB3>     INFO: Test took 4694ms.
[15:17:20.212] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:17:20.634] <TB3>     INFO: Expecting 41600 events.
[15:17:24.910] <TB3>     INFO: 41600 events read in total (3561ms).
[15:17:24.911] <TB3>     INFO: Test took 4699ms.
[15:17:24.914] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:17:25.336] <TB3>     INFO: Expecting 41600 events.
[15:17:29.587] <TB3>     INFO: 41600 events read in total (3537ms).
[15:17:29.588] <TB3>     INFO: Test took 4674ms.
[15:17:30.128] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:17:30.131] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:17:30.132] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:17:30.132] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:17:30.132] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:17:30.133] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:17:30.133] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:17:30.133] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:17:30.133] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:17:30.133] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:17:30.134] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:17:30.134] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:17:30.134] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:17:30.134] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:17:30.134] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:17:30.135] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:17:30.135] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:18:10.054] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:18:10.054] <TB3>     INFO: non-linearity mean:  0.959 0.951 0.956 0.962 0.958 0.949 0.955 0.958 0.962 0.956 0.962 0.962 0.954 0.962 0.961 0.957
[15:18:10.054] <TB3>     INFO: non-linearity RMS:   0.005 0.007 0.006 0.005 0.007 0.007 0.007 0.005 0.005 0.006 0.005 0.005 0.005 0.006 0.006 0.007
[15:18:10.054] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:18:10.076] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:18:10.098] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:18:10.120] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:18:10.142] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:18:10.164] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:18:10.187] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:18:10.209] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:18:10.231] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:18:10.253] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:18:10.275] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:18:10.297] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:18:10.319] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:18:10.341] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:18:10.363] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:18:10.385] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-11_FPIXTest-17C-Nebraska-160415-1353_2016-04-15_13h53m_1460746426//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:18:10.407] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[15:18:10.408] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:18:10.415] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:18:10.415] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:18:10.418] <TB3>     INFO: ######################################################################
[15:18:10.418] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:18:10.418] <TB3>     INFO: ######################################################################
[15:18:10.420] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:18:10.431] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:18:10.431] <TB3>     INFO:     run 1 of 1
[15:18:10.431] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:18:10.776] <TB3>     INFO: Expecting 3120000 events.
[15:19:00.740] <TB3>     INFO: 1305340 events read in total (49249ms).
[15:19:51.320] <TB3>     INFO: 2609925 events read in total (99830ms).
[15:20:11.374] <TB3>     INFO: 3120000 events read in total (119884ms).
[15:20:11.411] <TB3>     INFO: Test took 120981ms.
[15:20:11.487] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:11.596] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:20:13.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:20:14.461] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:20:15.950] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:20:17.427] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:20:18.812] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:20:20.252] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:20:21.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:20:23.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:20:24.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:20:26.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:20:27.509] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:20:28.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:20:30.362] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:20:31.776] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:20:33.243] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:20:34.745] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 387117056
[15:20:34.775] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:20:34.775] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.2012, RMS = 1.32526
[15:20:34.775] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:20:34.775] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:20:34.775] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.461, RMS = 1.43124
[15:20:34.775] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:20:34.776] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:20:34.776] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.7532, RMS = 1.34871
[15:20:34.776] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:20:34.776] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:20:34.776] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.9709, RMS = 1.68536
[15:20:34.776] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:20:34.777] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:20:34.777] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.1726, RMS = 2.09578
[15:20:34.777] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:20:34.777] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:20:34.777] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.0309, RMS = 2.27758
[15:20:34.777] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:20:34.778] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:20:34.778] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.5796, RMS = 2.08783
[15:20:34.778] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[15:20:34.778] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:20:34.779] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.077, RMS = 2.09092
[15:20:34.779] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[15:20:34.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:20:34.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.9033, RMS = 2.75004
[15:20:34.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:20:34.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:20:34.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.7866, RMS = 2.68113
[15:20:34.780] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:20:34.781] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:20:34.781] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.989, RMS = 1.26859
[15:20:34.781] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:20:34.781] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:20:34.781] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3795, RMS = 1.11668
[15:20:34.781] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:20:34.782] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:20:34.782] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.564, RMS = 1.58623
[15:20:34.782] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:20:34.782] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:20:34.782] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.7324, RMS = 1.9891
[15:20:34.782] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:20:34.783] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:20:34.783] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9309, RMS = 0.855716
[15:20:34.783] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:20:34.783] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:20:34.783] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0178, RMS = 1.18927
[15:20:34.783] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:20:34.784] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:20:34.784] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.8852, RMS = 1.42604
[15:20:34.784] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:20:34.785] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:20:34.785] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.6054, RMS = 1.34087
[15:20:34.785] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:20:34.786] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:20:34.786] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6655, RMS = 1.54974
[15:20:34.786] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:20:34.786] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:20:34.786] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3482, RMS = 1.32671
[15:20:34.786] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:20:34.787] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:20:34.787] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6116, RMS = 1.17777
[15:20:34.787] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:20:34.787] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:20:34.787] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6908, RMS = 1.28136
[15:20:34.787] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:20:34.788] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:20:34.788] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3921, RMS = 1.25824
[15:20:34.788] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:20:34.788] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:20:34.788] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4561, RMS = 1.09714
[15:20:34.788] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:20:34.789] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:20:34.789] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8265, RMS = 1.0348
[15:20:34.789] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:20:34.789] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:20:34.789] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6162, RMS = 1.04794
[15:20:34.789] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:20:34.791] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:20:34.791] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3004, RMS = 1.35319
[15:20:34.791] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:20:34.791] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:20:34.791] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.8975, RMS = 1.75869
[15:20:34.791] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:20:34.792] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:20:34.792] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.1424, RMS = 1.0203
[15:20:34.792] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:20:34.792] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:20:34.792] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5631, RMS = 1.07319
[15:20:34.792] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:20:34.793] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:20:34.793] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8102, RMS = 1.14038
[15:20:34.793] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:20:34.793] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:20:34.793] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4397, RMS = 1.01226
[15:20:34.793] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:20:34.796] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[15:20:34.796] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    1
[15:20:34.796] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:20:34.894] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:20:34.894] <TB3>     INFO: enter test to run
[15:20:34.894] <TB3>     INFO:   test:  no parameter change
[15:20:34.895] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.9mA
[15:20:34.895] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 470.3mA
[15:20:34.895] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.8 C
[15:20:34.895] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:20:35.376] <TB3>    QUIET: Connection to board 24 closed.
[15:20:35.377] <TB3>     INFO: pXar: this is the end, my friend
[15:20:35.377] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
