INTSTYLE=ise
INFILE=C:\Users\Kirti Karan\Documents\verilog\testfpga\andgatetest.ncd
OUTFILE=C:\Users\Kirti Karan\Documents\verilog\testfpga\andgatetest.bit
FAMILY=Spartan3E
PART=xc3s100e-4cp132
WORKINGDIR=C:\Users\Kirti Karan\Documents\verilog\testfpga
LICENSE=WebPack
USER_INFO=__0_0_0
