---
mode: Vibe_code_assistant
---

# MDCC - Interface Design Reference

## Application Overview
**MDCC (Multimedia Document Code Converter)** - An AI-powered application that converts pictures and documents into markdown files for VSCode Copilot context or complete SystemVerilog verification environments (UVM-based) and RTL designs with multiple file outputs.

## Interface Layout

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                           MDCC - Multimedia Document Code Converter                            â•‘
â• â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•£
â•‘                                                                                                â•‘
â•‘  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â•‘
â•‘  â”‚       INPUT SOURCE                      â”‚    â”‚        OUTPUT OPTIONS                    â”‚  â•‘
â•‘  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤    â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â•‘
â•‘  â”‚   ğŸ“· [Upload Picture]                  â”‚    â”‚  âš™ï¸  Convert to:                        â”‚  â•‘
â•‘  â”‚      - Block Diagram                    â”‚    â”‚     â—‹ Markdown (.md)                     â”‚  â•‘
â•‘  â”‚      - Circuit Diagram                  â”‚    â”‚       â””â”€ VSCode Copilot Context          â”‚  â•‘
â•‘  â”‚      - Handwritten Notes                â”‚    â”‚     â— RTL Design (.sv)                   â”‚  â•‘
â•‘  â”‚                                         â”‚    â”‚       â””â”€ Module + Interfaces             â”‚  â•‘
â•‘  â”‚   ğŸ“„ [Upload Document]                 â”‚    â”‚     â—‹ UVM Verification Env               â”‚  â•‘
â•‘  â”‚      - RTL Functionality Desc.          â”‚    â”‚       â””â”€ Multiple Files:                 â”‚  â•‘
â•‘  â”‚      - Verification Requirements        â”‚    â”‚          â€¢ Test                          â”‚  â•‘
â•‘  â”‚      - Design Specifications            â”‚    â”‚          â€¢ Scoreboard                    â”‚  â•‘
â•‘  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚          â€¢ Sequences                     â”‚  â•‘
â•‘                                                  â”‚          â€¢ Agent/Driver/Monitor          â”‚  â•‘
â•‘                                                  â”‚          â€¢ Coverage/Assertions           â”‚  â•‘
â•‘                                                  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â•‘
â•‘                                                                                                â•‘
â•‘  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â•‘
â•‘  â”‚  ğŸ’¬ EXTRA SPECIFICATIONS (Chat with AI Agent)                                           â”‚  â•‘
â•‘  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â•‘
â•‘  â”‚  Add more details, constraints, or specific requirements...                             â”‚  â•‘
â•‘  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚  â•‘
â•‘  â”‚  â”‚ User: "Add a reset synchronizer to the design"                                     â”‚ â”‚  â•‘
â•‘  â”‚  â”‚ ğŸ¤– Agent: "I'll add a 2-stage reset synchronizer. Any specific clock domain?"      â”‚ â”‚  â•‘
â•‘  â”‚  â”‚ User: "Use async reset, sync release pattern"                                      â”‚ â”‚  â•‘
â•‘  â”‚  â”‚ ğŸ¤– Agent: "Understood. I'll implement async reset with synchronous release."       â”‚ â”‚  â•‘
â•‘  â”‚  â”‚                                                                                     â”‚ â”‚  â•‘
â•‘  â”‚  â”‚ [Type your specifications here...]                                          [Send] â”‚ â”‚  â•‘
â•‘  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚  â•‘
â•‘  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â•‘
â•‘                                                                                                â•‘
â•‘  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â•‘
â•‘  â”‚                           PREVIEW AREA                                                   â”‚  â•‘
â•‘  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚  â•‘
â•‘  â”‚  â”‚  ğŸ“¤ INPUT PREVIEW         â”‚  ğŸ“¥ OUTPUT PREVIEW                                      â”‚ â”‚  â•‘
â•‘  â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â”‚  â•‘
â•‘  â”‚  â”‚                            â”‚  ğŸ“‚ Generated Files:                                   â”‚ â”‚  â•‘
â•‘  â”‚  â”‚  [Image/Document shown]    â”‚  â”œâ”€ counter.sv                                        â”‚ â”‚  â•‘
â•‘  â”‚  â”‚                            â”‚  â”œâ”€ counter_if.sv                                     â”‚ â”‚  â•‘
â•‘  â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚  â”œâ”€ counter_test.sv                                  â”‚ â”‚  â•‘
â•‘  â”‚  â”‚  â”‚   ğŸ“„ Block Diagram   â”‚  â”‚  â”œâ”€ counter_scoreboard.sv                            â”‚ â”‚  â•‘
â•‘  â”‚  â”‚  â”‚   or                 â”‚  â”‚  â”œâ”€ counter_coverage.sv                              â”‚ â”‚  â•‘
â•‘  â”‚  â”‚  â”‚   Verification Spec  â”‚  â”‚  â””â”€ counter_assertions.sv                            â”‚ â”‚  â•‘
â•‘  â”‚  â”‚  â”‚                      â”‚  â”‚                                                        â”‚ â”‚  â•‘
â•‘  â”‚  â”‚  â”‚   [Image Preview]    â”‚  â”‚  ğŸ” Currently Viewing: counter.sv                     â”‚ â”‚  â•‘
â•‘  â”‚  â”‚  â”‚                      â”‚  â”‚  ```systemverilog                                      â”‚ â”‚  â•‘
â•‘  â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  module counter (                                     â”‚ â”‚  â•‘
â•‘  â”‚  â”‚                            â”‚    input wire clk,                                    â”‚ â”‚  â•‘
â•‘  â”‚  â”‚  Status: âœ“ Loaded         â”‚    input wire reset,                                  â”‚ â”‚  â•‘
â•‘  â”‚  â”‚                            â”‚    output reg [7:0] count                             â”‚ â”‚  â•‘
â•‘  â”‚  â”‚                            â”‚  );                                                   â”‚ â”‚  â•‘
â•‘  â”‚  â”‚                            â”‚    always @(posedge clk) begin                        â”‚ â”‚  â•‘
â•‘  â”‚  â”‚                            â”‚      if (reset) count <= 8'h0;                        â”‚ â”‚  â•‘
â•‘  â”‚  â”‚                            â”‚      else count <= count + 1;                         â”‚ â”‚  â•‘
â•‘  â”‚  â”‚                            â”‚    end                                                â”‚ â”‚  â•‘
â•‘  â”‚  â”‚                            â”‚  endmodule                                            â”‚ â”‚  â•‘
â•‘  â”‚  â”‚                            â”‚  ```                                                  â”‚ â”‚  â•‘
â•‘  â”‚  â”‚                            â”‚  Status: âš¡ Generating 6 files...                     â”‚ â”‚  â•‘
â•‘  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚  â•‘
â•‘  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â•‘
â•‘                                                                                                â•‘
â•‘  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â•‘
â•‘  â”‚  ACTIONS                                                                                 â”‚  â•‘
â•‘  â”‚  [ ğŸ”„ Process ] [ ğŸ’¾ Save All Files ] [ ğŸ’¾ Save Selected ] [ ğŸ“‹ Copy ] [ ğŸ—‘ï¸ Clear ]  â”‚  â•‘
â•‘  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â•‘
â•‘                                                                                                â•‘
â•‘  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â•‘
â•‘  â”‚  ğŸ“œ PROCESSING LOG                                                                       â”‚  â•‘
â•‘  â”‚  âœ“ Image uploaded successfully (2.3 MB)                                                 â”‚  â•‘
â•‘  â”‚  âš¡ AI analysis in progress...                                                           â”‚  â•‘
â•‘  â”‚  âœ“ Detected block diagram with counter module                                           â”‚  â•‘
â•‘  â”‚  âœ“ Generating RTL design files...                                                       â”‚  â•‘
â•‘  â”‚  âœ“ Created counter.sv (RTL module)                                                      â”‚  â•‘
â•‘  â”‚  âœ“ Created counter_if.sv (Interface)                                                    â”‚  â•‘
â•‘  â”‚  âš¡ Generating UVM verification environment...                                           â”‚  â•‘
â•‘  â”‚  âœ“ Created counter_test.sv (UVM Test)                                                   â”‚  â•‘
â•‘  â”‚  âœ“ Created counter_scoreboard.sv (Scoreboard)                                           â”‚  â•‘
â•‘  â”‚  âœ“ Created counter_coverage.sv (Functional Coverage & Covergroups)                      â”‚  â•‘
â•‘  â”‚  âœ“ Created counter_assertions.sv (SVA Assertions)                                       â”‚  â•‘
â•‘  â”‚  âœ“ All 6 files generated successfully!                                                  â”‚  â•‘
â•‘  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â•‘
â•‘                                                                                                â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

## Core Features

### 1. Input Sources
- **ğŸ“· Upload Picture**: 
  - Block diagrams (generates complete RTL + interfaces)
  - Circuit diagrams (generates RTL modules)
  - Handwritten notes (extracts specifications)
  - Supported formats: PNG, JPG, JPEG, BMP
  
- **ğŸ“„ Upload Document**: 
  - RTL functionality descriptions (generates RTL design)
  - Verification requirements (generates UVM verification environment)
  - Design specifications (generates markdown context for VSCode Copilot)
  - Supported formats: PDF, DOCX, TXT

### 2. Output Options
- **Markdown (.md)**: 
  - VSCode Copilot context files
  - Design documentation
  - Specification summaries
  
- **RTL Design (.sv)**: 
  - Main module file(s)
  - Interface definitions
  - Package files (if needed)
  
- **UVM Verification Environment**: 
  - **Test files**: UVM test classes and sequences
  - **Scoreboard**: Data checking and comparison logic
  - **Sequences**: Stimulus generation (sequence items and sequences)
  - **Agent Components**: Driver, Monitor, Sequencer
  - **Coverage**: Functional coverage and covergroups
  - **Assertions**: SystemVerilog Assertions (SVA) for property checking

### 3. Split-Panel Preview
- **Left Panel - Input Preview**: 
  - Display uploaded image/document
  - Image manipulation controls (zoom, rotate)
  
- **Right Panel - Output Preview**:
  - **File tree view** showing all generated files
  - **File selector** to switch between generated files
  - Live markdown rendering
  - Syntax-highlighted SystemVerilog code preview
  - UVM component visualization
  - Processing status indicators

### 4. Extra Specifications Chat
- **Interactive AI Agent**: Real-time conversation with the AI processing agent
- **Refinement**: Add specific requirements after initial file upload
- **Clarifications**: Ask questions about the generated code
- **Modifications**: Request changes to generated files (e.g., "Add parameter for bus width")
- **Constraints**: Specify design constraints, timing requirements, or verification coverage goals
- **Examples**:
  - "Make the counter parameterizable with configurable width"
  - "Add overflow detection and flag"
  - "Include assertion for checking counter never exceeds max value"
  - "Generate directed tests for edge cases"
  - "Add covergroup for all counter transitions"

### 5. Action Buttons
- **ğŸ”„ Process**: Start AI conversion and file generation
- **ğŸ’¾ Save All Files**: Download all generated files as a ZIP
- **ğŸ’¾ Save Selected**: Download currently viewed file
- **ğŸ“‹ Copy**: Copy current file content to clipboard
- **ğŸ—‘ï¸ Clear**: Reset interface

### 6. Processing Log
- Real-time feedback on AI processing steps
- Error messages and warnings
- Success confirmations
- Processing time tracking

## Technical Components

### Frontend
- Modern, responsive UI framework (React/Vue/Svelte)
- Split-panel layout with resizable dividers
- Real-time preview rendering
- Drag-and-drop file upload
- File type validation
- **Chat interface** for AI agent interaction
- WebSocket for real-time agent responses

### Backend
- AI integration (OpenAI GPT-4 Vision API, Claude Vision, etc.)
- **Conversational AI agent** for requirement refinement
- Image processing pipeline
- OCR capabilities
- **SystemVerilog RTL code generation**
- **UVM testbench architecture generation**
- **Multi-file project structure generation**
- **Iterative code refinement** based on user chat input
- File format conversion
- Session management
- ZIP file creation for batch downloads
- Chat history and context management

### Key Technologies
- **AI/ML**: GPT-4 Vision, OCR engines, text recognition, diagram analysis
- **File Processing**: Image manipulation, PDF parsing, document conversion
- **Real-time Features**: WebSocket for live updates, streaming responses
- **Storage**: Temporary file storage, session caching, multi-file management
- **Hardware Description**: 
  - SystemVerilog RTL synthesis
  - UVM methodology and best practices
  - SVA (SystemVerilog Assertions) generation
  - Functional coverage and covergroup creation
  - Interface and package generation

## User Flow

1. **Upload**: User uploads a picture (block/circuit diagram) or document (specifications/requirements)
2. **Preview**: System displays input in left panel
3. **Select Format**: User chooses between:
   - Markdown (for VSCode Copilot context)
   - RTL Design (generates module + interfaces)
   - UVM Verification Environment (generates complete testbench with multiple files)
4. **Refine (Optional)**: User interacts with AI agent via chat to:
   - Add specific constraints or parameters
   - Request modifications to the design approach
   - Clarify requirements or ask questions
   - Specify additional features (e.g., error handling, edge case coverage)
5. **Process**: AI analyzes input and chat context, then generates appropriate files
6. **Review**: Right panel shows file tree and allows navigation between generated files
7. **Iterate (Optional)**: User can continue chatting with agent to refine generated code
8. **Export**: User can:
   - Download all files as ZIP
   - Download individual files
   - Copy file contents to clipboard

## Input-to-Output Mapping

### Picture Input Examples:
- **Block Diagram** â†’ RTL modules + Interfaces + (optionally) UVM Verification Environment
- **Circuit Diagram** â†’ RTL implementation
- **Handwritten Specs** â†’ Markdown context for Copilot

### Document Input Examples:
- **RTL Functionality Description** â†’ Complete RTL design (module + interfaces)
- **Verification Requirements** â†’ UVM Verification Environment:
  - Test scenarios and sequences
  - Scoreboard with checking logic
  - Coverage model (covergroups)
  - Assertions (SVA)
  - Agent components (driver, monitor, sequencer)
- **Design Specifications** â†’ Markdown documentation for VSCode Copilot context

## Accessibility Features
- Keyboard navigation support
- Screen reader compatibility
- High contrast mode
- Adjustable font sizes
- Clear status indicators

## Future Enhancements
- Batch processing multiple files
- History/Recent conversions
- **Save and load chat sessions** for iterative refinement across sessions
- Custom AI prompts for SystemVerilog generation
- **UVM methodology templates** (different verification architectures)
- **Testbench generation** with configurable UVM base test
- Support for additional hardware description languages (VHDL, Verilog)
- **Advanced diagram recognition**:
  - FSM (Finite State Machine) diagrams â†’ RTL + verification
  - Timing diagrams â†’ Sequence generation
  - Protocol diagrams â†’ Interface + monitor generation
- **Smart file organization**: Auto-create proper directory structure
- **Constraint generation**: SystemVerilog constraint blocks for randomization
- **Integration with EDA tools**: Export configurations for simulators
- **Code quality metrics**: Linting and best practice suggestions for generated code
- **Voice input** for chat specifications
- **Multi-turn refinement tracking**: Show version history of generated files
