{"vcs1":{"timestamp_begin":1680053275.557023272, "rt":0.21, "ut":0.10, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680053275.199300133}
{"VCS_COMP_START_TIME": 1680053275.199300133}
{"VCS_COMP_END_TIME": 1680053275.835771234}
{"VCS_USER_OPTIONS": "+lint=all -sverilog chipInterface.sv 02.sv 00_library.sv 00_SECDED.sv"}
{"vcs1": {"peak_mem": 322904}}
