// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weiHfu_H__
#define __myip_v1_0_HLS_weiHfu_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weiHfu_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weiHfu_ram) {
        ram[0] = "0b10111101001000001011011101100111";
        ram[1] = "0b10111110000110001101110101001010";
        ram[2] = "0b10111101001000011101011110000011";
        ram[3] = "0b10111101011110010101000011010100";
        ram[4] = "0b00111011010000101011101110111110";
        ram[5] = "0b00111100110000100001001111100011";
        ram[6] = "0b10111101011001100000111001010011";
        ram[7] = "0b00111100010111111111100101111001";
        ram[8] = "0b00111101111010000110101001011100";
        ram[9] = "0b10111101100000010101010110111011";
        ram[10] = "0b10111101111101111001000000001100";
        ram[11] = "0b00111101010010101000010001111101";
        ram[12] = "0b10111100100000101000110110111001";
        ram[13] = "0b10111101110010110011100101100000";
        ram[14] = "0b00111101101111101000011000110100";
        ram[15] = "0b00111101101001101101011110101010";
        ram[16] = "0b00111101001100001001110110111100";
        ram[17] = "0b10111101101100110001010100011111";
        ram[18] = "0b00111101111011110010000100111010";
        ram[19] = "0b10111100111111111010101000011010";
        ram[20] = "0b10111101000001000000111110101001";
        ram[21] = "0b00111011001000001001000100011100";
        ram[22] = "0b10111100000010010110100100110111";
        ram[23] = "0b10111101001101010000100010011100";
        ram[24] = "0b10111101001001110010000111111101";
        ram[25] = "0b00111101110111010100000010100010";
        ram[26] = "0b00111100001111001010101010000010";
        ram[27] = "0b00111101110100010000001000000001";
        ram[28] = "0b00111010010101010101001001111001";
        ram[29] = "0b10111110000101110111110000100111";
        ram[30] = "0b10111101110110100011110011110010";
        ram[31] = "0b10111110000101101000110110000101";
        ram[32] = "0b10111101001011110110111101000101";
        ram[33] = "0b10111110000010001101110011001100";
        ram[34] = "0b00111101001010111000000101100010";
        ram[35] = "0b10111101000110001010010010110011";
        ram[36] = "0b00111110010000010101011110111111";
        ram[37] = "0b00111101101010000111100100011101";
        ram[38] = "0b00111101110001000110110100110101";
        ram[39] = "0b10111100001000101010000111111111";
        ram[40] = "0b10111110000011111111101100111110";
        ram[41] = "0b00111101110001110110100110010010";
        ram[42] = "0b10111100100001001101001101100100";
        ram[43] = "0b10111101100011101111011011110100";
        ram[44] = "0b00111101100110101101000101011000";
        ram[45] = "0b00111101000000011000010000000101";
        ram[46] = "0b00111110000110011101111101100010";
        ram[47] = "0b10111110000110011101000000110011";
        ram[48] = "0b10111110010110011100101111110111";
        ram[49] = "0b10111010001010001011111011110001";
        ram[50] = "0b10111110100001110101011000011001";
        ram[51] = "0b00111101111001000001101010010101";
        ram[52] = "0b10111110011101001000000000100011";
        ram[53] = "0b00111101100100001111011101100000";
        ram[54] = "0b00111100101011100010011011010110";
        ram[55] = "0b00111101100101111101001100101100";
        ram[56] = "0b00111101111111111011001011011111";
        ram[57] = "0b10111101010000010110111110001011";
        ram[58] = "0b00111101111100101010110101010000";
        ram[59] = "0b10111101011001100111110100011100";
        ram[60] = "0b00111101101101100111101001110100";
        ram[61] = "0b00111110000101110011010110100100";
        ram[62] = "0b00111101110000101010101100000110";
        ram[63] = "0b10111101001011111110010001101000";
        ram[64] = "0b10111110000000010011100011111111";
        ram[65] = "0b00111110000011110110000100001001";
        ram[66] = "0b00111110010010011001000111000110";
        ram[67] = "0b10111101100111100101000010101000";
        ram[68] = "0b00111110001101111101110010001111";
        ram[69] = "0b10111110000110100000010100100110";
        ram[70] = "0b10111110010010010110110010111101";
        ram[71] = "0b10111110000011000100000001111100";
        ram[72] = "0b10111101101100000000000111000001";
        ram[73] = "0b00111100101000010110010111111000";
        ram[74] = "0b10111101101101110100111001010011";
        ram[75] = "0b10111101110100110111111111101111";
        ram[76] = "0b10111101111001010110101001000011";
        ram[77] = "0b10111110010001101001001001100011";
        ram[78] = "0b10111101110000111111010110110000";
        ram[79] = "0b10111101001001001001110011011110";
        ram[80] = "0b10111101101011111101110101011100";
        ram[81] = "0b10111110000110011001110101011101";
        ram[82] = "0b00111101100111010111101001000010";
        ram[83] = "0b00111001100011111101010010111001";
        ram[84] = "0b00111101111010100111101111011010";
        ram[85] = "0b10111100101000101001000011010010";
        ram[86] = "0b10111110010110000000111010000011";
        ram[87] = "0b00111110000101101010010010101111";
        ram[88] = "0b10111110001000100000100010000000";
        ram[89] = "0b00111110010101010111101111111111";
        ram[90] = "0b00111100101001000111001110011110";
        ram[91] = "0b00111101111111101001100111100000";
        ram[92] = "0b10111101011000000111010000001111";
        ram[93] = "0b10111101110111000100010010011000";
        ram[94] = "0b10111101100110001001000101010001";
        ram[95] = "0b10111101100011000101111010000010";
        ram[96] = "0b10111101011111101001100101001001";
        ram[97] = "0b00111101101010001101100100110000";
        ram[98] = "0b10111101101011001000110101010101";
        ram[99] = "0b10111100100100100011001110111110";
        ram[100] = "0b10111110000010001101110111111011";
        ram[101] = "0b10111101100001001011001101111111";
        ram[102] = "0b10111110001010110001000100001100";
        ram[103] = "0b00111010101000000101100011001110";
        ram[104] = "0b00111101101001111000110010010000";
        ram[105] = "0b00111101011101000111010111100001";
        ram[106] = "0b00111101001011010000111110111000";
        ram[107] = "0b10111100101110100000111111101100";
        ram[108] = "0b10111110001100010001000110011100";
        ram[109] = "0b00111101110111111101011011010111";
        ram[110] = "0b10111101110010101111000110011110";
        ram[111] = "0b00111110001110110000001110111110";
        ram[112] = "0b10111110101111101010100000010000";
        ram[113] = "0b00111110001000001001111111011111";
        ram[114] = "0b00111100010010010000111011010001";
        ram[115] = "0b10111110010001001100000000100011";
        ram[116] = "0b10111110000100101100010010000011";
        ram[117] = "0b10111101101100100101011011111100";
        ram[118] = "0b00111101111101011000111000111001";
        ram[119] = "0b10111110000000111000100111010001";
        ram[120] = "0b00111110000000000101101010101110";
        ram[121] = "0b00111101000101101001001000101111";
        ram[122] = "0b10111110001001111111011011010100";
        ram[123] = "0b10111101101001010000001101001000";
        ram[124] = "0b10111101100010110010100100010000";
        ram[125] = "0b10111110010111101001100011101010";
        ram[126] = "0b00111110010101000101110100110110";
        ram[127] = "0b00111100011100110010111011001110";
        ram[128] = "0b00111101111011000000110011011101";
        ram[129] = "0b00111101100111100001111100101101";
        ram[130] = "0b10111101100110110001100111011011";
        ram[131] = "0b00111110000000000111100010110111";
        ram[132] = "0b10111110001001001100111000110111";
        ram[133] = "0b10111011100110101111111010110100";
        ram[134] = "0b10111101010110101010011111001111";
        ram[135] = "0b00111110001000111010000110100111";
        ram[136] = "0b10111110000111001101101010100011";
        ram[137] = "0b10111110000100110110100100011100";
        ram[138] = "0b10111101000110010010110101100000";
        ram[139] = "0b00111100111001111100100101010101";
        ram[140] = "0b10111101010011111111000000111000";
        ram[141] = "0b10111100000011101110001111010101";
        ram[142] = "0b00111100101010001010110000100001";
        ram[143] = "0b00111100100001000101100001000101";
        ram[144] = "0b00111101011010010101101101000111";
        ram[145] = "0b00111101001011111000000111011110";
        ram[146] = "0b10111110011100001001010000011110";
        ram[147] = "0b00111101010010011000110001000011";
        ram[148] = "0b00111101011100001100101000011011";
        ram[149] = "0b10111110001101100110010000001100";
        ram[150] = "0b00111110001110111111110011010111";
        ram[151] = "0b00111101100011100010100001100011";
        ram[152] = "0b10111101110101010000100100111010";
        ram[153] = "0b00111100111110110101101010111111";
        ram[154] = "0b00111101111111010001010000110011";
        ram[155] = "0b10111110000101111010100011001001";
        ram[156] = "0b00111110001010010001111010011101";
        ram[157] = "0b10111110101010000100011111111011";
        ram[158] = "0b00111101101001001110010101111010";
        ram[159] = "0b00111101101000101010110111100110";
        ram[160] = "0b00111100000101010011111010011001";
        ram[161] = "0b00111110100010010010100100011101";
        ram[162] = "0b00111100110001011011000101010011";
        ram[163] = "0b00111101110011100111011000000100";
        ram[164] = "0b00111110001000110011001101010010";
        ram[165] = "0b00111110011110101100100001010000";
        ram[166] = "0b00111110011011100111000111011101";
        ram[167] = "0b00111110100010011011000000010100";
        ram[168] = "0b10111110000110001000100011101000";
        ram[169] = "0b10111101011100111000100010111001";
        ram[170] = "0b10111110001110000111100001101010";
        ram[171] = "0b00111110001001101000101001110011";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weiHfu) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weiHfu_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weiHfu) {
meminst = new myip_v1_0_HLS_weiHfu_ram("myip_v1_0_HLS_weiHfu_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weiHfu() {
    delete meminst;
}


};//endmodule
#endif
