#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Dec 29 17:42:49 2022
# Process ID: 19122
# Current directory: /home/sdu/Documents/embeddedSystems/project/miniproject/vivado/ArmNet/ArmNet.runs/design_1_nn_ctrl_0_0_synth_1
# Command line: vivado -log design_1_nn_ctrl_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_nn_ctrl_0_0.tcl
# Log file: /home/sdu/Documents/embeddedSystems/project/miniproject/vivado/ArmNet/ArmNet.runs/design_1_nn_ctrl_0_0_synth_1/design_1_nn_ctrl_0_0.vds
# Journal file: /home/sdu/Documents/embeddedSystems/project/miniproject/vivado/ArmNet/ArmNet.runs/design_1_nn_ctrl_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_nn_ctrl_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sdu/Documents/embeddedSystems/project/miniproject/FPGA_AI/hls/ArmNet'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_nn_ctrl_0_0 -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_nn_ctrl_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19226
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2616.035 ; gain = 29.906 ; free physical = 133 ; free virtual = 13946
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_nn_ctrl_0_0' [/home/sdu/Documents/embeddedSystems/project/miniproject/vivado/ArmNet/ArmNet.gen/sources_1/bd/design_1/ip/design_1_nn_ctrl_0_0/synth/design_1_nn_ctrl_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'nn_ctrl' [/home/sdu/Documents/embeddedSystems/project/miniproject/vivado/ArmNet/ArmNet.srcs/sources_1/imports/vhdl/nn_ctrl.vhd:61]
WARNING: [Synth 8-614] signal 'ap_done' is read in the process but is not in the sensitivity list [/home/sdu/Documents/embeddedSystems/project/miniproject/vivado/ArmNet/ArmNet.srcs/sources_1/imports/vhdl/nn_ctrl.vhd:81]
WARNING: [Synth 8-614] signal 'ap_idle' is read in the process but is not in the sensitivity list [/home/sdu/Documents/embeddedSystems/project/miniproject/vivado/ArmNet/ArmNet.srcs/sources_1/imports/vhdl/nn_ctrl.vhd:81]
WARNING: [Synth 8-614] signal 'rstb_busy' is read in the process but is not in the sensitivity list [/home/sdu/Documents/embeddedSystems/project/miniproject/vivado/ArmNet/ArmNet.srcs/sources_1/imports/vhdl/nn_ctrl.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'nn_ctrl' (1#1) [/home/sdu/Documents/embeddedSystems/project/miniproject/vivado/ArmNet/ArmNet.srcs/sources_1/imports/vhdl/nn_ctrl.vhd:61]
INFO: [Synth 8-6155] done synthesizing module 'design_1_nn_ctrl_0_0' (2#1) [/home/sdu/Documents/embeddedSystems/project/miniproject/vivado/ArmNet/ArmNet.gen/sources_1/bd/design_1/ip/design_1_nn_ctrl_0_0/synth/design_1_nn_ctrl_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2660.941 ; gain = 74.812 ; free physical = 888 ; free virtual = 14647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2678.785 ; gain = 92.656 ; free physical = 938 ; free virtual = 14697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2678.785 ; gain = 92.656 ; free physical = 938 ; free virtual = 14697
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2678.785 ; gain = 0.000 ; free physical = 938 ; free virtual = 14697
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2765.676 ; gain = 0.000 ; free physical = 828 ; free virtual = 14588
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2789.488 ; gain = 23.812 ; free physical = 828 ; free virtual = 14588
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2789.488 ; gain = 203.359 ; free physical = 752 ; free virtual = 14512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2789.488 ; gain = 203.359 ; free physical = 752 ; free virtual = 14512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2789.488 ; gain = 203.359 ; free physical = 752 ; free virtual = 14512
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'start_signal_reg' [/home/sdu/Documents/embeddedSystems/project/miniproject/vivado/ArmNet/ArmNet.srcs/sources_1/imports/vhdl/nn_ctrl.vhd:94]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2789.488 ; gain = 203.359 ; free physical = 749 ; free virtual = 14510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2789.488 ; gain = 203.359 ; free physical = 718 ; free virtual = 14482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 3220.980 ; gain = 634.852 ; free physical = 135 ; free virtual = 13533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 3220.980 ; gain = 634.852 ; free physical = 135 ; free virtual = 13533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 3240.012 ; gain = 653.883 ; free physical = 146 ; free virtual = 13524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 3245.949 ; gain = 659.820 ; free physical = 143 ; free virtual = 13524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 3245.949 ; gain = 659.820 ; free physical = 143 ; free virtual = 13524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 3245.949 ; gain = 659.820 ; free physical = 142 ; free virtual = 13524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 3245.949 ; gain = 659.820 ; free physical = 141 ; free virtual = 13524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 3245.949 ; gain = 659.820 ; free physical = 141 ; free virtual = 13523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 3245.949 ; gain = 659.820 ; free physical = 141 ; free virtual = 13523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     8|
|2     |LUT1   |     2|
|3     |LUT2   |    82|
|4     |LUT3   |     3|
|5     |LUT4   |     5|
|6     |LUT5   |    15|
|7     |LUT6   |    14|
|8     |FDRE   |    32|
|9     |LD     |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 3245.949 ; gain = 659.820 ; free physical = 140 ; free virtual = 13523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 3245.949 ; gain = 549.117 ; free physical = 165 ; free virtual = 13548
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 3245.957 ; gain = 659.820 ; free physical = 164 ; free virtual = 13548
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3251.887 ; gain = 0.000 ; free physical = 218 ; free virtual = 13613
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3269.730 ; gain = 0.000 ; free physical = 153 ; free virtual = 13549
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:10 . Memory (MB): peak = 3269.730 ; gain = 961.836 ; free physical = 280 ; free virtual = 13676
INFO: [Common 17-1381] The checkpoint '/home/sdu/Documents/embeddedSystems/project/miniproject/vivado/ArmNet/ArmNet.runs/design_1_nn_ctrl_0_0_synth_1/design_1_nn_ctrl_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint '/home/sdu/Documents/embeddedSystems/project/miniproject/vivado/ArmNet/ArmNet.runs/design_1_nn_ctrl_0_0_synth_1/design_1_nn_ctrl_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_nn_ctrl_0_0_utilization_synth.rpt -pb design_1_nn_ctrl_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 29 17:44:17 2022...
