# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../Lab8-14_Files/DatapathComponents/ALU32Bit.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/Controllers/Control.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/DatapathComponents/DataMemory.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/DatapathComponents/EXMEMRegister.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/TopModules/Execution.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/DatapathComponents/HiLoRegister.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/DatapathComponents/IDEXRegister.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/DatapathComponents/IFIDRegister.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/TopModules/InstructionDecode.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/TopModules/InstructionFetch.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/DatapathComponents/InstructionMemory.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/DatapathComponents/MEMWBRegister.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/TopModules/Memory.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/DatapathComponents/PCAdder.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/DatapathComponents/ProgramCounter.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/DatapathComponents/RegisterFile.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/DatapathComponents/SignExtension.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/TopModules/WriteBack.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/TopModules/TopLevel.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/DatapathComponents/EXAdder.v"
verilog xil_defaultlib  "../../../Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/SimulationSources/TopLevel_tb.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/SimulationSources/WriteBack_tb.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/SimulationSources/Memory_tb.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/SimulationSources/Execution_tb.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/SimulationSources/InstructionDecode_tb.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/SimulationSources/ALU32Bit_tb.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/SimulationSources/Mux32Bit2To1_tb.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/SimulationSources/MEMWBRegister_tb.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/SimulationSources/ShiftLeft2_tb.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/SimulationSources/IFIDRegister_tb.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/SimulationSources/DataMemory_tb.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/SimulationSources/ALUControl_tb.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/SimulationSources/Control_tb.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/SimulationSources/RegisterFile_tb.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/SimulationSources/IDEXRegister_tb.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/SimulationSources/EXAdder_tb.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/SimulationSources/PCAdder_tb.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/SimulationSources/InstructionMemory_tb.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/SimulationSources/EXMEMRegister_tb.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/SimulationSources/ProgramCounter_tb.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/SimulationSources/SignExtension_tb.v"
verilog xil_defaultlib  "../../../../Lab8-14_Files/SimulationSources/InstructionFetch_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
