{
  "module_name": "gp102.c",
  "hash_id": "20137aac6e1973bd885b3ea4063098e7e8b48ef0698d417bb728d77b68d730be",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/gr/gp102.c",
  "human_readable_source": " \n#include \"gf100.h\"\n#include \"ctxgf100.h\"\n\n#include <nvif/class.h>\n\nvoid\ngp102_gr_zbc_clear_stencil(struct gf100_gr *gr, int zbc)\n{\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tconst int znum =  zbc - 1;\n\tconst u32 zoff = znum * 4;\n\n\tif (gr->zbc_stencil[zbc].format)\n\t\tnvkm_wr32(device, 0x41815c + zoff, gr->zbc_stencil[zbc].ds);\n\tnvkm_mask(device, 0x418198 + ((znum / 4) * 4),\n\t\t\t  0x0000007f << ((znum % 4) * 7),\n\t\t\t  gr->zbc_stencil[zbc].format << ((znum % 4) * 7));\n}\n\nint\ngp102_gr_zbc_stencil_get(struct gf100_gr *gr, int format,\n\t\t\t const u32 ds, const u32 l2)\n{\n\tstruct nvkm_ltc *ltc = gr->base.engine.subdev.device->ltc;\n\tint zbc = -ENOSPC, i;\n\n\tfor (i = ltc->zbc_depth_min; i <= ltc->zbc_depth_max; i++) {\n\t\tif (gr->zbc_stencil[i].format) {\n\t\t\tif (gr->zbc_stencil[i].format != format)\n\t\t\t\tcontinue;\n\t\t\tif (gr->zbc_stencil[i].ds != ds)\n\t\t\t\tcontinue;\n\t\t\tif (gr->zbc_stencil[i].l2 != l2) {\n\t\t\t\tWARN_ON(1);\n\t\t\t\treturn -EINVAL;\n\t\t\t}\n\t\t\treturn i;\n\t\t} else {\n\t\t\tzbc = (zbc < 0) ? i : zbc;\n\t\t}\n\t}\n\n\tif (zbc < 0)\n\t\treturn zbc;\n\n\tgr->zbc_stencil[zbc].format = format;\n\tgr->zbc_stencil[zbc].ds = ds;\n\tgr->zbc_stencil[zbc].l2 = l2;\n\tnvkm_ltc_zbc_stencil_get(ltc, zbc, l2);\n\tgr->func->zbc->clear_stencil(gr, zbc);\n\treturn zbc;\n}\n\nconst struct gf100_gr_func_zbc\ngp102_gr_zbc = {\n\t.clear_color = gp100_gr_zbc_clear_color,\n\t.clear_depth = gp100_gr_zbc_clear_depth,\n\t.stencil_get = gp102_gr_zbc_stencil_get,\n\t.clear_stencil = gp102_gr_zbc_clear_stencil,\n};\n\nvoid\ngp102_gr_init_swdx_pes_mask(struct gf100_gr *gr)\n{\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tu32 mask = 0, data, gpc;\n\n\tfor (gpc = 0; gpc < gr->gpc_nr; gpc++) {\n\t\tdata = nvkm_rd32(device, GPC_UNIT(gpc, 0x0c50)) & 0x0000000f;\n\t\tmask |= data << (gpc * 4);\n\t}\n\n\tnvkm_wr32(device, 0x4181d0, mask);\n}\n\nstatic const struct gf100_gr_func\ngp102_gr = {\n\t.oneinit_tiles = gm200_gr_oneinit_tiles,\n\t.oneinit_sm_id = gm200_gr_oneinit_sm_id,\n\t.init = gf100_gr_init,\n\t.init_gpc_mmu = gm200_gr_init_gpc_mmu,\n\t.init_vsc_stream_master = gk104_gr_init_vsc_stream_master,\n\t.init_zcull = gf117_gr_init_zcull,\n\t.init_num_active_ltcs = gm200_gr_init_num_active_ltcs,\n\t.init_rop_active_fbps = gp100_gr_init_rop_active_fbps,\n\t.init_swdx_pes_mask = gp102_gr_init_swdx_pes_mask,\n\t.init_fecs_exceptions = gp100_gr_init_fecs_exceptions,\n\t.init_ds_hww_esr_2 = gm200_gr_init_ds_hww_esr_2,\n\t.init_sked_hww_esr = gk104_gr_init_sked_hww_esr,\n\t.init_419cc0 = gf100_gr_init_419cc0,\n\t.init_ppc_exceptions = gk104_gr_init_ppc_exceptions,\n\t.init_tex_hww_esr = gf100_gr_init_tex_hww_esr,\n\t.init_504430 = gm107_gr_init_504430,\n\t.init_shader_exceptions = gp100_gr_init_shader_exceptions,\n\t.init_rop_exceptions = gf100_gr_init_rop_exceptions,\n\t.init_exception2 = gf100_gr_init_exception2,\n\t.trap_mp = gf100_gr_trap_mp,\n\t.fecs.reset = gf100_gr_fecs_reset,\n\t.rops = gm200_gr_rops,\n\t.gpc_nr = 6,\n\t.tpc_nr = 5,\n\t.ppc_nr = 3,\n\t.grctx = &gp102_grctx,\n\t.zbc = &gp102_gr_zbc,\n\t.sclass = {\n\t\t{ -1, -1, FERMI_TWOD_A },\n\t\t{ -1, -1, KEPLER_INLINE_TO_MEMORY_B },\n\t\t{ -1, -1, PASCAL_B, &gf100_fermi },\n\t\t{ -1, -1, PASCAL_COMPUTE_B },\n\t\t{}\n\t}\n};\n\nMODULE_FIRMWARE(\"nvidia/gp102/gr/fecs_bl.bin\");\nMODULE_FIRMWARE(\"nvidia/gp102/gr/fecs_inst.bin\");\nMODULE_FIRMWARE(\"nvidia/gp102/gr/fecs_data.bin\");\nMODULE_FIRMWARE(\"nvidia/gp102/gr/fecs_sig.bin\");\nMODULE_FIRMWARE(\"nvidia/gp102/gr/gpccs_bl.bin\");\nMODULE_FIRMWARE(\"nvidia/gp102/gr/gpccs_inst.bin\");\nMODULE_FIRMWARE(\"nvidia/gp102/gr/gpccs_data.bin\");\nMODULE_FIRMWARE(\"nvidia/gp102/gr/gpccs_sig.bin\");\nMODULE_FIRMWARE(\"nvidia/gp102/gr/sw_ctx.bin\");\nMODULE_FIRMWARE(\"nvidia/gp102/gr/sw_nonctx.bin\");\nMODULE_FIRMWARE(\"nvidia/gp102/gr/sw_bundle_init.bin\");\nMODULE_FIRMWARE(\"nvidia/gp102/gr/sw_method_init.bin\");\n\nstatic const struct gf100_gr_fwif\ngp102_gr_fwif[] = {\n\t{  0, gm200_gr_load, &gp102_gr, &gm200_gr_fecs_acr, &gm200_gr_gpccs_acr },\n\t{ -1, gm200_gr_nofw },\n\t{}\n};\n\nint\ngp102_gr_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst, struct nvkm_gr **pgr)\n{\n\treturn gf100_gr_new_(gp102_gr_fwif, device, type, inst, pgr);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}