/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [33:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  reg [8:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [28:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_5z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_3z | celloutsig_1_10z[1]);
  assign celloutsig_1_0z = ~(in_data[151] | in_data[190]);
  assign celloutsig_0_7z = { celloutsig_0_5z[3], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z } >= celloutsig_0_0z[20:17];
  assign celloutsig_0_8z = { celloutsig_0_5z[3], celloutsig_0_5z[6], celloutsig_0_5z[6], celloutsig_0_5z[4:3], celloutsig_0_5z[3], celloutsig_0_5z[3], celloutsig_0_5z[6] } >= { celloutsig_0_5z[6], celloutsig_0_5z[4:3], celloutsig_0_5z[3], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_15z = { celloutsig_0_9z[19:15], celloutsig_0_7z, celloutsig_0_2z } >= { celloutsig_0_5z[6], celloutsig_0_5z[6], celloutsig_0_5z[4:3], celloutsig_0_5z[3], celloutsig_0_5z[3], celloutsig_0_5z[6] };
  assign celloutsig_0_10z = in_data[95:92] > in_data[65:62];
  assign celloutsig_1_1z = { in_data[118:117], celloutsig_1_0z } > in_data[100:98];
  assign celloutsig_1_3z = { in_data[153:147], celloutsig_1_1z } < in_data[139:132];
  assign celloutsig_0_0z = in_data[42:9] % { 1'h1, in_data[85:53] };
  assign celloutsig_1_18z = in_data[117:112] * { celloutsig_1_5z[7:3], celloutsig_1_3z };
  assign celloutsig_1_5z = celloutsig_1_2z * { celloutsig_1_2z[9:0], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[75:70] !== celloutsig_0_0z[12:7];
  assign celloutsig_0_14z = { celloutsig_0_12z[1], celloutsig_0_10z } !== celloutsig_0_11z[1:0];
  assign celloutsig_0_2z = celloutsig_0_0z[7:2] !== celloutsig_0_0z[12:7];
  assign celloutsig_0_11z = ~ { celloutsig_0_5z[6], celloutsig_0_5z[4:3], celloutsig_0_10z };
  assign celloutsig_1_2z = { in_data[182:174], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } | in_data[117:106];
  assign celloutsig_0_6z = | { celloutsig_0_4z[7:1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } >>> celloutsig_1_5z[4:2];
  assign celloutsig_0_12z = celloutsig_0_0z[30:23] ~^ celloutsig_0_4z[7:0];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_4z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_4z = in_data[71:63];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_9z = 29'h00000000;
    else if (!clkin_data[32]) celloutsig_0_9z = { celloutsig_0_0z[30:4], celloutsig_0_8z, celloutsig_0_1z };
  assign { celloutsig_0_3z[2], celloutsig_0_3z[3] } = ~ { celloutsig_0_1z, celloutsig_0_0z[2] };
  assign { celloutsig_0_5z[3], celloutsig_0_5z[4], celloutsig_0_5z[6] } = ~ { celloutsig_0_3z[2], celloutsig_0_3z[3], celloutsig_0_2z };
  assign celloutsig_0_3z[1:0] = { celloutsig_0_3z[2], celloutsig_0_3z[2] };
  assign { celloutsig_0_5z[5], celloutsig_0_5z[2:0] } = { celloutsig_0_5z[6], celloutsig_0_5z[3], celloutsig_0_5z[3], celloutsig_0_5z[6] };
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
