// Seed: 373591827
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4, id_5;
  wire id_6;
  tri0 id_7 = 1, id_8 = 1;
  tri0 id_9 = 1;
  final disable id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_6 != id_12;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_2
  );
  wire id_13, id_14, id_15, id_16;
  wand id_17 = 1;
endmodule
