files from Udemy https://www.udemy.com/course/advanced-vhdl-for-verification

Assignment 1 instructions
-------------------------

1) Create a testbench to test the dp\_mem.vhd created by Xlinix Coregen.

2) Create an RTL version of the dp\_mem , using a 2 dimensional array.

3) Create 2 configurations statements, with one using the coregen version, and the other using the RTL version of the dp\_mem.

Questions for this assignment
Can we create a testbench for the Xilinx coregen dp\_mem, along with an RTL version of the dp\_mem, and then 2 configuration statements for simulation?

