Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 13:17:33 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.431       -3.328                     14                 2146        0.159        0.000                      0                 2146        3.000        0.000                       0                   954  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.431       -3.328                     14                 2146        0.159        0.000                      0                 2146        3.000        0.000                       0                   954  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           14  Failing Endpoints,  Worst Slack       -0.431ns,  Total Violation       -3.328ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.431ns  (required time - arrival time)
  Source:                 fsm3/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.456ns  (logic 3.839ns (51.491%)  route 3.617ns (48.509%))
  Logic Levels:           15  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.973     0.973    fsm3/clk
    SLICE_X19Y37         FDRE                                         r  fsm3/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[7]/Q
                         net (fo=3, routed)           0.828     2.220    fsm3/fsm3_out[7]
    SLICE_X19Y37         LUT4 (Prop_lut4_I2_O)        0.296     2.516 f  fsm3/B_addr0[3]_INST_0_i_16/O
                         net (fo=1, routed)           0.292     2.808    fsm3/B_addr0[3]_INST_0_i_16_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.932 r  fsm3/B_addr0[3]_INST_0_i_5/O
                         net (fo=6, routed)           0.671     3.603    fsm3/B_addr0[3]_INST_0_i_5_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124     3.727 f  fsm3/B_addr0[3]_INST_0_i_1/O
                         net (fo=26, routed)          0.428     4.155    fsm5/out_reg[31]_4
    SLICE_X19Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.279 r  fsm5/out[31]_i_1__0/O
                         net (fo=300, routed)         0.832     5.112    mult1/CWrite10_write_en
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.236 r  mult1/out_carry_i_7__0/O
                         net (fo=1, routed)           0.000     5.236    add1/S[1]
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.786 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.786    add1/out_carry_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.120 r  add1/out_carry__0/O[1]
                         net (fo=2, routed)           0.565     6.685    add1/out_reg[30][5]
    SLICE_X18Y38         LUT3 (Prop_lut3_I0_O)        0.303     6.988 r  add1/out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.988    add2/out_reg[7][1]
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.521 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.521    add2/out_carry__0_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.638 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.638    add2/out_carry__1_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.755 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.755    add2/out_carry__2_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.872 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.872    add2/out_carry__3_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.989 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.989    add2/out_carry__4_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.106 r  add2/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.106    add2/out_carry__5_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.429 r  add2/out_carry__6/O[1]
                         net (fo=1, routed)           0.000     8.429    CWrite10/add2_out[29]
    SLICE_X18Y44         FDRE                                         r  CWrite10/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=958, unset)          0.924     7.924    CWrite10/clk
    SLICE_X18Y44         FDRE                                         r  CWrite10/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X18Y44         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                 -0.431    

Slack (VIOLATED) :        -0.423ns  (required time - arrival time)
  Source:                 fsm3/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 3.831ns (51.438%)  route 3.617ns (48.562%))
  Logic Levels:           15  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.973     0.973    fsm3/clk
    SLICE_X19Y37         FDRE                                         r  fsm3/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[7]/Q
                         net (fo=3, routed)           0.828     2.220    fsm3/fsm3_out[7]
    SLICE_X19Y37         LUT4 (Prop_lut4_I2_O)        0.296     2.516 f  fsm3/B_addr0[3]_INST_0_i_16/O
                         net (fo=1, routed)           0.292     2.808    fsm3/B_addr0[3]_INST_0_i_16_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.932 r  fsm3/B_addr0[3]_INST_0_i_5/O
                         net (fo=6, routed)           0.671     3.603    fsm3/B_addr0[3]_INST_0_i_5_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124     3.727 f  fsm3/B_addr0[3]_INST_0_i_1/O
                         net (fo=26, routed)          0.428     4.155    fsm5/out_reg[31]_4
    SLICE_X19Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.279 r  fsm5/out[31]_i_1__0/O
                         net (fo=300, routed)         0.832     5.112    mult1/CWrite10_write_en
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.236 r  mult1/out_carry_i_7__0/O
                         net (fo=1, routed)           0.000     5.236    add1/S[1]
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.786 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.786    add1/out_carry_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.120 r  add1/out_carry__0/O[1]
                         net (fo=2, routed)           0.565     6.685    add1/out_reg[30][5]
    SLICE_X18Y38         LUT3 (Prop_lut3_I0_O)        0.303     6.988 r  add1/out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.988    add2/out_reg[7][1]
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.521 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.521    add2/out_carry__0_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.638 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.638    add2/out_carry__1_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.755 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.755    add2/out_carry__2_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.872 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.872    add2/out_carry__3_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.989 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.989    add2/out_carry__4_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.106 r  add2/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.106    add2/out_carry__5_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.421 r  add2/out_carry__6/O[3]
                         net (fo=1, routed)           0.000     8.421    CWrite10/add2_out[31]
    SLICE_X18Y44         FDRE                                         r  CWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=958, unset)          0.924     7.924    CWrite10/clk
    SLICE_X18Y44         FDRE                                         r  CWrite10/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X18Y44         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                 -0.423    

Slack (VIOLATED) :        -0.347ns  (required time - arrival time)
  Source:                 fsm3/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.372ns  (logic 3.755ns (50.938%)  route 3.617ns (49.062%))
  Logic Levels:           15  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.973     0.973    fsm3/clk
    SLICE_X19Y37         FDRE                                         r  fsm3/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[7]/Q
                         net (fo=3, routed)           0.828     2.220    fsm3/fsm3_out[7]
    SLICE_X19Y37         LUT4 (Prop_lut4_I2_O)        0.296     2.516 f  fsm3/B_addr0[3]_INST_0_i_16/O
                         net (fo=1, routed)           0.292     2.808    fsm3/B_addr0[3]_INST_0_i_16_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.932 r  fsm3/B_addr0[3]_INST_0_i_5/O
                         net (fo=6, routed)           0.671     3.603    fsm3/B_addr0[3]_INST_0_i_5_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124     3.727 f  fsm3/B_addr0[3]_INST_0_i_1/O
                         net (fo=26, routed)          0.428     4.155    fsm5/out_reg[31]_4
    SLICE_X19Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.279 r  fsm5/out[31]_i_1__0/O
                         net (fo=300, routed)         0.832     5.112    mult1/CWrite10_write_en
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.236 r  mult1/out_carry_i_7__0/O
                         net (fo=1, routed)           0.000     5.236    add1/S[1]
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.786 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.786    add1/out_carry_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.120 r  add1/out_carry__0/O[1]
                         net (fo=2, routed)           0.565     6.685    add1/out_reg[30][5]
    SLICE_X18Y38         LUT3 (Prop_lut3_I0_O)        0.303     6.988 r  add1/out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.988    add2/out_reg[7][1]
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.521 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.521    add2/out_carry__0_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.638 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.638    add2/out_carry__1_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.755 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.755    add2/out_carry__2_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.872 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.872    add2/out_carry__3_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.989 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.989    add2/out_carry__4_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.106 r  add2/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.106    add2/out_carry__5_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.345 r  add2/out_carry__6/O[2]
                         net (fo=1, routed)           0.000     8.345    CWrite10/add2_out[30]
    SLICE_X18Y44         FDRE                                         r  CWrite10/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=958, unset)          0.924     7.924    CWrite10/clk
    SLICE_X18Y44         FDRE                                         r  CWrite10/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X18Y44         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 -0.347    

Slack (VIOLATED) :        -0.327ns  (required time - arrival time)
  Source:                 fsm3/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.352ns  (logic 3.735ns (50.804%)  route 3.617ns (49.196%))
  Logic Levels:           15  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.973     0.973    fsm3/clk
    SLICE_X19Y37         FDRE                                         r  fsm3/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[7]/Q
                         net (fo=3, routed)           0.828     2.220    fsm3/fsm3_out[7]
    SLICE_X19Y37         LUT4 (Prop_lut4_I2_O)        0.296     2.516 f  fsm3/B_addr0[3]_INST_0_i_16/O
                         net (fo=1, routed)           0.292     2.808    fsm3/B_addr0[3]_INST_0_i_16_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.932 r  fsm3/B_addr0[3]_INST_0_i_5/O
                         net (fo=6, routed)           0.671     3.603    fsm3/B_addr0[3]_INST_0_i_5_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124     3.727 f  fsm3/B_addr0[3]_INST_0_i_1/O
                         net (fo=26, routed)          0.428     4.155    fsm5/out_reg[31]_4
    SLICE_X19Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.279 r  fsm5/out[31]_i_1__0/O
                         net (fo=300, routed)         0.832     5.112    mult1/CWrite10_write_en
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.236 r  mult1/out_carry_i_7__0/O
                         net (fo=1, routed)           0.000     5.236    add1/S[1]
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.786 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.786    add1/out_carry_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.120 r  add1/out_carry__0/O[1]
                         net (fo=2, routed)           0.565     6.685    add1/out_reg[30][5]
    SLICE_X18Y38         LUT3 (Prop_lut3_I0_O)        0.303     6.988 r  add1/out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.988    add2/out_reg[7][1]
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.521 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.521    add2/out_carry__0_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.638 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.638    add2/out_carry__1_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.755 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.755    add2/out_carry__2_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.872 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.872    add2/out_carry__3_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.989 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.989    add2/out_carry__4_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.106 r  add2/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.106    add2/out_carry__5_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.325 r  add2/out_carry__6/O[0]
                         net (fo=1, routed)           0.000     8.325    CWrite10/add2_out[28]
    SLICE_X18Y44         FDRE                                         r  CWrite10/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=958, unset)          0.924     7.924    CWrite10/clk
    SLICE_X18Y44         FDRE                                         r  CWrite10/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X18Y44         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                 -0.327    

Slack (VIOLATED) :        -0.314ns  (required time - arrival time)
  Source:                 fsm3/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.339ns  (logic 3.722ns (50.717%)  route 3.617ns (49.283%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.973     0.973    fsm3/clk
    SLICE_X19Y37         FDRE                                         r  fsm3/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[7]/Q
                         net (fo=3, routed)           0.828     2.220    fsm3/fsm3_out[7]
    SLICE_X19Y37         LUT4 (Prop_lut4_I2_O)        0.296     2.516 f  fsm3/B_addr0[3]_INST_0_i_16/O
                         net (fo=1, routed)           0.292     2.808    fsm3/B_addr0[3]_INST_0_i_16_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.932 r  fsm3/B_addr0[3]_INST_0_i_5/O
                         net (fo=6, routed)           0.671     3.603    fsm3/B_addr0[3]_INST_0_i_5_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124     3.727 f  fsm3/B_addr0[3]_INST_0_i_1/O
                         net (fo=26, routed)          0.428     4.155    fsm5/out_reg[31]_4
    SLICE_X19Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.279 r  fsm5/out[31]_i_1__0/O
                         net (fo=300, routed)         0.832     5.112    mult1/CWrite10_write_en
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.236 r  mult1/out_carry_i_7__0/O
                         net (fo=1, routed)           0.000     5.236    add1/S[1]
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.786 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.786    add1/out_carry_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.120 r  add1/out_carry__0/O[1]
                         net (fo=2, routed)           0.565     6.685    add1/out_reg[30][5]
    SLICE_X18Y38         LUT3 (Prop_lut3_I0_O)        0.303     6.988 r  add1/out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.988    add2/out_reg[7][1]
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.521 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.521    add2/out_carry__0_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.638 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.638    add2/out_carry__1_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.755 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.755    add2/out_carry__2_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.872 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.872    add2/out_carry__3_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.989 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.989    add2/out_carry__4_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.312 r  add2/out_carry__5/O[1]
                         net (fo=1, routed)           0.000     8.312    CWrite10/add2_out[25]
    SLICE_X18Y43         FDRE                                         r  CWrite10/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=958, unset)          0.924     7.924    CWrite10/clk
    SLICE_X18Y43         FDRE                                         r  CWrite10/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                 -0.314    

Slack (VIOLATED) :        -0.306ns  (required time - arrival time)
  Source:                 fsm3/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.331ns  (logic 3.714ns (50.663%)  route 3.617ns (49.337%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.973     0.973    fsm3/clk
    SLICE_X19Y37         FDRE                                         r  fsm3/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[7]/Q
                         net (fo=3, routed)           0.828     2.220    fsm3/fsm3_out[7]
    SLICE_X19Y37         LUT4 (Prop_lut4_I2_O)        0.296     2.516 f  fsm3/B_addr0[3]_INST_0_i_16/O
                         net (fo=1, routed)           0.292     2.808    fsm3/B_addr0[3]_INST_0_i_16_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.932 r  fsm3/B_addr0[3]_INST_0_i_5/O
                         net (fo=6, routed)           0.671     3.603    fsm3/B_addr0[3]_INST_0_i_5_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124     3.727 f  fsm3/B_addr0[3]_INST_0_i_1/O
                         net (fo=26, routed)          0.428     4.155    fsm5/out_reg[31]_4
    SLICE_X19Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.279 r  fsm5/out[31]_i_1__0/O
                         net (fo=300, routed)         0.832     5.112    mult1/CWrite10_write_en
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.236 r  mult1/out_carry_i_7__0/O
                         net (fo=1, routed)           0.000     5.236    add1/S[1]
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.786 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.786    add1/out_carry_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.120 r  add1/out_carry__0/O[1]
                         net (fo=2, routed)           0.565     6.685    add1/out_reg[30][5]
    SLICE_X18Y38         LUT3 (Prop_lut3_I0_O)        0.303     6.988 r  add1/out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.988    add2/out_reg[7][1]
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.521 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.521    add2/out_carry__0_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.638 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.638    add2/out_carry__1_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.755 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.755    add2/out_carry__2_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.872 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.872    add2/out_carry__3_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.989 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.989    add2/out_carry__4_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.304 r  add2/out_carry__5/O[3]
                         net (fo=1, routed)           0.000     8.304    CWrite10/add2_out[27]
    SLICE_X18Y43         FDRE                                         r  CWrite10/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=958, unset)          0.924     7.924    CWrite10/clk
    SLICE_X18Y43         FDRE                                         r  CWrite10/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                 -0.306    

Slack (VIOLATED) :        -0.230ns  (required time - arrival time)
  Source:                 fsm3/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.255ns  (logic 3.638ns (50.147%)  route 3.617ns (49.853%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.973     0.973    fsm3/clk
    SLICE_X19Y37         FDRE                                         r  fsm3/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[7]/Q
                         net (fo=3, routed)           0.828     2.220    fsm3/fsm3_out[7]
    SLICE_X19Y37         LUT4 (Prop_lut4_I2_O)        0.296     2.516 f  fsm3/B_addr0[3]_INST_0_i_16/O
                         net (fo=1, routed)           0.292     2.808    fsm3/B_addr0[3]_INST_0_i_16_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.932 r  fsm3/B_addr0[3]_INST_0_i_5/O
                         net (fo=6, routed)           0.671     3.603    fsm3/B_addr0[3]_INST_0_i_5_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124     3.727 f  fsm3/B_addr0[3]_INST_0_i_1/O
                         net (fo=26, routed)          0.428     4.155    fsm5/out_reg[31]_4
    SLICE_X19Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.279 r  fsm5/out[31]_i_1__0/O
                         net (fo=300, routed)         0.832     5.112    mult1/CWrite10_write_en
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.236 r  mult1/out_carry_i_7__0/O
                         net (fo=1, routed)           0.000     5.236    add1/S[1]
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.786 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.786    add1/out_carry_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.120 r  add1/out_carry__0/O[1]
                         net (fo=2, routed)           0.565     6.685    add1/out_reg[30][5]
    SLICE_X18Y38         LUT3 (Prop_lut3_I0_O)        0.303     6.988 r  add1/out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.988    add2/out_reg[7][1]
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.521 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.521    add2/out_carry__0_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.638 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.638    add2/out_carry__1_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.755 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.755    add2/out_carry__2_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.872 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.872    add2/out_carry__3_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.989 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.989    add2/out_carry__4_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.228 r  add2/out_carry__5/O[2]
                         net (fo=1, routed)           0.000     8.228    CWrite10/add2_out[26]
    SLICE_X18Y43         FDRE                                         r  CWrite10/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=958, unset)          0.924     7.924    CWrite10/clk
    SLICE_X18Y43         FDRE                                         r  CWrite10/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                 -0.230    

Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 fsm3/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.235ns  (logic 3.618ns (50.009%)  route 3.617ns (49.991%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.973     0.973    fsm3/clk
    SLICE_X19Y37         FDRE                                         r  fsm3/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[7]/Q
                         net (fo=3, routed)           0.828     2.220    fsm3/fsm3_out[7]
    SLICE_X19Y37         LUT4 (Prop_lut4_I2_O)        0.296     2.516 f  fsm3/B_addr0[3]_INST_0_i_16/O
                         net (fo=1, routed)           0.292     2.808    fsm3/B_addr0[3]_INST_0_i_16_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.932 r  fsm3/B_addr0[3]_INST_0_i_5/O
                         net (fo=6, routed)           0.671     3.603    fsm3/B_addr0[3]_INST_0_i_5_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124     3.727 f  fsm3/B_addr0[3]_INST_0_i_1/O
                         net (fo=26, routed)          0.428     4.155    fsm5/out_reg[31]_4
    SLICE_X19Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.279 r  fsm5/out[31]_i_1__0/O
                         net (fo=300, routed)         0.832     5.112    mult1/CWrite10_write_en
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.236 r  mult1/out_carry_i_7__0/O
                         net (fo=1, routed)           0.000     5.236    add1/S[1]
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.786 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.786    add1/out_carry_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.120 r  add1/out_carry__0/O[1]
                         net (fo=2, routed)           0.565     6.685    add1/out_reg[30][5]
    SLICE_X18Y38         LUT3 (Prop_lut3_I0_O)        0.303     6.988 r  add1/out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.988    add2/out_reg[7][1]
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.521 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.521    add2/out_carry__0_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.638 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.638    add2/out_carry__1_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.755 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.755    add2/out_carry__2_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.872 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.872    add2/out_carry__3_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.989 r  add2/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.989    add2/out_carry__4_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.208 r  add2/out_carry__5/O[0]
                         net (fo=1, routed)           0.000     8.208    CWrite10/add2_out[24]
    SLICE_X18Y43         FDRE                                         r  CWrite10/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=958, unset)          0.924     7.924    CWrite10/clk
    SLICE_X18Y43         FDRE                                         r  CWrite10/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                 -0.210    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 fsm3/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 3.605ns (49.919%)  route 3.617ns (50.081%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.973     0.973    fsm3/clk
    SLICE_X19Y37         FDRE                                         r  fsm3/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[7]/Q
                         net (fo=3, routed)           0.828     2.220    fsm3/fsm3_out[7]
    SLICE_X19Y37         LUT4 (Prop_lut4_I2_O)        0.296     2.516 f  fsm3/B_addr0[3]_INST_0_i_16/O
                         net (fo=1, routed)           0.292     2.808    fsm3/B_addr0[3]_INST_0_i_16_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.932 r  fsm3/B_addr0[3]_INST_0_i_5/O
                         net (fo=6, routed)           0.671     3.603    fsm3/B_addr0[3]_INST_0_i_5_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124     3.727 f  fsm3/B_addr0[3]_INST_0_i_1/O
                         net (fo=26, routed)          0.428     4.155    fsm5/out_reg[31]_4
    SLICE_X19Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.279 r  fsm5/out[31]_i_1__0/O
                         net (fo=300, routed)         0.832     5.112    mult1/CWrite10_write_en
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.236 r  mult1/out_carry_i_7__0/O
                         net (fo=1, routed)           0.000     5.236    add1/S[1]
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.786 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.786    add1/out_carry_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.120 r  add1/out_carry__0/O[1]
                         net (fo=2, routed)           0.565     6.685    add1/out_reg[30][5]
    SLICE_X18Y38         LUT3 (Prop_lut3_I0_O)        0.303     6.988 r  add1/out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.988    add2/out_reg[7][1]
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.521 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.521    add2/out_carry__0_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.638 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.638    add2/out_carry__1_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.755 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.755    add2/out_carry__2_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.872 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.872    add2/out_carry__3_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.195 r  add2/out_carry__4/O[1]
                         net (fo=1, routed)           0.000     8.195    CWrite10/add2_out[21]
    SLICE_X18Y42         FDRE                                         r  CWrite10/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=958, unset)          0.924     7.924    CWrite10/clk
    SLICE_X18Y42         FDRE                                         r  CWrite10/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X18Y42         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.189ns  (required time - arrival time)
  Source:                 fsm3/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 3.597ns (49.863%)  route 3.617ns (50.137%))
  Logic Levels:           13  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.973     0.973    fsm3/clk
    SLICE_X19Y37         FDRE                                         r  fsm3/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[7]/Q
                         net (fo=3, routed)           0.828     2.220    fsm3/fsm3_out[7]
    SLICE_X19Y37         LUT4 (Prop_lut4_I2_O)        0.296     2.516 f  fsm3/B_addr0[3]_INST_0_i_16/O
                         net (fo=1, routed)           0.292     2.808    fsm3/B_addr0[3]_INST_0_i_16_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I5_O)        0.124     2.932 r  fsm3/B_addr0[3]_INST_0_i_5/O
                         net (fo=6, routed)           0.671     3.603    fsm3/B_addr0[3]_INST_0_i_5_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124     3.727 f  fsm3/B_addr0[3]_INST_0_i_1/O
                         net (fo=26, routed)          0.428     4.155    fsm5/out_reg[31]_4
    SLICE_X19Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.279 r  fsm5/out[31]_i_1__0/O
                         net (fo=300, routed)         0.832     5.112    mult1/CWrite10_write_en
    SLICE_X17Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.236 r  mult1/out_carry_i_7__0/O
                         net (fo=1, routed)           0.000     5.236    add1/S[1]
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.786 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.786    add1/out_carry_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.120 r  add1/out_carry__0/O[1]
                         net (fo=2, routed)           0.565     6.685    add1/out_reg[30][5]
    SLICE_X18Y38         LUT3 (Prop_lut3_I0_O)        0.303     6.988 r  add1/out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.988    add2/out_reg[7][1]
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.521 r  add2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.521    add2/out_carry__0_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.638 r  add2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.638    add2/out_carry__1_n_0
    SLICE_X18Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.755 r  add2/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.755    add2/out_carry__2_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.872 r  add2/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.872    add2/out_carry__3_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.187 r  add2/out_carry__4/O[3]
                         net (fo=1, routed)           0.000     8.187    CWrite10/add2_out[23]
    SLICE_X18Y42         FDRE                                         r  CWrite10/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=958, unset)          0.924     7.924    CWrite10/clk
    SLICE_X18Y42         FDRE                                         r  CWrite10/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X18Y42         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                 -0.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.410     0.410    mult0/clk
    SLICE_X18Y32         FDRE                                         r  mult0/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult0/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.055     0.614    mult0/p_1_in[4]
    SLICE_X18Y32         FDRE                                         r  mult0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.432     0.432    mult0/clk
    SLICE_X18Y32         FDRE                                         r  mult0/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X18Y32         FDRE (Hold_fdre_C_D)         0.023     0.455    mult0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.410     0.410    mult0/clk
    SLICE_X14Y35         FDRE                                         r  mult0/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult0/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.057     0.615    mult0/p_1_in[7]
    SLICE_X14Y35         FDRE                                         r  mult0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.432     0.432    mult0/clk
    SLICE_X14Y35         FDRE                                         r  mult0/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.023     0.455    mult0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.410     0.410    mult1/clk
    SLICE_X18Y46         FDRE                                         r  mult1/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult1/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.057     0.615    mult1/p_1_in[15]
    SLICE_X18Y46         FDRE                                         r  mult1/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.432     0.432    mult1/clk
    SLICE_X18Y46         FDRE                                         r  mult1/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X18Y46         FDRE (Hold_fdre_C_D)         0.023     0.455    mult1/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mult3/out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult3/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.410     0.410    mult3/clk
    SLICE_X19Y38         FDRE                                         r  mult3/out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult3/out_tmp_reg[6]/Q
                         net (fo=1, routed)           0.113     0.664    mult3/p_1_in[6]
    SLICE_X19Y38         FDRE                                         r  mult3/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.432     0.432    mult3/clk
    SLICE_X19Y38         FDRE                                         r  mult3/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X19Y38         FDRE (Hold_fdre_C_D)         0.070     0.502    mult3/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.410     0.410    mult0/clk
    SLICE_X18Y32         FDRE                                         r  mult0/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult0/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.059     0.617    mult0/p_1_in[0]
    SLICE_X18Y32         FDRE                                         r  mult0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.432     0.432    mult0/clk
    SLICE_X18Y32         FDRE                                         r  mult0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X18Y32         FDRE (Hold_fdre_C_D)         0.022     0.454    mult0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mult4/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult4/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.410     0.410    mult4/clk
    SLICE_X32Y38         FDRE                                         r  mult4/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult4/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.059     0.617    mult4/p_1_in[1]
    SLICE_X32Y38         FDRE                                         r  mult4/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.432     0.432    mult4/clk
    SLICE_X32Y38         FDRE                                         r  mult4/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y38         FDRE (Hold_fdre_C_D)         0.022     0.454    mult4/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.410     0.410    mult2/clk
    SLICE_X29Y43         FDRE                                         r  mult2/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult2/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.053     0.592    mult2/p_1_in[3]
    SLICE_X29Y43         FDRE                                         r  mult2/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.432     0.432    mult2/clk
    SLICE_X29Y43         FDRE                                         r  mult2/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y43         FDRE (Hold_fdre_C_D)        -0.007     0.425    mult2/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult3/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult3/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.410     0.410    mult3/clk
    SLICE_X21Y35         FDRE                                         r  mult3/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult3/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.055     0.593    mult3/p_1_in[3]
    SLICE_X21Y35         FDRE                                         r  mult3/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.432     0.432    mult3/clk
    SLICE_X21Y35         FDRE                                         r  mult3/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult3/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult3/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult3/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.410     0.410    mult3/clk
    SLICE_X23Y36         FDRE                                         r  mult3/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult3/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.055     0.593    mult3/p_1_in[7]
    SLICE_X23Y36         FDRE                                         r  mult3/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.432     0.432    mult3/clk
    SLICE_X23Y36         FDRE                                         r  mult3/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult3/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult0/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.410     0.410    mult0/clk
    SLICE_X15Y35         FDRE                                         r  mult0/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[22]/Q
                         net (fo=1, routed)           0.112     0.663    CWrite00/Q[22]
    SLICE_X14Y36         FDRE                                         r  CWrite00/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=958, unset)          0.432     0.432    CWrite00/clk
    SLICE_X14Y36         FDRE                                         r  CWrite00/out_reg[22]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y36         FDRE (Hold_fdre_C_D)         0.063     0.495    CWrite00/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X0Y14   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y18   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y16   mult4/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X1Y13   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y18   mult2/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X1Y15   mult3/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y15   mult4/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y19   mult2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X0Y16   mult3/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X0Y19   mult1/out_tmp_reg__0/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X19Y35  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X15Y38  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X15Y38  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X15Y38  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y38  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y38  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X17Y37  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X22Y40  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X13Y40  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X12Y39  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X19Y35  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X15Y38  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X15Y38  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X15Y38  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y38  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y38  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X17Y37  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X22Y40  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X13Y40  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X12Y39  ARead00/out_reg[18]/C



