{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555740925334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555740925335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 23:15:25 2019 " "Processing started: Fri Apr 19 23:15:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555740925335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740925335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cirno -c cirno " "Command: quartus_map --read_settings_files=on --write_settings_files=off cirno -c cirno" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740925335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555740925635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555740925635 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register.sv(11) " "Verilog HDL information at register.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "../src/cirno/register.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/register.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1555740935565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tedi2/playground/cirno-processing-unit/src/cirno/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tedi2/playground/cirno-processing-unit/src/cirno/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../src/cirno/register.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555740935566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tedi2/playground/cirno-processing-unit/src/cirno/proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tedi2/playground/cirno-processing-unit/src/cirno/proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prog " "Found entity 1: prog" {  } { { "../src/cirno/proc.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/proc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555740935567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935567 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dm.sv(32) " "Verilog HDL warning at dm.sv(32): extended using \"x\" or \"z\"" {  } { { "../src/cirno/dm.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/dm.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555740935567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tedi2/playground/cirno-processing-unit/src/cirno/dm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tedi2/playground/cirno-processing-unit/src/cirno/dm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dm " "Found entity 1: dm" {  } { { "../src/cirno/dm.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/dm.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555740935567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tedi2/playground/cirno-processing-unit/src/cirno/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tedi2/playground/cirno-processing-unit/src/cirno/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../src/cirno/memory.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555740935568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tedi2/playground/cirno-processing-unit/src/cirno/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tedi2/playground/cirno-processing-unit/src/cirno/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../src/cirno/decoder.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555740935568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tedi2/playground/cirno-processing-unit/src/cirno/prog123_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tedi2/playground/cirno-processing-unit/src/cirno/prog123_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prog123_tb " "Found entity 1: prog123_tb" {  } { { "../src/cirno/prog123_tb.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/prog123_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555740935569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tedi2/playground/cirno-processing-unit/src/cirno/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tedi2/playground/cirno-processing-unit/src/cirno/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/cirno/alu.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/alu.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555740935569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Found entity 1: fetch_unit" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555740935571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tedi2/playground/cirno-processing-unit/src/cirno/top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tedi2/playground/cirno-processing-unit/src/cirno/top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../src/cirno/top_level.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/top_level.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555740935571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tedi2/playground/cirno-processing-unit/src/cirno/tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tedi2/playground/cirno-processing-unit/src/cirno/tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "../src/cirno/tb.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555740935571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555740935624 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top_level.sv(57) " "Verilog HDL Case Statement information at top_level.sv(57): all case item expressions in this case statement are onehot" {  } { { "../src/cirno/top_level.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/top_level.sv" 57 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1555740935628 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder\"" {  } { { "../src/cirno/top_level.sv" "decoder" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/top_level.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555740935640 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "decoder.sv(44) " "Verilog HDL Casex/Casez warning at decoder.sv(44): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../src/cirno/decoder.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/decoder.sv" 44 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1555740935641 "|top_level|decoder:decoder"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "decoder.sv(95) " "Verilog HDL Casex/Casez warning at decoder.sv(95): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../src/cirno/decoder.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/decoder.sv" 95 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1555740935641 "|top_level|decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:dm1 " "Elaborating entity \"memory\" for hierarchy \"memory:dm1\"" {  } { { "../src/cirno/top_level.sv" "dm1" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/top_level.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555740935642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:dm1\|altsyncram:core\[0\]\[7\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"memory:dm1\|altsyncram:core\[0\]\[7\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555740935720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:dm1\|altsyncram:core\[0\]\[7\]__1 " "Elaborated megafunction instantiation \"memory:dm1\|altsyncram:core\[0\]\[7\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555740935721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:dm1\|altsyncram:core\[0\]\[7\]__1 " "Instantiated megafunction \"memory:dm1\|altsyncram:core\[0\]\[7\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555740935721 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555740935721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m0q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m0q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m0q1 " "Found entity 1: altsyncram_m0q1" {  } { { "db/altsyncram_m0q1.tdf" "" { Text "/home/tedi2/playground/cirno-processing-unit/quartus/db/altsyncram_m0q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555740935766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m0q1 memory:dm1\|altsyncram:core\[0\]\[7\]__1\|altsyncram_m0q1:auto_generated " "Elaborating entity \"altsyncram_m0q1\" for hierarchy \"memory:dm1\|altsyncram:core\[0\]\[7\]__1\|altsyncram_m0q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/tedi2/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555740935767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:register " "Elaborating entity \"register\" for hierarchy \"register:register\"" {  } { { "../src/cirno/top_level.sv" "register" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/top_level.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555740935769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "../src/cirno/top_level.sv" "alu" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/top_level.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555740935770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_unit fetch_unit:fetch_unit " "Elaborating entity \"fetch_unit\" for hierarchy \"fetch_unit:fetch_unit\"" {  } { { "../src/cirno/top_level.sv" "fetch_unit" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/top_level.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555740935771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fetch_unit.sv(22) " "Verilog HDL assignment warning at fetch_unit.sv(22): truncated value with size 32 to match size of target (2)" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555740935782 "|top_level|fetch_unit:fetch_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fetch_unit.sv(43) " "Verilog HDL assignment warning at fetch_unit.sv(43): truncated value with size 32 to match size of target (9)" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555740935782 "|top_level|fetch_unit:fetch_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "prog fetch_unit.sv(48) " "Verilog HDL Always Construct warning at fetch_unit.sv(48): variable \"prog\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1555740935783 "|top_level|fetch_unit:fetch_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rom1 fetch_unit.sv(49) " "Verilog HDL Always Construct warning at fetch_unit.sv(49): variable \"rom1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1555740935783 "|top_level|fetch_unit:fetch_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rom2 fetch_unit.sv(50) " "Verilog HDL Always Construct warning at fetch_unit.sv(50): variable \"rom2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1555740935785 "|top_level|fetch_unit:fetch_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rom3 fetch_unit.sv(51) " "Verilog HDL Always Construct warning at fetch_unit.sv(51): variable \"rom3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1555740935787 "|top_level|fetch_unit:fetch_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fetch_unit.sv(48) " "Verilog HDL Case Statement warning at fetch_unit.sv(48): incomplete case statement has no default case item" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 48 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1555740935788 "|top_level|fetch_unit:fetch_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inst fetch_unit.sv(47) " "Verilog HDL Always Construct warning at fetch_unit.sv(47): inferring latch(es) for variable \"inst\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555740935788 "|top_level|fetch_unit:fetch_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom1\[511..139\] 0 fetch_unit.sv(14) " "Net \"rom1\[511..139\]\" at fetch_unit.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555740935879 "|top_level|fetch_unit:fetch_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom2\[511..185\] 0 fetch_unit.sv(15) " "Net \"rom2\[511..185\]\" at fetch_unit.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555740935880 "|top_level|fetch_unit:fetch_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom3\[511..226\] 0 fetch_unit.sv(16) " "Net \"rom3\[511..226\]\" at fetch_unit.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555740935880 "|top_level|fetch_unit:fetch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[0\] fetch_unit.sv(47) " "Inferred latch for \"inst\[0\]\" at fetch_unit.sv(47)" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935898 "|top_level|fetch_unit:fetch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[1\] fetch_unit.sv(47) " "Inferred latch for \"inst\[1\]\" at fetch_unit.sv(47)" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935899 "|top_level|fetch_unit:fetch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[2\] fetch_unit.sv(47) " "Inferred latch for \"inst\[2\]\" at fetch_unit.sv(47)" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935899 "|top_level|fetch_unit:fetch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[3\] fetch_unit.sv(47) " "Inferred latch for \"inst\[3\]\" at fetch_unit.sv(47)" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935900 "|top_level|fetch_unit:fetch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[4\] fetch_unit.sv(47) " "Inferred latch for \"inst\[4\]\" at fetch_unit.sv(47)" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935901 "|top_level|fetch_unit:fetch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[5\] fetch_unit.sv(47) " "Inferred latch for \"inst\[5\]\" at fetch_unit.sv(47)" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935902 "|top_level|fetch_unit:fetch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[6\] fetch_unit.sv(47) " "Inferred latch for \"inst\[6\]\" at fetch_unit.sv(47)" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935903 "|top_level|fetch_unit:fetch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[7\] fetch_unit.sv(47) " "Inferred latch for \"inst\[7\]\" at fetch_unit.sv(47)" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935903 "|top_level|fetch_unit:fetch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[8\] fetch_unit.sv(47) " "Inferred latch for \"inst\[8\]\" at fetch_unit.sv(47)" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740935904 "|top_level|fetch_unit:fetch_unit"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_unit:fetch_unit\|inst\[1\] " "Latch fetch_unit:fetch_unit\|inst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_unit:fetch_unit\|prog\[1\] " "Ports D and ENA on the latch are fed by the same signal fetch_unit:fetch_unit\|prog\[1\]" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555740936976 ""}  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555740936976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_unit:fetch_unit\|inst\[2\] " "Latch fetch_unit:fetch_unit\|inst\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_unit:fetch_unit\|prog\[1\] " "Ports D and ENA on the latch are fed by the same signal fetch_unit:fetch_unit\|prog\[1\]" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555740936976 ""}  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555740936976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_unit:fetch_unit\|inst\[3\] " "Latch fetch_unit:fetch_unit\|inst\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_unit:fetch_unit\|prog\[1\] " "Ports D and ENA on the latch are fed by the same signal fetch_unit:fetch_unit\|prog\[1\]" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555740936976 ""}  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555740936976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_unit:fetch_unit\|inst\[4\] " "Latch fetch_unit:fetch_unit\|inst\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_unit:fetch_unit\|prog\[1\] " "Ports D and ENA on the latch are fed by the same signal fetch_unit:fetch_unit\|prog\[1\]" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555740936976 ""}  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555740936976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_unit:fetch_unit\|inst\[5\] " "Latch fetch_unit:fetch_unit\|inst\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_unit:fetch_unit\|prog\[1\] " "Ports D and ENA on the latch are fed by the same signal fetch_unit:fetch_unit\|prog\[1\]" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555740936976 ""}  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555740936976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_unit:fetch_unit\|inst\[6\] " "Latch fetch_unit:fetch_unit\|inst\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_unit:fetch_unit\|prog\[1\] " "Ports D and ENA on the latch are fed by the same signal fetch_unit:fetch_unit\|prog\[1\]" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555740936976 ""}  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555740936976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_unit:fetch_unit\|inst\[7\] " "Latch fetch_unit:fetch_unit\|inst\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_unit:fetch_unit\|prog\[1\] " "Ports D and ENA on the latch are fed by the same signal fetch_unit:fetch_unit\|prog\[1\]" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555740936976 ""}  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555740936976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_unit:fetch_unit\|inst\[8\] " "Latch fetch_unit:fetch_unit\|inst\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_unit:fetch_unit\|prog\[1\] " "Ports D and ENA on the latch are fed by the same signal fetch_unit:fetch_unit\|prog\[1\]" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555740936976 ""}  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555740936976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fetch_unit:fetch_unit\|inst\[0\] " "Latch fetch_unit:fetch_unit\|inst\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_unit:fetch_unit\|prog\[1\] " "Ports D and ENA on the latch are fed by the same signal fetch_unit:fetch_unit\|prog\[1\]" {  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1555740936976 ""}  } { { "../src/cirno/fetch_unit.sv" "" { Text "/home/tedi2/playground/cirno-processing-unit/src/cirno/fetch_unit.sv" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1555740936976 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555740937303 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555740938491 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tedi2/playground/cirno-processing-unit/quartus/output_files/cirno.map.smsg " "Generated suppressed messages file /home/tedi2/playground/cirno-processing-unit/quartus/output_files/cirno.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740938509 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555740938600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555740938600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "451 " "Implemented 451 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555740938664 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555740938664 ""} { "Info" "ICUT_CUT_TM_LCELLS" "440 " "Implemented 440 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555740938664 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1555740938664 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555740938664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1101 " "Peak virtual memory: 1101 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555740938675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 23:15:38 2019 " "Processing ended: Fri Apr 19 23:15:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555740938675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555740938675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555740938675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555740938675 ""}
