<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ambiq NeuralSPOT: USB_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="am_intelligence.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ambiq NeuralSPOT<span id="projectnumber">&#160;Beta</span>
   </div>
   <div id="projectbrief">NeuralSPOT is Ambiq&#39;s collection of AI libraries and tools</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('struct_u_s_b___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">USB_Type Struct Reference<div class="ingroups"><a class="el" href="group___ambiq.html">Micro</a> &raquo; <a class="el" href="group__apollo4p.html">Apollo4p</a> &raquo; <a class="el" href="group___device___peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>USB device register descriptions.  
 <a href="struct_u_s_b___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="apollo4p_8h_source.html">apollo4p.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a7746cc9bd0b0be7518eae2e1fbf5eba9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7bd140e701d349186ab54befff16ed50"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a7bd140e701d349186ab54befff16ed50">CFG0</a></td></tr>
<tr class="separator:a7bd140e701d349186ab54befff16ed50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a08cb25e0df7106c77152c1150748ee"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4a85d013ef46d0fa55cbef5f8faed96f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a4a85d013ef46d0fa55cbef5f8faed96f">FuncAddr</a>: 7</td></tr>
<tr class="separator:a4a85d013ef46d0fa55cbef5f8faed96f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a004002892b272b866e08b008987b62bc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a004002892b272b866e08b008987b62bc">Update</a>: 1</td></tr>
<tr class="separator:a004002892b272b866e08b008987b62bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad470c90b993170d6540a82ff614a92c9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ad470c90b993170d6540a82ff614a92c9">Enabl</a>: 1</td></tr>
<tr class="separator:ad470c90b993170d6540a82ff614a92c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36bdf11519070f4fc261290573e36bcd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a36bdf11519070f4fc261290573e36bcd">Suspen</a>: 1</td></tr>
<tr class="separator:a36bdf11519070f4fc261290573e36bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a15f7e41c9bdb58a240e3d53e170cf0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a9a15f7e41c9bdb58a240e3d53e170cf0">Resume</a>: 1</td></tr>
<tr class="separator:a9a15f7e41c9bdb58a240e3d53e170cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac46919532b252c5f5982783aba0a3c2d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ac46919532b252c5f5982783aba0a3c2d">Reset</a>: 1</td></tr>
<tr class="separator:ac46919532b252c5f5982783aba0a3c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d9f1a64d152c1c6e147141ef04c7d08"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a4d9f1a64d152c1c6e147141ef04c7d08">HSMode</a>: 1</td></tr>
<tr class="separator:a4d9f1a64d152c1c6e147141ef04c7d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60c5715d2e97599d7e50df9de61ae40a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a60c5715d2e97599d7e50df9de61ae40a">HSEnab</a>: 1</td></tr>
<tr class="separator:a60c5715d2e97599d7e50df9de61ae40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac00f1fa321d327d58eec36466ede9d78"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ac00f1fa321d327d58eec36466ede9d78">AMSPECIFIC</a>: 1</td></tr>
<tr class="separator:ac00f1fa321d327d58eec36466ede9d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23eedb520c3dfcefac144d42521aca14"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a23eedb520c3dfcefac144d42521aca14">ISOUpdate</a>: 1</td></tr>
<tr class="separator:a23eedb520c3dfcefac144d42521aca14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a237c1a909ee8f7d31730a11c73537b6d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a237c1a909ee8f7d31730a11c73537b6d">EP0InIntStat</a>: 1</td></tr>
<tr class="separator:a237c1a909ee8f7d31730a11c73537b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c71bccf73df6d51c5c08f6bcc1c20bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a9c71bccf73df6d51c5c08f6bcc1c20bb">EP1InIntStat</a>: 1</td></tr>
<tr class="separator:a9c71bccf73df6d51c5c08f6bcc1c20bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad65f3f7157722f18122fc79fa5201c4a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ad65f3f7157722f18122fc79fa5201c4a">EP2InIntStat</a>: 1</td></tr>
<tr class="separator:ad65f3f7157722f18122fc79fa5201c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a153ddee1a9d37feb2cbb19ff07e40620"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a153ddee1a9d37feb2cbb19ff07e40620">EP3InIntStat</a>: 1</td></tr>
<tr class="separator:a153ddee1a9d37feb2cbb19ff07e40620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a580d42324a263c6b987f64a0d647a12c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a580d42324a263c6b987f64a0d647a12c">EP4InIntStat</a>: 1</td></tr>
<tr class="separator:a580d42324a263c6b987f64a0d647a12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac26693377d2986173e6ee79f369c3eb1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ac26693377d2986173e6ee79f369c3eb1">EP5InIntStat</a>: 1</td></tr>
<tr class="separator:ac26693377d2986173e6ee79f369c3eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 10</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a08cb25e0df7106c77152c1150748ee"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a7a08cb25e0df7106c77152c1150748ee">CFG0_b</a></td></tr>
<tr class="separator:a7a08cb25e0df7106c77152c1150748ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7746cc9bd0b0be7518eae2e1fbf5eba9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7746cc9bd0b0be7518eae2e1fbf5eba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dcfaca7813caf60a91afa4bc07ca72f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a30a0d1a1142b9f0403bba5e8f5d1b663"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a30a0d1a1142b9f0403bba5e8f5d1b663">CFG1</a></td></tr>
<tr class="separator:a30a0d1a1142b9f0403bba5e8f5d1b663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6ecb172ec3d1b17ebf13bfa23381ea"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3bda0dd186a13ffa65e294bed6985f82"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a3bda0dd186a13ffa65e294bed6985f82">EP0OutIntStat</a>: 1</td></tr>
<tr class="separator:a3bda0dd186a13ffa65e294bed6985f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e9d5bf79f40060d8dd97530536070c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a73e9d5bf79f40060d8dd97530536070c">EP1OutIntStat</a>: 1</td></tr>
<tr class="separator:a73e9d5bf79f40060d8dd97530536070c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60d256bbdf8f17569f4eb56cb91ac51b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a60d256bbdf8f17569f4eb56cb91ac51b">EP2OutIntStat</a>: 1</td></tr>
<tr class="separator:a60d256bbdf8f17569f4eb56cb91ac51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a4c0beee14723b48f11ea49db4402f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a5a4c0beee14723b48f11ea49db4402f3">EP3OutIntStat</a>: 1</td></tr>
<tr class="separator:a5a4c0beee14723b48f11ea49db4402f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa44280ded89027db184e727abd15b209"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#aa44280ded89027db184e727abd15b209">EP4OutIntStat</a>: 1</td></tr>
<tr class="separator:aa44280ded89027db184e727abd15b209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eca5d5f74b9f08050cdc6bc17dfbd43"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a7eca5d5f74b9f08050cdc6bc17dfbd43">EP5OutIntStat</a>: 1</td></tr>
<tr class="separator:a7eca5d5f74b9f08050cdc6bc17dfbd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 10</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a436c36b098fddab4f1f4eec1a297ec93"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a436c36b098fddab4f1f4eec1a297ec93">EP0InIntEn</a>: 1</td></tr>
<tr class="separator:a436c36b098fddab4f1f4eec1a297ec93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc1d49ed3f50a5452b71202173861e5a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#adc1d49ed3f50a5452b71202173861e5a">EP1InIntEn</a>: 1</td></tr>
<tr class="separator:adc1d49ed3f50a5452b71202173861e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05b29d5a7f80acbbad105e957eebfbe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ad05b29d5a7f80acbbad105e957eebfbe">EP2InIntEn</a>: 1</td></tr>
<tr class="separator:ad05b29d5a7f80acbbad105e957eebfbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6bdbc778ac84666d7a508035a33e28b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ab6bdbc778ac84666d7a508035a33e28b">EP3InIntEn</a>: 1</td></tr>
<tr class="separator:ab6bdbc778ac84666d7a508035a33e28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a0ebd6320093ec4f6f8d442998981eb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a7a0ebd6320093ec4f6f8d442998981eb">EP4InIntEn</a>: 1</td></tr>
<tr class="separator:a7a0ebd6320093ec4f6f8d442998981eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40fb293a8aafebbc5a40b93a7e6bb47e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a40fb293a8aafebbc5a40b93a7e6bb47e">EP5InIntEn</a>: 1</td></tr>
<tr class="separator:a40fb293a8aafebbc5a40b93a7e6bb47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 10</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6ecb172ec3d1b17ebf13bfa23381ea"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#acd6ecb172ec3d1b17ebf13bfa23381ea">CFG1_b</a></td></tr>
<tr class="separator:acd6ecb172ec3d1b17ebf13bfa23381ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dcfaca7813caf60a91afa4bc07ca72f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5dcfaca7813caf60a91afa4bc07ca72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8565e4d5ca679141d94a76f31305f1e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a48a7002b58a8b86abda52b2eb5851e70"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a48a7002b58a8b86abda52b2eb5851e70">CFG2</a></td></tr>
<tr class="separator:a48a7002b58a8b86abda52b2eb5851e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa397f9aea86f5c5c8af0c11622d61db2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa7fd07bf551fd1038e03221623dca80c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#aa7fd07bf551fd1038e03221623dca80c">EP0OutIntEn</a>: 1</td></tr>
<tr class="separator:aa7fd07bf551fd1038e03221623dca80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa83d087075bb89ca4d89638499088e9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#afa83d087075bb89ca4d89638499088e9">EP1OutIntEn</a>: 1</td></tr>
<tr class="separator:afa83d087075bb89ca4d89638499088e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9f2525741ffb896af8bc48671f17156"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#aa9f2525741ffb896af8bc48671f17156">EP2OutIntEn</a>: 1</td></tr>
<tr class="separator:aa9f2525741ffb896af8bc48671f17156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33e0d9fe8d7f1e8b0e16fc860b27cdae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a33e0d9fe8d7f1e8b0e16fc860b27cdae">EP3OutIntEn</a>: 1</td></tr>
<tr class="separator:a33e0d9fe8d7f1e8b0e16fc860b27cdae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dccfe160d3838fa8995f71c528b879d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a9dccfe160d3838fa8995f71c528b879d">EP4OutIntEn</a>: 1</td></tr>
<tr class="separator:a9dccfe160d3838fa8995f71c528b879d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80eb2618bf7c25e55144bbf08ef29c00"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a80eb2618bf7c25e55144bbf08ef29c00">EP5OutIntEn</a>: 1</td></tr>
<tr class="separator:a80eb2618bf7c25e55144bbf08ef29c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 10</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5b5f0da0dee11644ad8ec28008b1456"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#af5b5f0da0dee11644ad8ec28008b1456">Suspend</a>: 1</td></tr>
<tr class="separator:af5b5f0da0dee11644ad8ec28008b1456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a15f7e41c9bdb58a240e3d53e170cf0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a9a15f7e41c9bdb58a240e3d53e170cf0">Resume</a>: 1</td></tr>
<tr class="separator:a9a15f7e41c9bdb58a240e3d53e170cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac46919532b252c5f5982783aba0a3c2d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ac46919532b252c5f5982783aba0a3c2d">Reset</a>: 1</td></tr>
<tr class="separator:ac46919532b252c5f5982783aba0a3c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5df6b9658968b5f8eee3577ee0ae793"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ad5df6b9658968b5f8eee3577ee0ae793">SOF</a>: 1</td></tr>
<tr class="separator:ad5df6b9658968b5f8eee3577ee0ae793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e5fc9f081d866440284e05cd9c4837"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#af5e5fc9f081d866440284e05cd9c4837">SuspendE</a>: 1</td></tr>
<tr class="separator:af5e5fc9f081d866440284e05cd9c4837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae115a9e386e4c3ab924265cdec915887"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ae115a9e386e4c3ab924265cdec915887">ResumeE</a>: 1</td></tr>
<tr class="separator:ae115a9e386e4c3ab924265cdec915887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5ed3f922134addeeab6ae7614d68bba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ad5ed3f922134addeeab6ae7614d68bba">ResetE</a>: 1</td></tr>
<tr class="separator:ad5ed3f922134addeeab6ae7614d68bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1c410f1f98efc98f3ee12af1c33b0ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ad1c410f1f98efc98f3ee12af1c33b0ec">SOFE</a>: 1</td></tr>
<tr class="separator:ad1c410f1f98efc98f3ee12af1c33b0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 4</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa397f9aea86f5c5c8af0c11622d61db2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#aa397f9aea86f5c5c8af0c11622d61db2">CFG2_b</a></td></tr>
<tr class="separator:aa397f9aea86f5c5c8af0c11622d61db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8565e4d5ca679141d94a76f31305f1e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab8565e4d5ca679141d94a76f31305f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360f2196589e94758fc181e328d2d0ff"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a088d50790c2de0e95af6c251a5ddd742"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a088d50790c2de0e95af6c251a5ddd742">CFG3</a></td></tr>
<tr class="separator:a088d50790c2de0e95af6c251a5ddd742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79daf8ff6a57a158ee0d554cde2660f7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af998258be2f1d0856334052b0c63aed0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#af998258be2f1d0856334052b0c63aed0">FRMNUM</a>: 16</td></tr>
<tr class="separator:af998258be2f1d0856334052b0c63aed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58d96b3b1209c34acbb926b5250d08bf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a58d96b3b1209c34acbb926b5250d08bf">ENDPOINT</a>: 4</td></tr>
<tr class="separator:a58d96b3b1209c34acbb926b5250d08bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 4</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8347aea51553eafeb748a0dc2eb66382"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a8347aea51553eafeb748a0dc2eb66382">TestSE0NAK</a>: 1</td></tr>
<tr class="separator:a8347aea51553eafeb748a0dc2eb66382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eae53a01632c60f057713a52a8940aa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a9eae53a01632c60f057713a52a8940aa">TestJ</a>: 1</td></tr>
<tr class="separator:a9eae53a01632c60f057713a52a8940aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b9a0351ed88232983b5404883883231"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a2b9a0351ed88232983b5404883883231">TestK</a>: 1</td></tr>
<tr class="separator:a2b9a0351ed88232983b5404883883231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef3ed80a0a2b2e9d7a5a5f0aacdd9e2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#afef3ed80a0a2b2e9d7a5a5f0aacdd9e2">TestPacket</a>: 1</td></tr>
<tr class="separator:afef3ed80a0a2b2e9d7a5a5f0aacdd9e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a424c5691bf848cdf7a5bccb9fae54c84"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a424c5691bf848cdf7a5bccb9fae54c84">ForceHS</a>: 1</td></tr>
<tr class="separator:a424c5691bf848cdf7a5bccb9fae54c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fe0a59693f4f114bf5f167ee98d8847"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a5fe0a59693f4f114bf5f167ee98d8847">ForceFS</a>: 1</td></tr>
<tr class="separator:a5fe0a59693f4f114bf5f167ee98d8847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 2</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79daf8ff6a57a158ee0d554cde2660f7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a79daf8ff6a57a158ee0d554cde2660f7">CFG3_b</a></td></tr>
<tr class="separator:a79daf8ff6a57a158ee0d554cde2660f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360f2196589e94758fc181e328d2d0ff"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a360f2196589e94758fc181e328d2d0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1423caf804e267a84486b7a5a5ecb518"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7212a4f4ef3e0917ddaebf780c2ca114"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a7212a4f4ef3e0917ddaebf780c2ca114">IDX0</a></td></tr>
<tr class="separator:a7212a4f4ef3e0917ddaebf780c2ca114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11986b6a1eeb65da4955362dfd19e341"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a40de62f1053c30d83e2b4738a77dcaa7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a40de62f1053c30d83e2b4738a77dcaa7">MAXPAYLOAD</a>: 11</td></tr>
<tr class="separator:a40de62f1053c30d83e2b4738a77dcaa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00687aa5bc7a8921104ae9d4e7bced3f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a00687aa5bc7a8921104ae9d4e7bced3f">PKTSPLITOPTION</a>: 5</td></tr>
<tr class="separator:a00687aa5bc7a8921104ae9d4e7bced3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7241adf71bf8bd518218d9c6d43b261"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#af7241adf71bf8bd518218d9c6d43b261">InPktRdyOutPktRdy</a>: 1</td></tr>
<tr class="separator:af7241adf71bf8bd518218d9c6d43b261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e5fd4c5c2f515e20deba52f53847adb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a9e5fd4c5c2f515e20deba52f53847adb">FIFONotEmptyInPktRdy</a>: 1</td></tr>
<tr class="separator:a9e5fd4c5c2f515e20deba52f53847adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7571213bdef6525e947bb0f60206fd74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a7571213bdef6525e947bb0f60206fd74">UnderRunSentStall</a>: 1</td></tr>
<tr class="separator:a7571213bdef6525e947bb0f60206fd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af795cd9f48c39b3f1cc30c506c1e4595"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#af795cd9f48c39b3f1cc30c506c1e4595">FlushFIFODataEnd</a>: 1</td></tr>
<tr class="separator:af795cd9f48c39b3f1cc30c506c1e4595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af58f18c68fcc8cb3cf4f441b94834526"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#af58f18c68fcc8cb3cf4f441b94834526">SendStallSetupEnd</a>: 1</td></tr>
<tr class="separator:af58f18c68fcc8cb3cf4f441b94834526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad085c72921e95894a83d2ead1ecb379"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#aad085c72921e95894a83d2ead1ecb379">SentStallSendStall</a>: 1</td></tr>
<tr class="separator:aad085c72921e95894a83d2ead1ecb379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afceac512e91cbdc3373f44565b90091e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#afceac512e91cbdc3373f44565b90091e">ClrDataTogServicedOutPktRdy</a>: 1</td></tr>
<tr class="separator:afceac512e91cbdc3373f44565b90091e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad78c91c0eee41f6c6e8d64c4479e619d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ad78c91c0eee41f6c6e8d64c4479e619d">IncompTxServiceSetupEnd</a>: 1</td></tr>
<tr class="separator:ad78c91c0eee41f6c6e8d64c4479e619d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cdbfa8d460b4102f5a6542298f45f0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a9cdbfa8d460b4102f5a6542298f45f0b">D0</a>: 1</td></tr>
<tr class="separator:a9cdbfa8d460b4102f5a6542298f45f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f6e75f16d472691d4c69e0467969b3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ac5f6e75f16d472691d4c69e0467969b3">DPktBufDis</a>: 1</td></tr>
<tr class="separator:ac5f6e75f16d472691d4c69e0467969b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0ddfd5a912d2aff382218eebf78fcad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ae0ddfd5a912d2aff382218eebf78fcad">FrcDataTog</a>: 1</td></tr>
<tr class="separator:ae0ddfd5a912d2aff382218eebf78fcad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 1</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8088236f67061d022150633a944def"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#aba8088236f67061d022150633a944def">Mode</a>: 1</td></tr>
<tr class="separator:aba8088236f67061d022150633a944def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62a268d9cf34525917dec53df6a1ef0d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a62a268d9cf34525917dec53df6a1ef0d">ISO</a>: 1</td></tr>
<tr class="separator:a62a268d9cf34525917dec53df6a1ef0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0ecc20822498b6339059ddff6a0edf7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ad0ecc20822498b6339059ddff6a0edf7">AutoSet</a>: 1</td></tr>
<tr class="separator:ad0ecc20822498b6339059ddff6a0edf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11986b6a1eeb65da4955362dfd19e341"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a11986b6a1eeb65da4955362dfd19e341">IDX0_b</a></td></tr>
<tr class="separator:a11986b6a1eeb65da4955362dfd19e341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1423caf804e267a84486b7a5a5ecb518"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1423caf804e267a84486b7a5a5ecb518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00aa2d62d8e45919eba435fc42148f93"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa47d6be26abfb575879e85d5db18ddbf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#aa47d6be26abfb575879e85d5db18ddbf">IDX1</a></td></tr>
<tr class="separator:aa47d6be26abfb575879e85d5db18ddbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabc6fe911dc04a9e8294fd67da075336"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a40de62f1053c30d83e2b4738a77dcaa7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a40de62f1053c30d83e2b4738a77dcaa7">MAXPAYLOAD</a>: 11</td></tr>
<tr class="separator:a40de62f1053c30d83e2b4738a77dcaa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00687aa5bc7a8921104ae9d4e7bced3f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a00687aa5bc7a8921104ae9d4e7bced3f">PKTSPLITOPTION</a>: 5</td></tr>
<tr class="separator:a00687aa5bc7a8921104ae9d4e7bced3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f8be1a5d0b158091ca7c8def74309ae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a5f8be1a5d0b158091ca7c8def74309ae">OutPktRdy</a>: 1</td></tr>
<tr class="separator:a5f8be1a5d0b158091ca7c8def74309ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37c92dac5f32e2d24e41edac56d09bde"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a37c92dac5f32e2d24e41edac56d09bde">FIFOFull</a>: 1</td></tr>
<tr class="separator:a37c92dac5f32e2d24e41edac56d09bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb89f1c2ec7a1a3cc3cb6cac10ca19fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#aeb89f1c2ec7a1a3cc3cb6cac10ca19fd">OverRun</a>: 1</td></tr>
<tr class="separator:aeb89f1c2ec7a1a3cc3cb6cac10ca19fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b867b61c4f87f3fb525366cc679074"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a04b867b61c4f87f3fb525366cc679074">DataError</a>: 1</td></tr>
<tr class="separator:a04b867b61c4f87f3fb525366cc679074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada134913063898e321eb993e334a4e99"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ada134913063898e321eb993e334a4e99">FlushFIFO</a>: 1</td></tr>
<tr class="separator:ada134913063898e321eb993e334a4e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0924a43962ea0d7e22035cbafabfbea"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#af0924a43962ea0d7e22035cbafabfbea">SendStall</a>: 1</td></tr>
<tr class="separator:af0924a43962ea0d7e22035cbafabfbea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ab4ce4c37f2ca3635b45a96b3175d2d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a7ab4ce4c37f2ca3635b45a96b3175d2d">SentStall</a>: 1</td></tr>
<tr class="separator:a7ab4ce4c37f2ca3635b45a96b3175d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af212182988a5ed8bd1c7c461b0f1d144"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#af212182988a5ed8bd1c7c461b0f1d144">ClrDataTog</a>: 1</td></tr>
<tr class="separator:af212182988a5ed8bd1c7c461b0f1d144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35b90e355e8fe5c99b1d2817bdef6e84"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a35b90e355e8fe5c99b1d2817bdef6e84">IncompRx</a>: 1</td></tr>
<tr class="separator:a35b90e355e8fe5c99b1d2817bdef6e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f6e75f16d472691d4c69e0467969b3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ac5f6e75f16d472691d4c69e0467969b3">DPktBufDis</a>: 1</td></tr>
<tr class="separator:ac5f6e75f16d472691d4c69e0467969b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 2</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a5dad9d970ec3e52a460b203e471e25"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a6a5dad9d970ec3e52a460b203e471e25">DisNye</a>: 1</td></tr>
<tr class="separator:a6a5dad9d970ec3e52a460b203e471e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 1</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62a268d9cf34525917dec53df6a1ef0d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a62a268d9cf34525917dec53df6a1ef0d">ISO</a>: 1</td></tr>
<tr class="separator:a62a268d9cf34525917dec53df6a1ef0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca08a4df2641cf6aa103086c0bb223f1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#aca08a4df2641cf6aa103086c0bb223f1">AutoClear</a>: 1</td></tr>
<tr class="separator:aca08a4df2641cf6aa103086c0bb223f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabc6fe911dc04a9e8294fd67da075336"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#aabc6fe911dc04a9e8294fd67da075336">IDX1_b</a></td></tr>
<tr class="separator:aabc6fe911dc04a9e8294fd67da075336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00aa2d62d8e45919eba435fc42148f93"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a00aa2d62d8e45919eba435fc42148f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a006baa258a693e5aa00ab9e4045665f7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4eed11a8826ed0f3c069bd9287993379"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a4eed11a8826ed0f3c069bd9287993379">IDX2</a></td></tr>
<tr class="separator:a4eed11a8826ed0f3c069bd9287993379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc722882c95be72442f41482ef4dc7a0"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a53a6023cc8ec730ad790e57017451f60"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a53a6023cc8ec730ad790e57017451f60">ENDPTOUTCOUNT</a>: 13</td></tr>
<tr class="separator:a53a6023cc8ec730ad790e57017451f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf2279a7840af48baa362890bdf43879"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#abf2279a7840af48baa362890bdf43879">INFIFOSZ</a>: 5</td></tr>
<tr class="separator:abf2279a7840af48baa362890bdf43879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 3</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eda78d626f20cc73c8c22bc29651676"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a0eda78d626f20cc73c8c22bc29651676">OUTFIFOSZ</a>: 5</td></tr>
<tr class="separator:a0eda78d626f20cc73c8c22bc29651676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 3</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc722882c95be72442f41482ef4dc7a0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#acc722882c95be72442f41482ef4dc7a0">IDX2_b</a></td></tr>
<tr class="separator:acc722882c95be72442f41482ef4dc7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a006baa258a693e5aa00ab9e4045665f7"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a006baa258a693e5aa00ab9e4045665f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef1acc0c6c21c147dda03906eff6d01f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a29b5cd2e883b6cc06e046ff883650e2c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a29b5cd2e883b6cc06e046ff883650e2c">FIFOADD</a></td></tr>
<tr class="separator:a29b5cd2e883b6cc06e046ff883650e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a803fe4d8b72a85b46d159458ce661818"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae2b543ab795fb668032ed32654c4cda4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ae2b543ab795fb668032ed32654c4cda4">INFIFOADD</a>: 13</td></tr>
<tr class="separator:ae2b543ab795fb668032ed32654c4cda4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d2af700c57555aa5bb6945284813b79"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a8d2af700c57555aa5bb6945284813b79">OUTFIFOADD</a>: 13</td></tr>
<tr class="separator:a8d2af700c57555aa5bb6945284813b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 3</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a803fe4d8b72a85b46d159458ce661818"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a803fe4d8b72a85b46d159458ce661818">FIFOADD_b</a></td></tr>
<tr class="separator:a803fe4d8b72a85b46d159458ce661818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef1acc0c6c21c147dda03906eff6d01f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aef1acc0c6c21c147dda03906eff6d01f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d746df2377b7210d7730a52700b69c3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a219eedf37eee24ccd8a083a18ca19dd6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a219eedf37eee24ccd8a083a18ca19dd6">FIFO0</a></td></tr>
<tr class="separator:a219eedf37eee24ccd8a083a18ca19dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a039548ff86ff1e9b1240bcc7742cee24"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a44ddda554489548ac7b973d74988db61"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a44ddda554489548ac7b973d74988db61">FIFO</a>: 32</td></tr>
<tr class="separator:a44ddda554489548ac7b973d74988db61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a039548ff86ff1e9b1240bcc7742cee24"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a039548ff86ff1e9b1240bcc7742cee24">FIFO0_b</a></td></tr>
<tr class="separator:a039548ff86ff1e9b1240bcc7742cee24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d746df2377b7210d7730a52700b69c3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4d746df2377b7210d7730a52700b69c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98d071a8142ce2d89551350a5ca63d53"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5328f430e56c46a6ae34cb3006d67526"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a5328f430e56c46a6ae34cb3006d67526">FIFO1</a></td></tr>
<tr class="separator:a5328f430e56c46a6ae34cb3006d67526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf93e12f7d46b9ecdc99818d0fbdd20c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a44ddda554489548ac7b973d74988db61"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a44ddda554489548ac7b973d74988db61">FIFO</a>: 32</td></tr>
<tr class="separator:a44ddda554489548ac7b973d74988db61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf93e12f7d46b9ecdc99818d0fbdd20c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#adf93e12f7d46b9ecdc99818d0fbdd20c">FIFO1_b</a></td></tr>
<tr class="separator:adf93e12f7d46b9ecdc99818d0fbdd20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98d071a8142ce2d89551350a5ca63d53"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a98d071a8142ce2d89551350a5ca63d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00e72395b4a10557580e0fa33d76665a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af59407ac8f61ec9760625cb528b67856"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#af59407ac8f61ec9760625cb528b67856">FIFO2</a></td></tr>
<tr class="separator:af59407ac8f61ec9760625cb528b67856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a099f97b826da20e3321a6b32869e7e77"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a44ddda554489548ac7b973d74988db61"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a44ddda554489548ac7b973d74988db61">FIFO</a>: 32</td></tr>
<tr class="separator:a44ddda554489548ac7b973d74988db61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a099f97b826da20e3321a6b32869e7e77"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a099f97b826da20e3321a6b32869e7e77">FIFO2_b</a></td></tr>
<tr class="separator:a099f97b826da20e3321a6b32869e7e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00e72395b4a10557580e0fa33d76665a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a00e72395b4a10557580e0fa33d76665a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d4a0ceeb7589a2f8075811316dcb0cc"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9d3ae2b4a79dea74eabb78f1c67dc143"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a9d3ae2b4a79dea74eabb78f1c67dc143">FIFO3</a></td></tr>
<tr class="separator:a9d3ae2b4a79dea74eabb78f1c67dc143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7ae2adb9e2ce8e51b59db266c1a68ff"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a44ddda554489548ac7b973d74988db61"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a44ddda554489548ac7b973d74988db61">FIFO</a>: 32</td></tr>
<tr class="separator:a44ddda554489548ac7b973d74988db61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7ae2adb9e2ce8e51b59db266c1a68ff"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ab7ae2adb9e2ce8e51b59db266c1a68ff">FIFO3_b</a></td></tr>
<tr class="separator:ab7ae2adb9e2ce8e51b59db266c1a68ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d4a0ceeb7589a2f8075811316dcb0cc"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6d4a0ceeb7589a2f8075811316dcb0cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a798e8e33ddf36c61d087f24b094db2a4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af7a147b8c17c6a34e723e224d4cf3d57"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#af7a147b8c17c6a34e723e224d4cf3d57">FIFO4</a></td></tr>
<tr class="separator:af7a147b8c17c6a34e723e224d4cf3d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15217ffa968f93e039c9a3fdda91299f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a44ddda554489548ac7b973d74988db61"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a44ddda554489548ac7b973d74988db61">FIFO</a>: 32</td></tr>
<tr class="separator:a44ddda554489548ac7b973d74988db61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15217ffa968f93e039c9a3fdda91299f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a15217ffa968f93e039c9a3fdda91299f">FIFO4_b</a></td></tr>
<tr class="separator:a15217ffa968f93e039c9a3fdda91299f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a798e8e33ddf36c61d087f24b094db2a4"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a798e8e33ddf36c61d087f24b094db2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bfedd645d8854b90c13de7033f0838c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab7fa1eed77e27047c27c2c21b5a896f7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ab7fa1eed77e27047c27c2c21b5a896f7">FIFO5</a></td></tr>
<tr class="separator:ab7fa1eed77e27047c27c2c21b5a896f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34c2fb91f0142b342c052f29b02287f3"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a44ddda554489548ac7b973d74988db61"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a44ddda554489548ac7b973d74988db61">FIFO</a>: 32</td></tr>
<tr class="separator:a44ddda554489548ac7b973d74988db61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34c2fb91f0142b342c052f29b02287f3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a34c2fb91f0142b342c052f29b02287f3">FIFO5_b</a></td></tr>
<tr class="separator:a34c2fb91f0142b342c052f29b02287f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bfedd645d8854b90c13de7033f0838c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2bfedd645d8854b90c13de7033f0838c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaceaf8de0250d166717116d7a671d38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___type.html#aaaceaf8de0250d166717116d7a671d38">RESERVED</a> [13]</td></tr>
<tr class="separator:aaaceaf8de0250d166717116d7a671d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf1290de750dee012c46984ab5567a8e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5942bb2137ba6f5ebf25afc335ef283c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a5942bb2137ba6f5ebf25afc335ef283c">HWVERS</a></td></tr>
<tr class="separator:a5942bb2137ba6f5ebf25afc335ef283c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ba6fb9740d34bd58f48f5cde4615e77"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa487ef4df033cbf3fb94a792346dc626"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#aa487ef4df033cbf3fb94a792346dc626">yyy</a>: 10</td></tr>
<tr class="separator:aa487ef4df033cbf3fb94a792346dc626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59b1ed55655e19a0dc0bca265f35b3d0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a59b1ed55655e19a0dc0bca265f35b3d0">xx</a>: 5</td></tr>
<tr class="separator:a59b1ed55655e19a0dc0bca265f35b3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaed5efb265ac354c2290a77ec0d9977"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#afaed5efb265ac354c2290a77ec0d9977">RC</a>: 1</td></tr>
<tr class="separator:afaed5efb265ac354c2290a77ec0d9977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ba6fb9740d34bd58f48f5cde4615e77"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a0ba6fb9740d34bd58f48f5cde4615e77">HWVERS_b</a></td></tr>
<tr class="separator:a0ba6fb9740d34bd58f48f5cde4615e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf1290de750dee012c46984ab5567a8e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:adf1290de750dee012c46984ab5567a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33aecc91af9b7f1c2c7255ae020f1248"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___type.html#a33aecc91af9b7f1c2c7255ae020f1248">RESERVED1</a> [2]</td></tr>
<tr class="separator:a33aecc91af9b7f1c2c7255ae020f1248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75d640c1ccc2939551ccef64aaf52375"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a27448ee11ab5b7da334a479cf85411b1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a27448ee11ab5b7da334a479cf85411b1">INFO</a></td></tr>
<tr class="separator:a27448ee11ab5b7da334a479cf85411b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30a62d800ac28c52c8ecf48fbbf2d557"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a48b61aefd3b3c9885e78c27d09d8eceb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a48b61aefd3b3c9885e78c27d09d8eceb">InEndPoints</a>: 4</td></tr>
<tr class="separator:a48b61aefd3b3c9885e78c27d09d8eceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a752518733af83141eb11f11c8074e5d3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a752518733af83141eb11f11c8074e5d3">OutEndPoints</a>: 4</td></tr>
<tr class="separator:a752518733af83141eb11f11c8074e5d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac221eb9bbfc51861a4cae78a9157850a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ac221eb9bbfc51861a4cae78a9157850a">RamBits</a>: 4</td></tr>
<tr class="separator:ac221eb9bbfc51861a4cae78a9157850a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 4</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36b7f2c83fcf508e2f755792aa60a1a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a36b7f2c83fcf508e2f755792aa60a1a9">RSTS</a>: 1</td></tr>
<tr class="separator:a36b7f2c83fcf508e2f755792aa60a1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a129802be54b3e382afa8bdb658370032"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a129802be54b3e382afa8bdb658370032">RSTXS</a>: 1</td></tr>
<tr class="separator:a129802be54b3e382afa8bdb658370032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 14</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30a62d800ac28c52c8ecf48fbbf2d557"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a30a62d800ac28c52c8ecf48fbbf2d557">INFO_b</a></td></tr>
<tr class="separator:a30a62d800ac28c52c8ecf48fbbf2d557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75d640c1ccc2939551ccef64aaf52375"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a75d640c1ccc2939551ccef64aaf52375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc4800dd67fc2212e148265245a0534b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___type.html#acc4800dd67fc2212e148265245a0534b">RESERVED2</a></td></tr>
<tr class="separator:acc4800dd67fc2212e148265245a0534b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca69f843b7de8220dad9522e6c8c3dcc"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:abeeec4c19d4a8d9d545aef3672cc823b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#abeeec4c19d4a8d9d545aef3672cc823b">TIMEOUT1</a></td></tr>
<tr class="separator:abeeec4c19d4a8d9d545aef3672cc823b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e64e74d99260a4adb7be8fe829e89b0"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa918f3ee2eaf79cc1f50ce0068f2ccc1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#aa918f3ee2eaf79cc1f50ce0068f2ccc1">CTUCH</a>: 16</td></tr>
<tr class="separator:aa918f3ee2eaf79cc1f50ce0068f2ccc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e64e74d99260a4adb7be8fe829e89b0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a6e64e74d99260a4adb7be8fe829e89b0">TIMEOUT1_b</a></td></tr>
<tr class="separator:a6e64e74d99260a4adb7be8fe829e89b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca69f843b7de8220dad9522e6c8c3dcc"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aca69f843b7de8220dad9522e6c8c3dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad47c42f35fd243276d76f775fe2c827a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a17eb8211af4e47fe5d8299690e120b88"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a17eb8211af4e47fe5d8299690e120b88">TIMEOUT2</a></td></tr>
<tr class="separator:a17eb8211af4e47fe5d8299690e120b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a48944f9ba5e1388302d03a9aea185c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a56d04b5e6673a5ff92cb5b1d1517aa74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a56d04b5e6673a5ff92cb5b1d1517aa74">CTHRSTN</a>: 16</td></tr>
<tr class="separator:a56d04b5e6673a5ff92cb5b1d1517aa74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a48944f9ba5e1388302d03a9aea185c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a5a48944f9ba5e1388302d03a9aea185c">TIMEOUT2_b</a></td></tr>
<tr class="separator:a5a48944f9ba5e1388302d03a9aea185c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad47c42f35fd243276d76f775fe2c827a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad47c42f35fd243276d76f775fe2c827a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c48c9074d1467c71a00316e18dc366"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___type.html#ad5c48c9074d1467c71a00316e18dc366">RESERVED3</a> [2014]</td></tr>
<tr class="separator:ad5c48c9074d1467c71a00316e18dc366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62387f61cd9a96c3f5a805b7734588fe"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a975feb3cd335bbfdd041804d3b71fdb0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a975feb3cd335bbfdd041804d3b71fdb0">CLKCTRL</a></td></tr>
<tr class="separator:a975feb3cd335bbfdd041804d3b71fdb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b5a3f1ca4c62d084056273bd29fa260"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1020bedffed0725b80a3f6d50e42a332"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a1020bedffed0725b80a3f6d50e42a332">PHYREFCLKDIS</a>: 1</td></tr>
<tr class="separator:a1020bedffed0725b80a3f6d50e42a332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 7</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a4e9308ca0e6653cf9cfb6f775aa2e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a4a4e9308ca0e6653cf9cfb6f775aa2e6">CTRLAPBCLKDIS</a>: 1</td></tr>
<tr class="separator:a4a4e9308ca0e6653cf9cfb6f775aa2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 7</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445e84fb5da75a3baaf357234f56e667"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a445e84fb5da75a3baaf357234f56e667">PHYAPBLCLKDIS</a>: 1</td></tr>
<tr class="separator:a445e84fb5da75a3baaf357234f56e667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 7</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a0d2a29f5564338d11a27b4d8757921"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a1a0d2a29f5564338d11a27b4d8757921">PHYREFCLKSEL</a>: 2</td></tr>
<tr class="separator:a1a0d2a29f5564338d11a27b4d8757921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4854608c0e776f0704a4d9a4b98ea57d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a4854608c0e776f0704a4d9a4b98ea57d">__pad3__</a>: 6</td></tr>
<tr class="separator:a4854608c0e776f0704a4d9a4b98ea57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b5a3f1ca4c62d084056273bd29fa260"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a2b5a3f1ca4c62d084056273bd29fa260">CLKCTRL_b</a></td></tr>
<tr class="separator:a2b5a3f1ca4c62d084056273bd29fa260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62387f61cd9a96c3f5a805b7734588fe"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a62387f61cd9a96c3f5a805b7734588fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67e56b10d46c406171fe4cc277aba623"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a20b15416455c7b6b43caac14a38b6dc8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a20b15416455c7b6b43caac14a38b6dc8">SRAMCTRL</a></td></tr>
<tr class="separator:a20b15416455c7b6b43caac14a38b6dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2daca5417ecbeb80a62af1156726c8ce"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9dbe857bfa7b9a01b782886777c49b0a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a9dbe857bfa7b9a01b782886777c49b0a">RET1N</a>: 1</td></tr>
<tr class="separator:a9dbe857bfa7b9a01b782886777c49b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a468c446ecbe8a6d7bcff302a3d3f0ef1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a468c446ecbe8a6d7bcff302a3d3f0ef1">EMA</a>: 3</td></tr>
<tr class="separator:a468c446ecbe8a6d7bcff302a3d3f0ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077c1b82d9c48793571e6477b5468344"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a077c1b82d9c48793571e6477b5468344">EMAS</a>: 1</td></tr>
<tr class="separator:a077c1b82d9c48793571e6477b5468344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9740e72c0c9006b5bb8ae20fa149cb5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ab9740e72c0c9006b5bb8ae20fa149cb5">EMAW</a>: 2</td></tr>
<tr class="separator:ab9740e72c0c9006b5bb8ae20fa149cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6a8b19a9f96569c1319bc51e076738a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ac6a8b19a9f96569c1319bc51e076738a">RAWLM</a>: 2</td></tr>
<tr class="separator:ac6a8b19a9f96569c1319bc51e076738a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c56751b61dc3f9cda914c68667e26e9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a9c56751b61dc3f9cda914c68667e26e9">RAWL</a>: 1</td></tr>
<tr class="separator:a9c56751b61dc3f9cda914c68667e26e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035dc4224adfbf817d3339d72f808fdd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a035dc4224adfbf817d3339d72f808fdd">WABLM</a>: 3</td></tr>
<tr class="separator:a035dc4224adfbf817d3339d72f808fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62cdb9e832dbfa31d868aca61add975e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a62cdb9e832dbfa31d868aca61add975e">WABL</a>: 1</td></tr>
<tr class="separator:a62cdb9e832dbfa31d868aca61add975e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae34cf68416962274f95ea3c9f6445091"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ae34cf68416962274f95ea3c9f6445091">STOV</a>: 1</td></tr>
<tr class="separator:ae34cf68416962274f95ea3c9f6445091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 17</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2daca5417ecbeb80a62af1156726c8ce"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a2daca5417ecbeb80a62af1156726c8ce">SRAMCTRL_b</a></td></tr>
<tr class="separator:a2daca5417ecbeb80a62af1156726c8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67e56b10d46c406171fe4cc277aba623"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a67e56b10d46c406171fe4cc277aba623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9365e5880f19bb3972d69b44acf846a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___type.html#ab9365e5880f19bb3972d69b44acf846a">RESERVED4</a> [3]</td></tr>
<tr class="separator:ab9365e5880f19bb3972d69b44acf846a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea829932ee94d2cafcbdc2839c7e4f17"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1c41bf7a1b443868d43f6f887762fc29"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a1c41bf7a1b443868d43f6f887762fc29">UTMISTICKYSTATUS</a></td></tr>
<tr class="separator:a1c41bf7a1b443868d43f6f887762fc29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af832fd678bc3a771a9c3922342edf230"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa9c3474d7632a1fce2150d9e6580bc8f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#aa9c3474d7632a1fce2150d9e6580bc8f">obsportstciky</a>: 2</td></tr>
<tr class="separator:aa9c3474d7632a1fce2150d9e6580bc8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af832fd678bc3a771a9c3922342edf230"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#af832fd678bc3a771a9c3922342edf230">UTMISTICKYSTATUS_b</a></td></tr>
<tr class="separator:af832fd678bc3a771a9c3922342edf230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea829932ee94d2cafcbdc2839c7e4f17"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aea829932ee94d2cafcbdc2839c7e4f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6ff22982aadddba4bc056c7bafb444b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa241f20a1d84c2412ab8a88f318423fa"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#aa241f20a1d84c2412ab8a88f318423fa">OBSCLRSTAT</a></td></tr>
<tr class="separator:aa241f20a1d84c2412ab8a88f318423fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8d84292a2da60786143e7d0713a1a77"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1e52676e858cddd8b7fa2fac61a15ee6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a1e52676e858cddd8b7fa2fac61a15ee6">CLRSTAT</a>: 1</td></tr>
<tr class="separator:a1e52676e858cddd8b7fa2fac61a15ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8d84292a2da60786143e7d0713a1a77"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#aa8d84292a2da60786143e7d0713a1a77">OBSCLRSTAT_b</a></td></tr>
<tr class="separator:aa8d84292a2da60786143e7d0713a1a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6ff22982aadddba4bc056c7bafb444b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af6ff22982aadddba4bc056c7bafb444b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb3a3e59ce388080db8a1dce85b6b657"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7b25431976ed6fa41006ccbef6f78e9c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a7b25431976ed6fa41006ccbef6f78e9c">DPDMPULLDOWN</a></td></tr>
<tr class="separator:a7b25431976ed6fa41006ccbef6f78e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a933818d5261a8e3eeddccf8e2d991c73"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a394f17d6868f488c8d2f3863f1dd6d63"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a394f17d6868f488c8d2f3863f1dd6d63">DMPULLDOWN</a>: 1</td></tr>
<tr class="separator:a394f17d6868f488c8d2f3863f1dd6d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8fbcecb4723692afd558a85c579e7a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#adb8fbcecb4723692afd558a85c579e7a">DPPULLDOWN</a>: 1</td></tr>
<tr class="separator:adb8fbcecb4723692afd558a85c579e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a933818d5261a8e3eeddccf8e2d991c73"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a933818d5261a8e3eeddccf8e2d991c73">DPDMPULLDOWN_b</a></td></tr>
<tr class="separator:a933818d5261a8e3eeddccf8e2d991c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb3a3e59ce388080db8a1dce85b6b657"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afb3a3e59ce388080db8a1dce85b6b657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1266cda296f9d30a024f8dba7ad26c06"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a83c65dee716af1b140858ebc2624b07e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a83c65dee716af1b140858ebc2624b07e">BCDETSTATUS</a></td></tr>
<tr class="separator:a83c65dee716af1b140858ebc2624b07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9cc55dcf36fff6f05b6e235ff80c25f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a160eea66ba4fb9c3956e3184eb7db5d2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a160eea66ba4fb9c3956e3184eb7db5d2">DPATTACHED</a>: 1</td></tr>
<tr class="separator:a160eea66ba4fb9c3956e3184eb7db5d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f1c1cae9f9074800c9300584b75d1e7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a2f1c1cae9f9074800c9300584b75d1e7">CPDETECTED</a>: 1</td></tr>
<tr class="separator:a2f1c1cae9f9074800c9300584b75d1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae03d3259922eea262639cd031000bb1b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ae03d3259922eea262639cd031000bb1b">DCPDETECTED</a>: 1</td></tr>
<tr class="separator:ae03d3259922eea262639cd031000bb1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63aa108083b05aed52e806c4c4b53cb2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a63aa108083b05aed52e806c4c4b53cb2">DPCOMPOUT</a>: 1</td></tr>
<tr class="separator:a63aa108083b05aed52e806c4c4b53cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a555cf00cb8c3ebe9e468fd4c1f009fbd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a555cf00cb8c3ebe9e468fd4c1f009fbd">DMCOMPOUT</a>: 1</td></tr>
<tr class="separator:a555cf00cb8c3ebe9e468fd4c1f009fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 26</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9cc55dcf36fff6f05b6e235ff80c25f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ad9cc55dcf36fff6f05b6e235ff80c25f">BCDETSTATUS_b</a></td></tr>
<tr class="separator:ad9cc55dcf36fff6f05b6e235ff80c25f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1266cda296f9d30a024f8dba7ad26c06"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1266cda296f9d30a024f8dba7ad26c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab5fc9d57908dff4e70298ad9425a94d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a18e4fd85e0b6252a7381d2d4ba8c1c1d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a18e4fd85e0b6252a7381d2d4ba8c1c1d">BCDETCRTL1</a></td></tr>
<tr class="separator:a18e4fd85e0b6252a7381d2d4ba8c1c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad926e19f2e33b077e5f99830abc48e95"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad68157ef5d74894da71cb6b60f230f02"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ad68157ef5d74894da71cb6b60f230f02">BCWEAKPULLUPEN</a>: 1</td></tr>
<tr class="separator:ad68157ef5d74894da71cb6b60f230f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a005a956aa6febeea4a01256baaabfecc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a005a956aa6febeea4a01256baaabfecc">BCWEAKPULLDOWNEN</a>: 1</td></tr>
<tr class="separator:a005a956aa6febeea4a01256baaabfecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44172c6fd91ff63efea3da65a3e8261b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a44172c6fd91ff63efea3da65a3e8261b">IDMSINKEN</a>: 1</td></tr>
<tr class="separator:a44172c6fd91ff63efea3da65a3e8261b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a9aaa04dd3889523ba14c008a17b27"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ae4a9aaa04dd3889523ba14c008a17b27">IDPSRCEN</a>: 1</td></tr>
<tr class="separator:ae4a9aaa04dd3889523ba14c008a17b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac78f84ee3b372370563caa27f1d32b91"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ac78f84ee3b372370563caa27f1d32b91">VDPSRCEN</a>: 1</td></tr>
<tr class="separator:ac78f84ee3b372370563caa27f1d32b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fd50701cccdd1d9edc0d2254adcaa77"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a5fd50701cccdd1d9edc0d2254adcaa77">RDMPDWNEN</a>: 1</td></tr>
<tr class="separator:a5fd50701cccdd1d9edc0d2254adcaa77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a713e9818bca6aa51ed2a2e707fa20ead"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a713e9818bca6aa51ed2a2e707fa20ead">VDMSRCEN</a>: 1</td></tr>
<tr class="separator:a713e9818bca6aa51ed2a2e707fa20ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d84d5f21f8ae8149215a998a6558ef9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a7d84d5f21f8ae8149215a998a6558ef9">IDPSINKEN</a>: 1</td></tr>
<tr class="separator:a7d84d5f21f8ae8149215a998a6558ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f9870c93955e887c8ddd6440a0a10e1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a2f9870c93955e887c8ddd6440a0a10e1">USBDCOMPREF</a>: 2</td></tr>
<tr class="separator:a2f9870c93955e887c8ddd6440a0a10e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a804070a674d231d4687bd5a3664f8ecf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a804070a674d231d4687bd5a3664f8ecf">USBDCOMPEN</a>: 1</td></tr>
<tr class="separator:a804070a674d231d4687bd5a3664f8ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 19</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc89e66394ffe01339a79c7d053b009a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#abc89e66394ffe01339a79c7d053b009a">USBSWRESET</a>: 1</td></tr>
<tr class="separator:abc89e66394ffe01339a79c7d053b009a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad926e19f2e33b077e5f99830abc48e95"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ad926e19f2e33b077e5f99830abc48e95">BCDETCRTL1_b</a></td></tr>
<tr class="separator:ad926e19f2e33b077e5f99830abc48e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab5fc9d57908dff4e70298ad9425a94d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aab5fc9d57908dff4e70298ad9425a94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a79958c545b919a9669d1823c1f22e3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad85e5779c77940583a38c7c6dd5d4462"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ad85e5779c77940583a38c7c6dd5d4462">BCDETCRTL2</a></td></tr>
<tr class="separator:ad85e5779c77940583a38c7c6dd5d4462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0924149e702b8c3af6590d2521f726b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad6a5c82c26d695144c1aed5d7b3da094"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ad6a5c82c26d695144c1aed5d7b3da094">CHARGEDETBYP</a>: 1</td></tr>
<tr class="separator:ad6a5c82c26d695144c1aed5d7b3da094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09991737e0b529374d1c36802f57b964"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a09991737e0b529374d1c36802f57b964">FORCEDPATTACHED</a>: 1</td></tr>
<tr class="separator:a09991737e0b529374d1c36802f57b964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad37ae0f864fa6f2a9ec061347846221f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ad37ae0f864fa6f2a9ec061347846221f">FORCECPDET</a>: 1</td></tr>
<tr class="separator:ad37ae0f864fa6f2a9ec061347846221f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49358595e9523c409e1e5823c591ff79"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a49358595e9523c409e1e5823c591ff79">FORCEDCPDET</a>: 1</td></tr>
<tr class="separator:a49358595e9523c409e1e5823c591ff79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 4</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa45d00dcb757fefee7693b39b78ecfa5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#aa45d00dcb757fefee7693b39b78ecfa5">BCWEAKPULLUPTUNE</a>: 2</td></tr>
<tr class="separator:aa45d00dcb757fefee7693b39b78ecfa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a023b0255c60962a64c4a83eb246b3171"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a023b0255c60962a64c4a83eb246b3171">BCWEAKPULLDOWNTUNE</a>: 2</td></tr>
<tr class="separator:a023b0255c60962a64c4a83eb246b3171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 20</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0924149e702b8c3af6590d2521f726b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_s_b___type.html#ac0924149e702b8c3af6590d2521f726b">BCDETCRTL2_b</a></td></tr>
<tr class="separator:ac0924149e702b8c3af6590d2521f726b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a79958c545b919a9669d1823c1f22e3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8a79958c545b919a9669d1823c1f22e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >USB device register descriptions. </p>
<p >(USB) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a7746cc9bd0b0be7518eae2e1fbf5eba9" name="a7746cc9bd0b0be7518eae2e1fbf5eba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7746cc9bd0b0be7518eae2e1fbf5eba9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4468</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >&lt; (@ 0x400B0000) USB Structure <br  />
 </p>

</div>
</div>
<a id="a5dcfaca7813caf60a91afa4bc07ca72f" name="a5dcfaca7813caf60a91afa4bc07ca72f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dcfaca7813caf60a91afa4bc07ca72f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4470</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8565e4d5ca679141d94a76f31305f1e" name="ab8565e4d5ca679141d94a76f31305f1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8565e4d5ca679141d94a76f31305f1e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4472</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a360f2196589e94758fc181e328d2d0ff" name="a360f2196589e94758fc181e328d2d0ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a360f2196589e94758fc181e328d2d0ff">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4474</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1423caf804e267a84486b7a5a5ecb518" name="a1423caf804e267a84486b7a5a5ecb518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1423caf804e267a84486b7a5a5ecb518">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4476</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00aa2d62d8e45919eba435fc42148f93" name="a00aa2d62d8e45919eba435fc42148f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00aa2d62d8e45919eba435fc42148f93">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4478</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a006baa258a693e5aa00ab9e4045665f7" name="a006baa258a693e5aa00ab9e4045665f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a006baa258a693e5aa00ab9e4045665f7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4480</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef1acc0c6c21c147dda03906eff6d01f" name="aef1acc0c6c21c147dda03906eff6d01f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef1acc0c6c21c147dda03906eff6d01f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4482</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d746df2377b7210d7730a52700b69c3" name="a4d746df2377b7210d7730a52700b69c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d746df2377b7210d7730a52700b69c3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4484</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98d071a8142ce2d89551350a5ca63d53" name="a98d071a8142ce2d89551350a5ca63d53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98d071a8142ce2d89551350a5ca63d53">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4486</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00e72395b4a10557580e0fa33d76665a" name="a00e72395b4a10557580e0fa33d76665a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00e72395b4a10557580e0fa33d76665a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4488</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d4a0ceeb7589a2f8075811316dcb0cc" name="a6d4a0ceeb7589a2f8075811316dcb0cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d4a0ceeb7589a2f8075811316dcb0cc">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4490</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a798e8e33ddf36c61d087f24b094db2a4" name="a798e8e33ddf36c61d087f24b094db2a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a798e8e33ddf36c61d087f24b094db2a4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4492</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bfedd645d8854b90c13de7033f0838c" name="a2bfedd645d8854b90c13de7033f0838c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bfedd645d8854b90c13de7033f0838c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4494</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf1290de750dee012c46984ab5567a8e" name="adf1290de750dee012c46984ab5567a8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf1290de750dee012c46984ab5567a8e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4496</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75d640c1ccc2939551ccef64aaf52375" name="a75d640c1ccc2939551ccef64aaf52375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75d640c1ccc2939551ccef64aaf52375">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4498</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca69f843b7de8220dad9522e6c8c3dcc" name="aca69f843b7de8220dad9522e6c8c3dcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca69f843b7de8220dad9522e6c8c3dcc">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4500</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad47c42f35fd243276d76f775fe2c827a" name="ad47c42f35fd243276d76f775fe2c827a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad47c42f35fd243276d76f775fe2c827a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4502</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62387f61cd9a96c3f5a805b7734588fe" name="a62387f61cd9a96c3f5a805b7734588fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62387f61cd9a96c3f5a805b7734588fe">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4504</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67e56b10d46c406171fe4cc277aba623" name="a67e56b10d46c406171fe4cc277aba623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67e56b10d46c406171fe4cc277aba623">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4506</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea829932ee94d2cafcbdc2839c7e4f17" name="aea829932ee94d2cafcbdc2839c7e4f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea829932ee94d2cafcbdc2839c7e4f17">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4508</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6ff22982aadddba4bc056c7bafb444b" name="af6ff22982aadddba4bc056c7bafb444b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6ff22982aadddba4bc056c7bafb444b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4510</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb3a3e59ce388080db8a1dce85b6b657" name="afb3a3e59ce388080db8a1dce85b6b657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb3a3e59ce388080db8a1dce85b6b657">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4512</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1266cda296f9d30a024f8dba7ad26c06" name="a1266cda296f9d30a024f8dba7ad26c06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1266cda296f9d30a024f8dba7ad26c06">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4514</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab5fc9d57908dff4e70298ad9425a94d" name="aab5fc9d57908dff4e70298ad9425a94d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab5fc9d57908dff4e70298ad9425a94d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4516</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a79958c545b919a9669d1823c1f22e3" name="a8a79958c545b919a9669d1823c1f22e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a79958c545b919a9669d1823c1f22e3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4518</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e57c2ef1c3ffb36722f000cc1156824" name="a3e57c2ef1c3ffb36722f000cc1156824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e57c2ef1c3ffb36722f000cc1156824">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6712ba6dd1d5b43d2d56ff8ac4e275a7" name="a6712ba6dd1d5b43d2d56ff8ac4e275a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6712ba6dd1d5b43d2d56ff8ac4e275a7">&#9670;&nbsp;</a></span>__pad1__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad1__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ce12a63de64ef64ae2d59d128251cae" name="a9ce12a63de64ef64ae2d59d128251cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce12a63de64ef64ae2d59d128251cae">&#9670;&nbsp;</a></span>__pad2__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad2__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4854608c0e776f0704a4d9a4b98ea57d" name="a4854608c0e776f0704a4d9a4b98ea57d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4854608c0e776f0704a4d9a4b98ea57d">&#9670;&nbsp;</a></span>__pad3__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad3__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac00f1fa321d327d58eec36466ede9d78" name="ac00f1fa321d327d58eec36466ede9d78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac00f1fa321d327d58eec36466ede9d78">&#9670;&nbsp;</a></span>AMSPECIFIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AMSPECIFIC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] Software-enabled Connection (SoftConn). When set to 1, the PHY is placed in its normal mode and the D+/D- lines of the USB bus are enabled. When bit is cleared, the PHY is put into non-driving mode and D+ and D- are tri-stated. <br  />
 </p>

</div>
</div>
<a id="aca08a4df2641cf6aa103086c0bb223f1" name="aca08a4df2641cf6aa103086c0bb223f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca08a4df2641cf6aa103086c0bb223f1">&#9670;&nbsp;</a></span>AutoClear</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AutoClear</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] Automatically Clear OutPktRdy. <br  />
 </p>

</div>
</div>
<a id="ad0ecc20822498b6339059ddff6a0edf7" name="ad0ecc20822498b6339059ddff6a0edf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0ecc20822498b6339059ddff6a0edf7">&#9670;&nbsp;</a></span>AutoSet</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AutoSet</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] Automatically Set InPktRdy. When set, the FIFONotEmptyInPktRdy field (for IN Endpoint 0) or InPktRdyOutPktRdy field (for IN Endpoint 1-5) in this register will be automatically set when data of the maximum packet size (set in MAXPAYLOAD field) is loaded into the IN FIFO. <br  />
 </p>

</div>
</div>
<a id="a18e4fd85e0b6252a7381d2d4ba8c1c1d" name="a18e4fd85e0b6252a7381d2d4ba8c1c1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18e4fd85e0b6252a7381d2d4ba8c1c1d">&#9670;&nbsp;</a></span>BCDETCRTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BCDETCRTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00002024) Battery Charging detection main control register <br  />
 </p>

</div>
</div>
<a id="ad926e19f2e33b077e5f99830abc48e95" name="ad926e19f2e33b077e5f99830abc48e95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad926e19f2e33b077e5f99830abc48e95">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  BCDETCRTL1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad85e5779c77940583a38c7c6dd5d4462" name="ad85e5779c77940583a38c7c6dd5d4462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad85e5779c77940583a38c7c6dd5d4462">&#9670;&nbsp;</a></span>BCDETCRTL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BCDETCRTL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00002028) Battery Charging auxillary detection control register <br  />
 </p>

</div>
</div>
<a id="ac0924149e702b8c3af6590d2521f726b" name="ac0924149e702b8c3af6590d2521f726b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0924149e702b8c3af6590d2521f726b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  BCDETCRTL2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83c65dee716af1b140858ebc2624b07e" name="a83c65dee716af1b140858ebc2624b07e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83c65dee716af1b140858ebc2624b07e">&#9670;&nbsp;</a></span>BCDETSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BCDETSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00002020) USB Battery Charge Detenction Registers <br  />
 </p>

</div>
</div>
<a id="ad9cc55dcf36fff6f05b6e235ff80c25f" name="ad9cc55dcf36fff6f05b6e235ff80c25f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9cc55dcf36fff6f05b6e235ff80c25f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  BCDETSTATUS_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a005a956aa6febeea4a01256baaabfecc" name="a005a956aa6febeea4a01256baaabfecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a005a956aa6febeea4a01256baaabfecc">&#9670;&nbsp;</a></span>BCWEAKPULLDOWNEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BCWEAKPULLDOWNEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Enables weak sink current on DP and DM <br  />
 </p>

</div>
</div>
<a id="a023b0255c60962a64c4a83eb246b3171" name="a023b0255c60962a64c4a83eb246b3171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a023b0255c60962a64c4a83eb246b3171">&#9670;&nbsp;</a></span>BCWEAKPULLDOWNTUNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BCWEAKPULLDOWNTUNE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Weak sink resistor to both DP and DM tuning. Trimmable. <br  />
 </p>

</div>
</div>
<a id="ad68157ef5d74894da71cb6b60f230f02" name="ad68157ef5d74894da71cb6b60f230f02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad68157ef5d74894da71cb6b60f230f02">&#9670;&nbsp;</a></span>BCWEAKPULLUPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BCWEAKPULLUPEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Enables weak source current to DP and DM <br  />
 </p>

</div>
</div>
<a id="aa45d00dcb757fefee7693b39b78ecfa5" name="aa45d00dcb757fefee7693b39b78ecfa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa45d00dcb757fefee7693b39b78ecfa5">&#9670;&nbsp;</a></span>BCWEAKPULLUPTUNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BCWEAKPULLUPTUNE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Weak source resistor to both DP and DM tuning. Trimmable. <br  />
 </p>

</div>
</div>
<a id="a7bd140e701d349186ab54befff16ed50" name="a7bd140e701d349186ab54befff16ed50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bd140e701d349186ab54befff16ed50">&#9670;&nbsp;</a></span>CFG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CFG0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000000) Function address, power management, interrupt status register for EP0 and IN Endpoints 1 to 5 <br  />
 </p>

</div>
</div>
<a id="a7a08cb25e0df7106c77152c1150748ee" name="a7a08cb25e0df7106c77152c1150748ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a08cb25e0df7106c77152c1150748ee">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CFG0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30a0d1a1142b9f0403bba5e8f5d1b663" name="a30a0d1a1142b9f0403bba5e8f5d1b663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30a0d1a1142b9f0403bba5e8f5d1b663">&#9670;&nbsp;</a></span>CFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CFG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000004) Indicates which of the IN Endpoint 1 - 5 interrupts and the single Endpoint 0 interrupt are currently active. Also indicates which of the interrupts for OUT Endpoint 1 - 5 are currently active. All active interrupts are cleared when this register is read. <br  />
 </p>

</div>
</div>
<a id="acd6ecb172ec3d1b17ebf13bfa23381ea" name="acd6ecb172ec3d1b17ebf13bfa23381ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd6ecb172ec3d1b17ebf13bfa23381ea">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CFG1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48a7002b58a8b86abda52b2eb5851e70" name="a48a7002b58a8b86abda52b2eb5851e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48a7002b58a8b86abda52b2eb5851e70">&#9670;&nbsp;</a></span>CFG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CFG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000008) Provides interrupt enable and (currently active) status bits for each of the state interrupts, as well as the IN Endpoint and OUT Endpoint nterrupts. All active interrupts are cleared when this register is read. On reset, all IN and OUT Endpoint interrupts, in addition to Endpoint 0, are set to 1 while the remaining bits are set to 0. <br  />
 </p>

</div>
</div>
<a id="aa397f9aea86f5c5c8af0c11622d61db2" name="aa397f9aea86f5c5c8af0c11622d61db2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa397f9aea86f5c5c8af0c11622d61db2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CFG2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a088d50790c2de0e95af6c251a5ddd742" name="a088d50790c2de0e95af6c251a5ddd742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a088d50790c2de0e95af6c251a5ddd742">&#9670;&nbsp;</a></span>CFG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CFG3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000000C) Provides Test fields to put the USB Controller into one of four test modes described in the USB 2.0 specification. Only one of the Test fields should be set at any time. (Not used in normal operation.) Also includes an index field that determines which endpoint control,status registers are accessed via the IDXn register fields, and a Frame field that holds the last received frame number. <br  />
 </p>

</div>
</div>
<a id="a79daf8ff6a57a158ee0d554cde2660f7" name="a79daf8ff6a57a158ee0d554cde2660f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79daf8ff6a57a158ee0d554cde2660f7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CFG3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6a5c82c26d695144c1aed5d7b3da094" name="ad6a5c82c26d695144c1aed5d7b3da094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6a5c82c26d695144c1aed5d7b3da094">&#9670;&nbsp;</a></span>CHARGEDETBYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CHARGEDETBYP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] BC detection bypass <br  />
 </p>

</div>
</div>
<a id="a975feb3cd335bbfdd041804d3b71fdb0" name="a975feb3cd335bbfdd041804d3b71fdb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a975feb3cd335bbfdd041804d3b71fdb0">&#9670;&nbsp;</a></span>CLKCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00002000) Provides optional control for turning off the interface clocks to USB Controller and PHY as well as the reference clock to the USB PHY. <br  />
 </p>

</div>
</div>
<a id="a2b5a3f1ca4c62d084056273bd29fa260" name="a2b5a3f1ca4c62d084056273bd29fa260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b5a3f1ca4c62d084056273bd29fa260">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CLKCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af212182988a5ed8bd1c7c461b0f1d144" name="af212182988a5ed8bd1c7c461b0f1d144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af212182988a5ed8bd1c7c461b0f1d144">&#9670;&nbsp;</a></span>ClrDataTog</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ClrDataTog</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] Clear Data Toggle. Set this bit to reset the endpoint data toggle to 0. <br  />
 </p>

</div>
</div>
<a id="afceac512e91cbdc3373f44565b90091e" name="afceac512e91cbdc3373f44565b90091e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afceac512e91cbdc3373f44565b90091e">&#9670;&nbsp;</a></span>ClrDataTogServicedOutPktRdy</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ClrDataTogServicedOutPktRdy</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Clear Data Toggle / Serviced OUT Packet Ready. When CFG3_ENDPOINT = 1 to 5, this bit serves as the ClrDataTog field. When CFG3_ENDPOINT = 0, this bit serves as the ServicedOutPktReady field.If CFG3_ENDPOINT = 0x1-0x5, this bit serves as the ClrDataTog field. Setting this bit resets the endpoint IN data toggle to 0.If CFG3_ENDPOINT = 0x0, this bit serves as the ServicedOutPktReady field. The CPU writes a 1 to this bit to clear the OutPktRdy bit. This bit is cleared automatically. <br  />
 </p>

</div>
</div>
<a id="a1e52676e858cddd8b7fa2fac61a15ee6" name="a1e52676e858cddd8b7fa2fac61a15ee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e52676e858cddd8b7fa2fac61a15ee6">&#9670;&nbsp;</a></span>CLRSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLRSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Writing a 1 to this bit clears all bits in the UTMISTICKYSTATUS register. <br  />
 </p>

</div>
</div>
<a id="a2f1c1cae9f9074800c9300584b75d1e7" name="a2f1c1cae9f9074800c9300584b75d1e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f1c1cae9f9074800c9300584b75d1e7">&#9670;&nbsp;</a></span>CPDETECTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CPDETECTED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Charging port detected <br  />
 </p>

</div>
</div>
<a id="a56d04b5e6673a5ff92cb5b1d1517aa74" name="a56d04b5e6673a5ff92cb5b1d1517aa74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56d04b5e6673a5ff92cb5b1d1517aa74">&#9670;&nbsp;</a></span>CTHRSTN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTHRSTN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..0] Configurable delay from the end of High Speed resume signaling to enabling UTM normal operating mode. Default value of 0x32 corresponds to a delay of 3us. This programmed delay is equivalent to the number of 60MHz clock cycles</p><ol type="1">
<li><br  />
 </li>
</ol>

</div>
</div>
<a id="a4a4e9308ca0e6653cf9cfb6f775aa2e6" name="a4a4e9308ca0e6653cf9cfb6f775aa2e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a4e9308ca0e6653cf9cfb6f775aa2e6">&#9670;&nbsp;</a></span>CTRLAPBCLKDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTRLAPBCLKDIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] Setting this bit turns off the Controller logic clock. <br  />
 </p>

</div>
</div>
<a id="aa918f3ee2eaf79cc1f50ce0068f2ccc1" name="aa918f3ee2eaf79cc1f50ce0068f2ccc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa918f3ee2eaf79cc1f50ce0068f2ccc1">&#9670;&nbsp;</a></span>CTUCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTUCH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..0] Configurable Chirp Timeout timer; default value of 0x4074 corresponds to a delay of 1.1ms (60Mhz clock cycles * 4 0x4074). <br  />
 </p>

</div>
</div>
<a id="a9cdbfa8d460b4102f5a6542298f45f0b" name="a9cdbfa8d460b4102f5a6542298f45f0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cdbfa8d460b4102f5a6542298f45f0b">&#9670;&nbsp;</a></span>D0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t D0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] Unused, always return 0. <br  />
 </p>

</div>
</div>
<a id="a04b867b61c4f87f3fb525366cc679074" name="a04b867b61c4f87f3fb525366cc679074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04b867b61c4f87f3fb525366cc679074">&#9670;&nbsp;</a></span>DataError</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DataError</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] Data Error. Indicates a CRC error.If IDX1_ISO = 0x1 (ISO mode), this bit is set at the same time that OutPktRdy is set if the data packet has a CRC error. It is cleared when OutPktRdy is cleared.If IDX1_ISO = 0x0 (Bulk mode), this field always returns zero. This field is only valid when the endpoint is operating in ISO mode. <br  />
 </p>

</div>
</div>
<a id="ae03d3259922eea262639cd031000bb1b" name="ae03d3259922eea262639cd031000bb1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae03d3259922eea262639cd031000bb1b">&#9670;&nbsp;</a></span>DCPDETECTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DCPDETECTED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Dedicated charging port detected <br  />
 </p>

</div>
</div>
<a id="a6a5dad9d970ec3e52a460b203e471e25" name="a6a5dad9d970ec3e52a460b203e471e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a5dad9d970ec3e52a460b203e471e25">&#9670;&nbsp;</a></span>DisNye</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DisNye</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] Disable NYET Handshakes / PID Error. For Bulk/Interrupt transactions, this bit disable the sending of NYET handshakes. For Bulk/Interrupt transactions, indicates PID errors.If IDX1_ISO = 0x1, this field is read-only and, when set, indicates a PID error in the received packet for Isochronous transfers.If IDX1_ISO = 0x0, this field disables NYET Handshakes for Bulk/Interrupt transactions. Set this bit to disable the sending of NYET handshakes. When set, all successfully received OUT packets are ACK'd includi <br  />
 </p>

</div>
</div>
<a id="a555cf00cb8c3ebe9e468fd4c1f009fbd" name="a555cf00cb8c3ebe9e468fd4c1f009fbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a555cf00cb8c3ebe9e468fd4c1f009fbd">&#9670;&nbsp;</a></span>DMCOMPOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMCOMPOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] DM comparator output <br  />
 </p>

</div>
</div>
<a id="a394f17d6868f488c8d2f3863f1dd6d63" name="a394f17d6868f488c8d2f3863f1dd6d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a394f17d6868f488c8d2f3863f1dd6d63">&#9670;&nbsp;</a></span>DMPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMPULLDOWN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Enables a pulldown resistor(15K) on D- <br  />
 </p>

</div>
</div>
<a id="a160eea66ba4fb9c3956e3184eb7db5d2" name="a160eea66ba4fb9c3956e3184eb7db5d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a160eea66ba4fb9c3956e3184eb7db5d2">&#9670;&nbsp;</a></span>DPATTACHED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DPATTACHED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Data pin attachment detected <br  />
 </p>

</div>
</div>
<a id="a63aa108083b05aed52e806c4c4b53cb2" name="a63aa108083b05aed52e806c4c4b53cb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63aa108083b05aed52e806c4c4b53cb2">&#9670;&nbsp;</a></span>DPCOMPOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DPCOMPOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] DP comparator output <br  />
 </p>

</div>
</div>
<a id="a7b25431976ed6fa41006ccbef6f78e9c" name="a7b25431976ed6fa41006ccbef6f78e9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b25431976ed6fa41006ccbef6f78e9c">&#9670;&nbsp;</a></span>DPDMPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DPDMPULLDOWN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000201C) Enables a pulldown resistor(15K) on D+ or D- <br  />
 </p>

</div>
</div>
<a id="a933818d5261a8e3eeddccf8e2d991c73" name="a933818d5261a8e3eeddccf8e2d991c73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a933818d5261a8e3eeddccf8e2d991c73">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DPDMPULLDOWN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5f6e75f16d472691d4c69e0467969b3" name="ac5f6e75f16d472691d4c69e0467969b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5f6e75f16d472691d4c69e0467969b3">&#9670;&nbsp;</a></span>DPktBufDis</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DPktBufDis</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] Double Packet Buffer Disable. This bit is used to control the use of Double Packet Buffering. It is ignored when Dynamic FIFO sizing is enabled. Clearing this bit does NOT necessarily enable Double Packet Buffering but rather allows Double Packet Buffering to be determined by the Endpoint's IDX2_INFIFOSZ setting and MAXPAYLOAD size relationship. Default is enabled. <br  />
</p>
<p >[25..25] Double Packet Buffer Disable. This bit is used to control the use of Double Packet Buffering. It is ignored when Dynamic FIFO sizing is enabled. Clearing this bit does NOT necessarily enable Double Packet Buffering but rather allows Double Packet Buffering to be determined by the Endpoint's IDX2_OUTFIFOSZ setting and MAXPAYLOAD size relationship. Default is enabled. <br  />
 </p>

</div>
</div>
<a id="adb8fbcecb4723692afd558a85c579e7a" name="adb8fbcecb4723692afd558a85c579e7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb8fbcecb4723692afd558a85c579e7a">&#9670;&nbsp;</a></span>DPPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DPPULLDOWN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Enables a pulldown resistor(15K) on D+ <br  />
 </p>

</div>
</div>
<a id="a468c446ecbe8a6d7bcff302a3d3f0ef1" name="a468c446ecbe8a6d7bcff302a3d3f0ef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a468c446ecbe8a6d7bcff302a3d3f0ef1">&#9670;&nbsp;</a></span>EMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..1] Extra margin adjustment <br  />
 </p>

</div>
</div>
<a id="a077c1b82d9c48793571e6477b5468344" name="a077c1b82d9c48793571e6477b5468344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a077c1b82d9c48793571e6477b5468344">&#9670;&nbsp;</a></span>EMAS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMAS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Extra margin adjustment sense amplifier pulse <br  />
 </p>

</div>
</div>
<a id="ab9740e72c0c9006b5bb8ae20fa149cb5" name="ab9740e72c0c9006b5bb8ae20fa149cb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9740e72c0c9006b5bb8ae20fa149cb5">&#9670;&nbsp;</a></span>EMAW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMAW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..5] Extra margin adjustment for write operations <br  />
 </p>

</div>
</div>
<a id="ad470c90b993170d6540a82ff614a92c9" name="ad470c90b993170d6540a82ff614a92c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad470c90b993170d6540a82ff614a92c9">&#9670;&nbsp;</a></span>Enabl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t Enabl</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] Set by the CPU to enable the SUSPENDM signal. The Enabl bit is set to enable the SUSPENDM signal to put the UTM (and any other hardware which uses the SUSPENDM signal) into Suspend mode. If this bit is not set, Suspend mode will be detected as normal but the SUSPENDM signal will remain high so that the UTM does not go into its low-power mode. <br  />
 </p>

</div>
</div>
<a id="a58d96b3b1209c34acbb926b5250d08bf" name="a58d96b3b1209c34acbb926b5250d08bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58d96b3b1209c34acbb926b5250d08bf">&#9670;&nbsp;</a></span>ENDPOINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ENDPOINT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..16] Index selected endpoint. <br  />
 </p>

</div>
</div>
<a id="a53a6023cc8ec730ad790e57017451f60" name="a53a6023cc8ec730ad790e57017451f60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53a6023cc8ec730ad790e57017451f60">&#9670;&nbsp;</a></span>ENDPTOUTCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ENDPTOUTCOUNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..0] Endpoint OUT Count. When CFG3_ENDPOINT = 1 to 5, this read-only field holds the number of received data bytes in the packet in the Endpoint's OUT FIFO. When CFG3_ENDPOINT = 0, this read-only field holds 7-bit data for number of received data bytes in Endpoint 0 FIFO (OUT count). In either case, the value returned changes as the contents of the FIFO change and is only valid while OutPktRdy is set. (IMPORTANT: The address for the OUTCOUNT register is actually the same as COUNT0. However to avoid CMSIS confli <br  />
 </p>

</div>
</div>
<a id="a436c36b098fddab4f1f4eec1a297ec93" name="a436c36b098fddab4f1f4eec1a297ec93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a436c36b098fddab4f1f4eec1a297ec93">&#9670;&nbsp;</a></span>EP0InIntEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP0InIntEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] IN Endpoint 0 Interrupt Enable <br  />
 </p>

</div>
</div>
<a id="a237c1a909ee8f7d31730a11c73537b6d" name="a237c1a909ee8f7d31730a11c73537b6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a237c1a909ee8f7d31730a11c73537b6d">&#9670;&nbsp;</a></span>EP0InIntStat</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP0InIntStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] IN Endpoint 0 interrupt status. All interrupts are cleared when the register is read. <br  />
 </p>

</div>
</div>
<a id="aa7fd07bf551fd1038e03221623dca80c" name="aa7fd07bf551fd1038e03221623dca80c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7fd07bf551fd1038e03221623dca80c">&#9670;&nbsp;</a></span>EP0OutIntEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP0OutIntEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Out Endpoint 0 Interrupt Enable. <br  />
 </p>

</div>
</div>
<a id="a3bda0dd186a13ffa65e294bed6985f82" name="a3bda0dd186a13ffa65e294bed6985f82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bda0dd186a13ffa65e294bed6985f82">&#9670;&nbsp;</a></span>EP0OutIntStat</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP0OutIntStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] OUT Endpoint 0 interrupt status. All interrupts are cleared when the register is read. <br  />
 </p>

</div>
</div>
<a id="adc1d49ed3f50a5452b71202173861e5a" name="adc1d49ed3f50a5452b71202173861e5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc1d49ed3f50a5452b71202173861e5a">&#9670;&nbsp;</a></span>EP1InIntEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP1InIntEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] IN Endpoint 1 Interrupt Enable <br  />
 </p>

</div>
</div>
<a id="a9c71bccf73df6d51c5c08f6bcc1c20bb" name="a9c71bccf73df6d51c5c08f6bcc1c20bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c71bccf73df6d51c5c08f6bcc1c20bb">&#9670;&nbsp;</a></span>EP1InIntStat</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP1InIntStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] IN Endpoint 1 interrupt status. All interrupts are cleared when the register is read. <br  />
 </p>

</div>
</div>
<a id="afa83d087075bb89ca4d89638499088e9" name="afa83d087075bb89ca4d89638499088e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa83d087075bb89ca4d89638499088e9">&#9670;&nbsp;</a></span>EP1OutIntEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP1OutIntEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Out Endpoint 1 Interrupt Enable. <br  />
 </p>

</div>
</div>
<a id="a73e9d5bf79f40060d8dd97530536070c" name="a73e9d5bf79f40060d8dd97530536070c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73e9d5bf79f40060d8dd97530536070c">&#9670;&nbsp;</a></span>EP1OutIntStat</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP1OutIntStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] OUT Endpoint 1 interrupt status. All interrupts are cleared when the register is read. <br  />
 </p>

</div>
</div>
<a id="ad05b29d5a7f80acbbad105e957eebfbe" name="ad05b29d5a7f80acbbad105e957eebfbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad05b29d5a7f80acbbad105e957eebfbe">&#9670;&nbsp;</a></span>EP2InIntEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP2InIntEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] IN Endpoint 2 Interrupt Enable <br  />
 </p>

</div>
</div>
<a id="ad65f3f7157722f18122fc79fa5201c4a" name="ad65f3f7157722f18122fc79fa5201c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad65f3f7157722f18122fc79fa5201c4a">&#9670;&nbsp;</a></span>EP2InIntStat</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP2InIntStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] IN Endpoint 2 interrupt status. All interrupts are cleared when the register is read. <br  />
 </p>

</div>
</div>
<a id="aa9f2525741ffb896af8bc48671f17156" name="aa9f2525741ffb896af8bc48671f17156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9f2525741ffb896af8bc48671f17156">&#9670;&nbsp;</a></span>EP2OutIntEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP2OutIntEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Out Endpoint 2 Interrupt Enable. <br  />
 </p>

</div>
</div>
<a id="a60d256bbdf8f17569f4eb56cb91ac51b" name="a60d256bbdf8f17569f4eb56cb91ac51b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60d256bbdf8f17569f4eb56cb91ac51b">&#9670;&nbsp;</a></span>EP2OutIntStat</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP2OutIntStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] OUT Endpoint 2 interrupt status. All interrupts are cleared when the register is read. <br  />
 </p>

</div>
</div>
<a id="ab6bdbc778ac84666d7a508035a33e28b" name="ab6bdbc778ac84666d7a508035a33e28b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6bdbc778ac84666d7a508035a33e28b">&#9670;&nbsp;</a></span>EP3InIntEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP3InIntEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] IN Endpoint 3 Interrupt Enable <br  />
 </p>

</div>
</div>
<a id="a153ddee1a9d37feb2cbb19ff07e40620" name="a153ddee1a9d37feb2cbb19ff07e40620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a153ddee1a9d37feb2cbb19ff07e40620">&#9670;&nbsp;</a></span>EP3InIntStat</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP3InIntStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] IN Endpoint 3 interrupt status. All interrupts are cleared when the register is read. <br  />
 </p>

</div>
</div>
<a id="a33e0d9fe8d7f1e8b0e16fc860b27cdae" name="a33e0d9fe8d7f1e8b0e16fc860b27cdae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33e0d9fe8d7f1e8b0e16fc860b27cdae">&#9670;&nbsp;</a></span>EP3OutIntEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP3OutIntEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Out Endpoint 3 Interrupt Enable. <br  />
 </p>

</div>
</div>
<a id="a5a4c0beee14723b48f11ea49db4402f3" name="a5a4c0beee14723b48f11ea49db4402f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a4c0beee14723b48f11ea49db4402f3">&#9670;&nbsp;</a></span>EP3OutIntStat</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP3OutIntStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] OUT Endpoint 3 interrupt status. All interrupts are cleared when the register is read. <br  />
 </p>

</div>
</div>
<a id="a7a0ebd6320093ec4f6f8d442998981eb" name="a7a0ebd6320093ec4f6f8d442998981eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a0ebd6320093ec4f6f8d442998981eb">&#9670;&nbsp;</a></span>EP4InIntEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP4InIntEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] IN Endpoint 4 Interrupt Enable <br  />
 </p>

</div>
</div>
<a id="a580d42324a263c6b987f64a0d647a12c" name="a580d42324a263c6b987f64a0d647a12c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a580d42324a263c6b987f64a0d647a12c">&#9670;&nbsp;</a></span>EP4InIntStat</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP4InIntStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] IN Endpoint 4 interrupt status. All interrupts are cleared when the register is read. <br  />
 </p>

</div>
</div>
<a id="a9dccfe160d3838fa8995f71c528b879d" name="a9dccfe160d3838fa8995f71c528b879d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dccfe160d3838fa8995f71c528b879d">&#9670;&nbsp;</a></span>EP4OutIntEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP4OutIntEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Out Endpoint 4 Interrupt Enable. <br  />
 </p>

</div>
</div>
<a id="aa44280ded89027db184e727abd15b209" name="aa44280ded89027db184e727abd15b209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa44280ded89027db184e727abd15b209">&#9670;&nbsp;</a></span>EP4OutIntStat</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP4OutIntStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] OUT Endpoint 4 interrupt status. All interrupts are cleared when the register is read. <br  />
 </p>

</div>
</div>
<a id="a40fb293a8aafebbc5a40b93a7e6bb47e" name="a40fb293a8aafebbc5a40b93a7e6bb47e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40fb293a8aafebbc5a40b93a7e6bb47e">&#9670;&nbsp;</a></span>EP5InIntEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP5InIntEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] IN Endpoint 5 Interrupt Enable <br  />
 </p>

</div>
</div>
<a id="ac26693377d2986173e6ee79f369c3eb1" name="ac26693377d2986173e6ee79f369c3eb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac26693377d2986173e6ee79f369c3eb1">&#9670;&nbsp;</a></span>EP5InIntStat</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP5InIntStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] IN Endpoint 5 interrupt status. All interrupts are cleared when the register is read. <br  />
 </p>

</div>
</div>
<a id="a80eb2618bf7c25e55144bbf08ef29c00" name="a80eb2618bf7c25e55144bbf08ef29c00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80eb2618bf7c25e55144bbf08ef29c00">&#9670;&nbsp;</a></span>EP5OutIntEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP5OutIntEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Out Endpoint 5 Interrupt Enable. <br  />
 </p>

</div>
</div>
<a id="a7eca5d5f74b9f08050cdc6bc17dfbd43" name="a7eca5d5f74b9f08050cdc6bc17dfbd43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7eca5d5f74b9f08050cdc6bc17dfbd43">&#9670;&nbsp;</a></span>EP5OutIntStat</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EP5OutIntStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] OUT Endpoint 5 interrupt status. All interrupts are cleared when the register is read. <br  />
 </p>

</div>
</div>
<a id="a44ddda554489548ac7b973d74988db61" name="a44ddda554489548ac7b973d74988db61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44ddda554489548ac7b973d74988db61">&#9670;&nbsp;</a></span>FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Writing to this register loads data into the IN FIFO and reading from this register unloads data from the OUT FIFO for endpoint 0. <br  />
</p>
<p >[31..0] Writing to this register loads data into the IN FIFO and reading from this register unloads data from the OUT FIFO for endpoint 1. <br  />
</p>
<p >[31..0] Writing to this register loads data into the IN FIFO and reading from this register unloads data from the OUT FIFO for endpoint 2. <br  />
</p>
<p >[31..0] Writing to this register loads data into the IN FIFO and reading from this register unloads data from the OUT FIFO for endpoint 3. <br  />
</p>
<p >[31..0] Writing to this register loads data into the IN FIFO and reading from this register unloads data from the OUT FIFO for endpoint 4. <br  />
</p>
<p >[31..0] Writing to this register loads data into the IN FIFO and reading from this register unloads data from the OUT FIFO for endpoint 5. <br  />
 </p>

</div>
</div>
<a id="a219eedf37eee24ccd8a083a18ca19dd6" name="a219eedf37eee24ccd8a083a18ca19dd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a219eedf37eee24ccd8a083a18ca19dd6">&#9670;&nbsp;</a></span>FIFO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFO0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000020) Endpoint 0 FIFO register <br  />
 </p>

</div>
</div>
<a id="a039548ff86ff1e9b1240bcc7742cee24" name="a039548ff86ff1e9b1240bcc7742cee24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a039548ff86ff1e9b1240bcc7742cee24">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FIFO0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5328f430e56c46a6ae34cb3006d67526" name="a5328f430e56c46a6ae34cb3006d67526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5328f430e56c46a6ae34cb3006d67526">&#9670;&nbsp;</a></span>FIFO1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFO1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000024) Endpoint 1 FIFO register <br  />
 </p>

</div>
</div>
<a id="adf93e12f7d46b9ecdc99818d0fbdd20c" name="adf93e12f7d46b9ecdc99818d0fbdd20c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf93e12f7d46b9ecdc99818d0fbdd20c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FIFO1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af59407ac8f61ec9760625cb528b67856" name="af59407ac8f61ec9760625cb528b67856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af59407ac8f61ec9760625cb528b67856">&#9670;&nbsp;</a></span>FIFO2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFO2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000028) Endpoint 2 FIFO register <br  />
 </p>

</div>
</div>
<a id="a099f97b826da20e3321a6b32869e7e77" name="a099f97b826da20e3321a6b32869e7e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a099f97b826da20e3321a6b32869e7e77">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FIFO2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d3ae2b4a79dea74eabb78f1c67dc143" name="a9d3ae2b4a79dea74eabb78f1c67dc143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d3ae2b4a79dea74eabb78f1c67dc143">&#9670;&nbsp;</a></span>FIFO3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFO3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000002C) Endpoint 3 FIFO register <br  />
 </p>

</div>
</div>
<a id="ab7ae2adb9e2ce8e51b59db266c1a68ff" name="ab7ae2adb9e2ce8e51b59db266c1a68ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7ae2adb9e2ce8e51b59db266c1a68ff">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FIFO3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7a147b8c17c6a34e723e224d4cf3d57" name="af7a147b8c17c6a34e723e224d4cf3d57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7a147b8c17c6a34e723e224d4cf3d57">&#9670;&nbsp;</a></span>FIFO4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFO4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000030) Endpoint 4 FIFO register <br  />
 </p>

</div>
</div>
<a id="a15217ffa968f93e039c9a3fdda91299f" name="a15217ffa968f93e039c9a3fdda91299f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15217ffa968f93e039c9a3fdda91299f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FIFO4_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7fa1eed77e27047c27c2c21b5a896f7" name="ab7fa1eed77e27047c27c2c21b5a896f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7fa1eed77e27047c27c2c21b5a896f7">&#9670;&nbsp;</a></span>FIFO5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFO5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000034) Endpoint 5 FIFO register <br  />
 </p>

</div>
</div>
<a id="a34c2fb91f0142b342c052f29b02287f3" name="a34c2fb91f0142b342c052f29b02287f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34c2fb91f0142b342c052f29b02287f3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FIFO5_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29b5cd2e883b6cc06e046ff883650e2c" name="a29b5cd2e883b6cc06e046ff883650e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29b5cd2e883b6cc06e046ff883650e2c">&#9670;&nbsp;</a></span>FIFOADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFOADD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000001C) Sets the start address of the selected IN and OUT endpoint FIFOs. <br  />
 </p>

</div>
</div>
<a id="a803fe4d8b72a85b46d159458ce661818" name="a803fe4d8b72a85b46d159458ce661818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a803fe4d8b72a85b46d159458ce661818">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FIFOADD_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37c92dac5f32e2d24e41edac56d09bde" name="a37c92dac5f32e2d24e41edac56d09bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37c92dac5f32e2d24e41edac56d09bde">&#9670;&nbsp;</a></span>FIFOFull</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFOFull</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] FIFO Full. When set, this bit indicates that no more packets can be loaded into the OUT FIFO. <br  />
 </p>

</div>
</div>
<a id="a9e5fd4c5c2f515e20deba52f53847adb" name="a9e5fd4c5c2f515e20deba52f53847adb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e5fd4c5c2f515e20deba52f53847adb">&#9670;&nbsp;</a></span>FIFONotEmptyInPktRdy</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFONotEmptyInPktRdy</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] FIFO Not Empty / IN Packet Ready. When CFG3_ENDPOINT = 1 to 5, this bit serves as the FIFONotEmpty field. When CFG3_ENDPOINT = 0, this bit serves as the InPktRdy bit.If CFG3_ENDPOINT = 0x1-0x5, this bit serves as the FIFONotEmpty field. It is set when there is at least 1 packet in the IN FIFO.If CFG3_ENDPOINT = 0x0, this bit serves as the InPktRdy bit. Set this bit after loading a data packet into the FIFO. It is cleared automatically when the data packet has been transmitted. An interrupt is generated whe <br  />
 </p>

</div>
</div>
<a id="ada134913063898e321eb993e334a4e99" name="ada134913063898e321eb993e334a4e99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada134913063898e321eb993e334a4e99">&#9670;&nbsp;</a></span>FlushFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FlushFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] Flush FIFO. Set this bit to flush the next packet to be read from the endpoint OUT FIFO. The FIFO pointer is reset and the OutPktRdy bit is cleared. FlushFIFO should only be used when OutPktRdy is set. At other times, it may cause data to be corrupted. If the FIFO is double-buffered, FlushFIFO may need to be set twice to completely clear the FIFO. <br  />
 </p>

</div>
</div>
<a id="af795cd9f48c39b3f1cc30c506c1e4595" name="af795cd9f48c39b3f1cc30c506c1e4595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af795cd9f48c39b3f1cc30c506c1e4595">&#9670;&nbsp;</a></span>FlushFIFODataEnd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FlushFIFODataEnd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] When CFG3_ENDPOINT = 1 to 5, this bit serves as the FlushFIFO field. When CFG3_ENDPOINT = 0, this bit serves as the DataEnd bit.If CFG3_ENDPOINT = 0x1-0x5, this bit serves as the FlushFIFO field. Setting this bit flushes the next packet to be transmitted from the endpoint IN FIFO. The FIFO pointer is reset and the InPktRdy bit is cleared. May be set simultaneously with InPktRdy to abort the packet that has just been loaded into the FIFO.Note 1: FlushFIFO should only be set when InPktRdy is set (at other ti <br  />
 </p>

</div>
</div>
<a id="ad37ae0f864fa6f2a9ec061347846221f" name="ad37ae0f864fa6f2a9ec061347846221f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad37ae0f864fa6f2a9ec061347846221f">&#9670;&nbsp;</a></span>FORCECPDET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FORCECPDET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Force output charging port detected <br  />
 </p>

</div>
</div>
<a id="a49358595e9523c409e1e5823c591ff79" name="a49358595e9523c409e1e5823c591ff79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49358595e9523c409e1e5823c591ff79">&#9670;&nbsp;</a></span>FORCEDCPDET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FORCEDCPDET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Force output dedicated charging port detected <br  />
 </p>

</div>
</div>
<a id="a09991737e0b529374d1c36802f57b964" name="a09991737e0b529374d1c36802f57b964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09991737e0b529374d1c36802f57b964">&#9670;&nbsp;</a></span>FORCEDPATTACHED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FORCEDPATTACHED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Force output dp_attached <br  />
 </p>

</div>
</div>
<a id="a5fe0a59693f4f114bf5f167ee98d8847" name="a5fe0a59693f4f114bf5f167ee98d8847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fe0a59693f4f114bf5f167ee98d8847">&#9670;&nbsp;</a></span>ForceFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ForceFS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] Force Full-speed Mode. The CPU sets this bit to force the USB Controller into Full-speed mode when it receives a USB reset. <br  />
 </p>

</div>
</div>
<a id="a424c5691bf848cdf7a5bccb9fae54c84" name="a424c5691bf848cdf7a5bccb9fae54c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a424c5691bf848cdf7a5bccb9fae54c84">&#9670;&nbsp;</a></span>ForceHS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ForceHS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] Force High-speed Mode. The CPU sets this bit to force the USB Controller into High-speed mode when it receives a USB reset. <br  />
 </p>

</div>
</div>
<a id="ae0ddfd5a912d2aff382218eebf78fcad" name="ae0ddfd5a912d2aff382218eebf78fcad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0ddfd5a912d2aff382218eebf78fcad">&#9670;&nbsp;</a></span>FrcDataTog</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FrcDataTog</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force Data Toggle. The CPU sets this bit to force the endpoint's IN data toggle to switch after each data packet is sent regardless of whether an ACK was received. This can be used by Interrupt IN endpoints that are used to communicate rate feedback for Isochronous endpoints. <br  />
 </p>

</div>
</div>
<a id="af998258be2f1d0856334052b0c63aed0" name="af998258be2f1d0856334052b0c63aed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af998258be2f1d0856334052b0c63aed0">&#9670;&nbsp;</a></span>FRMNUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FRMNUM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..0] Frame Number. Read-only field containing the last received frame number in bits 10:0, 15:11 read 0. <br  />
 </p>

</div>
</div>
<a id="a4a85d013ef46d0fa55cbef5f8faed96f" name="a4a85d013ef46d0fa55cbef5f8faed96f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a85d013ef46d0fa55cbef5f8faed96f">&#9670;&nbsp;</a></span>FuncAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FuncAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..0] The function address. This field should be written with the address value contained in the SET_ADDRESS standard device request, when it is received on Endpoint 0. The new address will not take effect immediately as the host will still be using the old address for the Status stage of the device request. The USB Controller will continue to use the old address for decoding packets until the device request has completed. The status of the device request can be determined by reading the Update bit. When a new a <br  />
 </p>

</div>
</div>
<a id="a60c5715d2e97599d7e50df9de61ae40a" name="a60c5715d2e97599d7e50df9de61ae40a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60c5715d2e97599d7e50df9de61ae40a">&#9670;&nbsp;</a></span>HSEnab</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HSEnab</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] High-speed Enable. When set by the CPU, the USB Controller will negotiate for high-speed mode when the device is reset by the hub. If not set, the device will only operate in Full-speed mode. The HSEnab bit can be used to disable high-speed operation. Normally the USB Controller will automatically negotiate for high speed operation, when it is reset, by sending a 'chirp' to the hub. However if this bit is cleared then the USB Controller will not send any 'chirps' to the hub so the function will remain in F <br  />
 </p>

</div>
</div>
<a id="a4d9f1a64d152c1c6e147141ef04c7d08" name="a4d9f1a64d152c1c6e147141ef04c7d08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d9f1a64d152c1c6e147141ef04c7d08">&#9670;&nbsp;</a></span>HSMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HSMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] This read-only bit is set when the USB Controller has successfully negotiated for High-speed mode. The HSMode bit can be used to determine whether the USB Controller is in High-speed mode or Full-speed mode. It will go high when the function has successfully negotiated for high-speed operation during a USB reset. <br  />
 </p>

</div>
</div>
<a id="a5942bb2137ba6f5ebf25afc335ef283c" name="a5942bb2137ba6f5ebf25afc335ef283c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5942bb2137ba6f5ebf25afc335ef283c">&#9670;&nbsp;</a></span>HWVERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HWVERS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000006C) Read-only register that returns version number (xx.yyy) of the core hardware. <br  />
 </p>

</div>
</div>
<a id="a0ba6fb9740d34bd58f48f5cde4615e77" name="a0ba6fb9740d34bd58f48f5cde4615e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ba6fb9740d34bd58f48f5cde4615e77">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  HWVERS_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44172c6fd91ff63efea3da65a3e8261b" name="a44172c6fd91ff63efea3da65a3e8261b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44172c6fd91ff63efea3da65a3e8261b">&#9670;&nbsp;</a></span>IDMSINKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IDMSINKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Enables DM current sink <br  />
 </p>

</div>
</div>
<a id="a7d84d5f21f8ae8149215a998a6558ef9" name="a7d84d5f21f8ae8149215a998a6558ef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d84d5f21f8ae8149215a998a6558ef9">&#9670;&nbsp;</a></span>IDPSINKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IDPSINKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] Enables DP current sink <br  />
 </p>

</div>
</div>
<a id="ae4a9aaa04dd3889523ba14c008a17b27" name="ae4a9aaa04dd3889523ba14c008a17b27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4a9aaa04dd3889523ba14c008a17b27">&#9670;&nbsp;</a></span>IDPSRCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IDPSRCEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Enables DP current source <br  />
 </p>

</div>
</div>
<a id="a7212a4f4ef3e0917ddaebf780c2ca114" name="a7212a4f4ef3e0917ddaebf780c2ca114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7212a4f4ef3e0917ddaebf780c2ca114">&#9670;&nbsp;</a></span>IDX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IDX0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000010) Provides additional control and status for IN transactions through the currently-selected endpoint. (To avoid CMSIS conflicts, the address here includes an additional offset of 0x1000. Access to this register must take this into account.) The value returned when this register is read reflects the status of an endpoint specified by setting the endpoint index in the CFG3_ENDPOINT field. When the endpoint index (CFG3_ENDPOINT) = 0, this field provides status and control of Endpoint 0. Also, the <br  />
 </p>

</div>
</div>
<a id="a11986b6a1eeb65da4955362dfd19e341" name="a11986b6a1eeb65da4955362dfd19e341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11986b6a1eeb65da4955362dfd19e341">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IDX0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa47d6be26abfb575879e85d5db18ddbf" name="aa47d6be26abfb575879e85d5db18ddbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa47d6be26abfb575879e85d5db18ddbf">&#9670;&nbsp;</a></span>IDX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IDX1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000014) Provides control and status bits for OUT transactions through the currently-selected endpoint. It is reset to 0. The value returned when this register is read reflects the status of an endpoint specified by setting the endpoint index in the CFG3_ENDPOINT field. Also, the MAXPAYLOAD field defines the maximum amount of data that can be transferred through the selected OUT endpoint in a single operation. There is a MAXPAYLOAD for each OUT endpoint (except Endpoint 0). Note that the action initi <br  />
 </p>

</div>
</div>
<a id="aabc6fe911dc04a9e8294fd67da075336" name="aabc6fe911dc04a9e8294fd67da075336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabc6fe911dc04a9e8294fd67da075336">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IDX1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4eed11a8826ed0f3c069bd9287993379" name="a4eed11a8826ed0f3c069bd9287993379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eed11a8826ed0f3c069bd9287993379">&#9670;&nbsp;</a></span>IDX2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IDX2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000018) Contains the outcount value for number of received bytes in the packet in the OUT FIFO, and the configurable IN and OUT Endpoint FIFO size. <br  />
 </p>

</div>
</div>
<a id="acc722882c95be72442f41482ef4dc7a0" name="acc722882c95be72442f41482ef4dc7a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc722882c95be72442f41482ef4dc7a0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IDX2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35b90e355e8fe5c99b1d2817bdef6e84" name="a35b90e355e8fe5c99b1d2817bdef6e84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35b90e355e8fe5c99b1d2817bdef6e84">&#9670;&nbsp;</a></span>IncompRx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IncompRx</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] Incomplete Receive. This bit is set in a high-bandwidth Isochronous transfer if the packet in the OUT FIFO is incomplete because parts of the data were not received. It is cleared when OutPktRdy is cleared. Note: In anything other than a high-bandwidth Isochronous transfer, this bit will always return 0. <br  />
 </p>

</div>
</div>
<a id="ad78c91c0eee41f6c6e8d64c4479e619d" name="ad78c91c0eee41f6c6e8d64c4479e619d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78c91c0eee41f6c6e8d64c4479e619d">&#9670;&nbsp;</a></span>IncompTxServiceSetupEnd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IncompTxServiceSetupEnd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] Incomplete Transmission / Service Setup End. When CFG3_ENDPOINT = 1 to 5, this bit serves as the IncompTx field. When CFG3_ENDPOINT = 0, this bit serves as the ServiceSetupEnd field.If CFG3_ENDPOINT = 0x1-0x5, then this bit serves as the IncompTx field. If the endpoint is being used for high-bandwidth Isochronous transfers, this bit is set to indicate when a large packet has been split into 2 or 3 packets for transmission but insufficient IN tokens have been received to send all the parts. The remainder of <br  />
 </p>

</div>
</div>
<a id="a48b61aefd3b3c9885e78c27d09d8eceb" name="a48b61aefd3b3c9885e78c27d09d8eceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48b61aefd3b3c9885e78c27d09d8eceb">&#9670;&nbsp;</a></span>InEndPoints</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t InEndPoints</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Provides the number of implemented IN Endpoints. <br  />
 </p>

</div>
</div>
<a id="ae2b543ab795fb668032ed32654c4cda4" name="ae2b543ab795fb668032ed32654c4cda4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2b543ab795fb668032ed32654c4cda4">&#9670;&nbsp;</a></span>INFIFOADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INFIFOADD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..0] Sets the start address of the selected IN endpoint FIFO. <br  />
 </p>

</div>
</div>
<a id="abf2279a7840af48baa362890bdf43879" name="abf2279a7840af48baa362890bdf43879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf2279a7840af48baa362890bdf43879">&#9670;&nbsp;</a></span>INFIFOSZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INFIFOSZ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..16] IN FIFO Size. Sets the size of the selected IN endpoint FIFO. Bit 4 of this field defines whether double-packet buffering supported. When set, double-packet buffering is supported. When cleared, only single-packet buffering is supported. Bits [3:0] of this field determine maximum packet size, where 2^^(b3:b0 + 3) is the maximum packet size to be allowed (before any splitting within the FIFO of Bulk/High-Bandwidth packets prior to transmission). <br  />
 </p>

</div>
</div>
<a id="a27448ee11ab5b7da334a479cf85411b1" name="a27448ee11ab5b7da334a479cf85411b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27448ee11ab5b7da334a479cf85411b1">&#9670;&nbsp;</a></span>INFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000078) Contains read-only info of the number of IN and OUT endpoints included in the design, width of the RAM, the ability to reset the USB Controller via software, a soft reset bit for the CLK clock domain and a soft reset bit for the XCLK clock domain. <br  />
 </p>

</div>
</div>
<a id="a30a62d800ac28c52c8ecf48fbbf2d557" name="a30a62d800ac28c52c8ecf48fbbf2d557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30a62d800ac28c52c8ecf48fbbf2d557">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INFO_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7241adf71bf8bd518218d9c6d43b261" name="af7241adf71bf8bd518218d9c6d43b261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7241adf71bf8bd518218d9c6d43b261">&#9670;&nbsp;</a></span>InPktRdyOutPktRdy</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t InPktRdyOutPktRdy</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] IN Packet Ready / OUT Packet Ready. When CFG3_ENDPOINT </p><blockquote class="doxtable">
<p >0, this bit serves as the InPktRdy field. When CFG3_ENDPOINT </p>
</blockquote>
<p>= 0, this bit serves as the OutPkyRdy bit.If CFG3_ENDPOINT = 0x1-0x5, this bit serves as the InPktRdy field. Set this bit after loading a data packet into the FIFO. It is cleared automatically when a data packet has been transmitted. If the FIFO is double-buffered, it is also automatically cleared when there is space for a second packet in the FIFO. An interrupt is generate (if enabled) whe <br  />
 </p>

</div>
</div>
<a id="a62a268d9cf34525917dec53df6a1ef0d" name="a62a268d9cf34525917dec53df6a1ef0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62a268d9cf34525917dec53df6a1ef0d">&#9670;&nbsp;</a></span>ISO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ISO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] Isochronous Transfers. The CPU sets this bit to enable the IN endpoint for Isochronous transfers (ISO mode) or for Bulk/Interrupt transfers. <br  />
</p>
<p >[30..30] Isochronous Transfers. The CPU sets this bit to enable the OUT endpoint for either Isochronous transfers (ISO mode) or for Bulk/Interrupt transfers. <br  />
 </p>

</div>
</div>
<a id="a23eedb520c3dfcefac144d42521aca14" name="a23eedb520c3dfcefac144d42521aca14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23eedb520c3dfcefac144d42521aca14">&#9670;&nbsp;</a></span>ISOUpdate</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ISOUpdate</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] Isochronous Transfer Update. When set by the CPU, the USB Controller will wait for an SOF token from the time InPktRdy is set before sending the packet. If an IN token is received before an SOF token, then a zero length data packet will be sent. Note: This bit only affects endpoints performing Isochronous transfers. The ISOUpdate bit affects all IN Isochronous endpoints in the USB Controller. It is normally used as a method of ensuring 'clean' start-up of an IN Isochronous pipe. <br  />
 </p>

</div>
</div>
<a id="a40de62f1053c30d83e2b4738a77dcaa7" name="a40de62f1053c30d83e2b4738a77dcaa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40de62f1053c30d83e2b4738a77dcaa7">&#9670;&nbsp;</a></span>MAXPAYLOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MAXPAYLOAD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..0] Maximum Payload transmitted in a single transaction. The total amount of data represented by MAXPAYLOAD x (PKTSPLITOPTION</p><ul>
<li>1) must not exceed the FIFO size for the IN endpoint, and should not exceed half the FIFO size if double-buffering is required. Note: The value written here (multiplied by PKTSPLITOPTION + 1 in the case of high-bandwidth Isochronous transfers) must match the value given in the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint (see USB Specification R <br  />
</li>
</ul>
<p >[10..0] Maximum Payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Fullspeed and High-speed operations. The total amount of data represented by MAXPAYLOAD x (PKTSPLITOPTION + 1) must not exceed the FIFO size for the OUT endpoint, and should not exceed half the FIFO size if double-buffering is required. Note: The value written here (multiplied by m in the <br  />
 </p>

</div>
</div>
<a id="aba8088236f67061d022150633a944def" name="aba8088236f67061d022150633a944def"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba8088236f67061d022150633a944def">&#9670;&nbsp;</a></span>Mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t Mode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] OUT/IN Mode. The CPU sets this bit to enable the endpoint direction as IN or OUT. Note: Only valid where the endpoint FIFO is used for both IN and OUT transactions, otherwise ignored. <br  />
 </p>

</div>
</div>
<a id="aa241f20a1d84c2412ab8a88f318423fa" name="aa241f20a1d84c2412ab8a88f318423fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa241f20a1d84c2412ab8a88f318423fa">&#9670;&nbsp;</a></span>OBSCLRSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OBSCLRSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00002018) Clears all bits in the sticky obs status register. <br  />
 </p>

</div>
</div>
<a id="aa8d84292a2da60786143e7d0713a1a77" name="aa8d84292a2da60786143e7d0713a1a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8d84292a2da60786143e7d0713a1a77">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  OBSCLRSTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9c3474d7632a1fce2150d9e6580bc8f" name="aa9c3474d7632a1fce2150d9e6580bc8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9c3474d7632a1fce2150d9e6580bc8f">&#9670;&nbsp;</a></span>obsportstciky</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t obsportstciky</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..0] These bits are read only status bits from the PHY OBS port <br  />
 </p>

</div>
</div>
<a id="a752518733af83141eb11f11c8074e5d3" name="a752518733af83141eb11f11c8074e5d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a752518733af83141eb11f11c8074e5d3">&#9670;&nbsp;</a></span>OutEndPoints</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OutEndPoints</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..4] Provides the number of implemented OUT Endpoints. <br  />
 </p>

</div>
</div>
<a id="a8d2af700c57555aa5bb6945284813b79" name="a8d2af700c57555aa5bb6945284813b79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d2af700c57555aa5bb6945284813b79">&#9670;&nbsp;</a></span>OUTFIFOADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTFIFOADD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..16] Sets the start address of the selected OUT endpoint FIFO. <br  />
 </p>

</div>
</div>
<a id="a0eda78d626f20cc73c8c22bc29651676" name="a0eda78d626f20cc73c8c22bc29651676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eda78d626f20cc73c8c22bc29651676">&#9670;&nbsp;</a></span>OUTFIFOSZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTFIFOSZ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..24] OUT FIFO Size. Sets the size of the selected OUT endpoint FIFO. Bit 4 of this field defines whether double-packet buffering is supported. When set, double-packet buffering is supported. When cleared, only single-packet buffering is supported. Bits [3:0] of this field determine maximum packet size, where 2^^(b3:b0 + 3) is the maximum packet size to be allowed (before any splitting within the FIFO of Bulk/High-Bandwidth packets prior to transmission). <br  />
 </p>

</div>
</div>
<a id="a5f8be1a5d0b158091ca7c8def74309ae" name="a5f8be1a5d0b158091ca7c8def74309ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f8be1a5d0b158091ca7c8def74309ae">&#9670;&nbsp;</a></span>OutPktRdy</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OutPktRdy</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] OUT Packet Ready. This bit is set when a data packet has been received. Clear this bit when the packet has been unloaded from the OUT FIFO. An interrupt is generated (if enabled) when the bit is set. <br  />
 </p>

</div>
</div>
<a id="aeb89f1c2ec7a1a3cc3cb6cac10ca19fd" name="aeb89f1c2ec7a1a3cc3cb6cac10ca19fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb89f1c2ec7a1a3cc3cb6cac10ca19fd">&#9670;&nbsp;</a></span>OverRun</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OverRun</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] Overrun Condition. Indicates an overrun.If IDX1_ISO = 0x1 (ISO mode), this bit is set if an OUT packet arrives while FIFOFull is set, i.e., the OUT packet cannot be loaded into the OUT FIFO. The CPU should clear this bit.If IDX1_ISO = 0x0 (Bulk mode), this field always returns zero. This field is only valid when the endpoint is operating in ISO mode. <br  />
 </p>

</div>
</div>
<a id="a445e84fb5da75a3baaf357234f56e667" name="a445e84fb5da75a3baaf357234f56e667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a445e84fb5da75a3baaf357234f56e667">&#9670;&nbsp;</a></span>PHYAPBLCLKDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PHYAPBLCLKDIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] Setting this bit turns off PHY control logic clock. <br  />
 </p>

</div>
</div>
<a id="a1020bedffed0725b80a3f6d50e42a332" name="a1020bedffed0725b80a3f6d50e42a332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1020bedffed0725b80a3f6d50e42a332">&#9670;&nbsp;</a></span>PHYREFCLKDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PHYREFCLKDIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Setting this bit turns off the PHY reference clock. <br  />
 </p>

</div>
</div>
<a id="a1a0d2a29f5564338d11a27b4d8757921" name="a1a0d2a29f5564338d11a27b4d8757921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a0d2a29f5564338d11a27b4d8757921">&#9670;&nbsp;</a></span>PHYREFCLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PHYREFCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..24] USB PHY reference clock select.For Full_Speed Mode, set the reference CLKSEL to use HFRC-based clock. For High-Speed Mode, set the reference CLKSEL to use HFRC2-based clock. The HFRC2-based clock is higher power, but meets the low-jitter requirement for High-Speed Mode. <br  />
 </p>

</div>
</div>
<a id="a00687aa5bc7a8921104ae9d4e7bced3f" name="a00687aa5bc7a8921104ae9d4e7bced3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00687aa5bc7a8921104ae9d4e7bced3f">&#9670;&nbsp;</a></span>PKTSPLITOPTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PKTSPLITOPTION</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..11] Packet Split Option. When IDX0_ISO = 1, this bit serves as the MAXPAYLOAD multiplier for Isochronous IN transfers. When IDX0_ISO = 0, this bit serves as the MAXPAYLOAD multiplier for Bulk IN transfers.If IDX0_ISO = 0x1, this field sets the multiplier for Isochronous transfers. For Isochronous endpoints operating in High-Speed mode and with the High-bandwidth option enabled, PKTSPLITOPTION may be either 2 or 3 (corresponding to this field's bit 0 set or bit 1 set, respectively, and bits[4:2] are ignored) an <br  />
</p>
<p >[15..11] Packet Split Option. When IDX1_ISO = 1, this bit serves as the MAXPAYLOAD multiplier for Isochronous OUT transfers. When IDX1_ISO = 0, this bit serves as the MAXPAYLOAD multiplier for Bulk IN transfers.If IDX1_ISO = 0x1, this field sets the multiplier for Isochronous transfers. For Isochronous endpoints operating in High-Speed mode and with the High-bandwidth option enabled, PKTSPLITOPTION may be either 2 or 3 (corresponding to this field's bit 0 set or bit 1 set, respectively, and bits[4:2] are ignored) a <br  />
 </p>

</div>
</div>
<a id="ac221eb9bbfc51861a4cae78a9157850a" name="ac221eb9bbfc51861a4cae78a9157850a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac221eb9bbfc51861a4cae78a9157850a">&#9670;&nbsp;</a></span>RamBits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RamBits</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Provides the width of the RAM address bus. <br  />
 </p>

</div>
</div>
<a id="a9c56751b61dc3f9cda914c68667e26e9" name="a9c56751b61dc3f9cda914c68667e26e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c56751b61dc3f9cda914c68667e26e9">&#9670;&nbsp;</a></span>RAWL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RAWL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] SRAM Read assist enable <br  />
 </p>

</div>
</div>
<a id="ac6a8b19a9f96569c1319bc51e076738a" name="ac6a8b19a9f96569c1319bc51e076738a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6a8b19a9f96569c1319bc51e076738a">&#9670;&nbsp;</a></span>RAWLM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RAWLM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..7] SRAM Adjustment for margin for this read assist scheme <br  />
 </p>

</div>
</div>
<a id="afaed5efb265ac354c2290a77ec0d9977" name="afaed5efb265ac354c2290a77ec0d9977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaed5efb265ac354c2290a77ec0d9977">&#9670;&nbsp;</a></span>RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] Unused <br  />
 </p>

</div>
</div>
<a id="a5fd50701cccdd1d9edc0d2254adcaa77" name="a5fd50701cccdd1d9edc0d2254adcaa77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fd50701cccdd1d9edc0d2254adcaa77">&#9670;&nbsp;</a></span>RDMPDWNEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDMPDWNEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Enables DM BC 1.2 pull-down resistor <br  />
 </p>

</div>
</div>
<a id="aaaceaf8de0250d166717116d7a671d38" name="aaaceaf8de0250d166717116d7a671d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaceaf8de0250d166717116d7a671d38">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED[13]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33aecc91af9b7f1c2c7255ae020f1248" name="a33aecc91af9b7f1c2c7255ae020f1248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33aecc91af9b7f1c2c7255ae020f1248">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc4800dd67fc2212e148265245a0534b" name="acc4800dd67fc2212e148265245a0534b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc4800dd67fc2212e148265245a0534b">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5c48c9074d1467c71a00316e18dc366" name="ad5c48c9074d1467c71a00316e18dc366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5c48c9074d1467c71a00316e18dc366">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED3[2014]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9365e5880f19bb3972d69b44acf846a" name="ab9365e5880f19bb3972d69b44acf846a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9365e5880f19bb3972d69b44acf846a">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED4[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac46919532b252c5f5982783aba0a3c2d" name="ac46919532b252c5f5982783aba0a3c2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac46919532b252c5f5982783aba0a3c2d">&#9670;&nbsp;</a></span>Reset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t Reset</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] Reset Status. Cleared when either HS negotiation has completed successfully or after 2.1 ms of reset signaling if HS negotiation fails. The Reset bit can be used to determine when reset signaling is present on the USB. Set when Reset signaling is detected and remains high until the bus reverts to an idle state. <br  />
</p>
<p >[18..18] Reset Detect Interrupt Status. Set when reset signaling is detected on the bus. <br  />
 </p>

</div>
</div>
<a id="ad5ed3f922134addeeab6ae7614d68bba" name="ad5ed3f922134addeeab6ae7614d68bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5ed3f922134addeeab6ae7614d68bba">&#9670;&nbsp;</a></span>ResetE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ResetE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Reset Detect Interrupt Enable. <br  />
 </p>

</div>
</div>
<a id="a9a15f7e41c9bdb58a240e3d53e170cf0" name="a9a15f7e41c9bdb58a240e3d53e170cf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a15f7e41c9bdb58a240e3d53e170cf0">&#9670;&nbsp;</a></span>Resume</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t Resume</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] Resume. Set should clear this bit after 10 ms (a maximum of 15 ms) to end Resume signaling. The Resume bit is used to force the USB Controller to generate Resume signaling on the USB to perform remote wake-up from Suspend mode. Once set high, it should be left high for approximately 10 ms (at least 1 ms and no more than 15 ms), then cleared. <br  />
</p>
<p >[17..17] Resume Interrupt Status. Set when resume signaling is detected on the bus while the USB Controller is in Suspend mode. <br  />
 </p>

</div>
</div>
<a id="ae115a9e386e4c3ab924265cdec915887" name="ae115a9e386e4c3ab924265cdec915887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae115a9e386e4c3ab924265cdec915887">&#9670;&nbsp;</a></span>ResumeE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ResumeE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] Resume Interrupt Enable. <br  />
 </p>

</div>
</div>
<a id="a9dbe857bfa7b9a01b782886777c49b0a" name="a9dbe857bfa7b9a01b782886777c49b0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dbe857bfa7b9a01b782886777c49b0a">&#9670;&nbsp;</a></span>RET1N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RET1N</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Retention mode 1 enable, active-LOW <br  />
 </p>

</div>
</div>
<a id="a36b7f2c83fcf508e2f755792aa60a1a9" name="a36b7f2c83fcf508e2f755792aa60a1a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36b7f2c83fcf508e2f755792aa60a1a9">&#9670;&nbsp;</a></span>RSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] Soft reset for the CLK domain. cause the output signal NRSTO to be asserted low. This bit is self-clearing. For reset to actually occur, the output NRSTO must be connected to the input NRST. <br  />
 </p>

</div>
</div>
<a id="a129802be54b3e382afa8bdb658370032" name="a129802be54b3e382afa8bdb658370032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a129802be54b3e382afa8bdb658370032">&#9670;&nbsp;</a></span>RSTXS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RSTXS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] Soft reset for the XCLK domain. will cause the output signal NRSTXO to be asserted low. This bit is self-clearing. For reset to actually occur, the output NRSTXO must be connected to the input NRSTX. <br  />
 </p>

</div>
</div>
<a id="af0924a43962ea0d7e22035cbafabfbea" name="af0924a43962ea0d7e22035cbafabfbea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0924a43962ea0d7e22035cbafabfbea">&#9670;&nbsp;</a></span>SendStall</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SendStall</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] Send Stall. Issues a STALL handshake to a DATA packet.If IDX1_ISO = 0x1, this bit has no effect when the endpoint is being used for Isochronous transfers.If IDX1_ISO = 0x0, this field enables Stall Handshakes for Bulk/Interrupt transactions. Set this bit to issue a STALL handshake to a DATA packet. Clear this bit to terminate the stall condition. <br  />
 </p>

</div>
</div>
<a id="af58f18c68fcc8cb3cf4f441b94834526" name="af58f18c68fcc8cb3cf4f441b94834526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af58f18c68fcc8cb3cf4f441b94834526">&#9670;&nbsp;</a></span>SendStallSetupEnd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SendStallSetupEnd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] When CFG3_ENDPOINT = 1 to 5, this bit serves as the SendStall field. When CFG3_ENDPOINT = 0, this bit serves as the SetupEnd field.If CFG3_ENDPOINT = 0x1-0x5, this bit serves as the SendStall field. Setting this bit issues a STALL handshake to an IN token. The CPU clears this bit to terminate the stall condition.Note: This bit has no effect when the endpoint is being used for Isochronous transfers.If CFG3_ENDPOINT = 0x0, this bit serves as the SetupEnd field. It is set when a control transaction ends befor <br  />
 </p>

</div>
</div>
<a id="a7ab4ce4c37f2ca3635b45a96b3175d2d" name="a7ab4ce4c37f2ca3635b45a96b3175d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ab4ce4c37f2ca3635b45a96b3175d2d">&#9670;&nbsp;</a></span>SentStall</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SentStall</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Sent Stall. This bit is set when a STALL handshake is transmitted. The CPU should clear this bit. <br  />
 </p>

</div>
</div>
<a id="aad085c72921e95894a83d2ead1ecb379" name="aad085c72921e95894a83d2ead1ecb379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad085c72921e95894a83d2ead1ecb379">&#9670;&nbsp;</a></span>SentStallSendStall</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SentStallSendStall</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] Sent Stall / Send Stall. When CFG3_ENDPOINT = 1 to 5, this bit serves as the SentStall field. When CFG3_ENDPOINT = 0, this bit serves as the SendStall function.If CFG3_ENDPOINT = 0x1-0x5, this bit serves as the SentStall field. It is set when a STALL handshake is transmitted. The FIFO is flushed and the InPktRdy bit is cleared. The CPU should clear this bit.If CFG3_ENDPOINT = 0x0, this bit serves as the SendStall field. The CPU sets this bit to terminate the current transaction. The STALL handshake will be <br  />
 </p>

</div>
</div>
<a id="ad5df6b9658968b5f8eee3577ee0ae793" name="ad5df6b9658968b5f8eee3577ee0ae793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5df6b9658968b5f8eee3577ee0ae793">&#9670;&nbsp;</a></span>SOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SOF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] Start of Frame Interrupt Status. Set at the start of frame. <br  />
 </p>

</div>
</div>
<a id="ad1c410f1f98efc98f3ee12af1c33b0ec" name="ad1c410f1f98efc98f3ee12af1c33b0ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1c410f1f98efc98f3ee12af1c33b0ec">&#9670;&nbsp;</a></span>SOFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SOFE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Start of Frame interrupt enable. <br  />
 </p>

</div>
</div>
<a id="a20b15416455c7b6b43caac14a38b6dc8" name="a20b15416455c7b6b43caac14a38b6dc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20b15416455c7b6b43caac14a38b6dc8">&#9670;&nbsp;</a></span>SRAMCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SRAMCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00002004) Provides optional SRAM tuning control. <br  />
 </p>

</div>
</div>
<a id="a2daca5417ecbeb80a62af1156726c8ce" name="a2daca5417ecbeb80a62af1156726c8ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2daca5417ecbeb80a62af1156726c8ce">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SRAMCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae34cf68416962274f95ea3c9f6445091" name="ae34cf68416962274f95ea3c9f6445091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae34cf68416962274f95ea3c9f6445091">&#9670;&nbsp;</a></span>STOV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t STOV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] SRAM self-timed override <br  />
 </p>

</div>
</div>
<a id="a36bdf11519070f4fc261290573e36bcd" name="a36bdf11519070f4fc261290573e36bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36bdf11519070f4fc261290573e36bcd">&#9670;&nbsp;</a></span>Suspen</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t Suspen</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] Suspend Status. This read-only bit is set when Suspend mode is entered. It is cleared when the CPU reads the interrupt register, or sets the Resume bit of this register. The Suspen bit is set by the USB Controller when Suspend mode is entered. It will be cleared when the CFG2_Suspend field is read (as a result of receiving a Suspend interrupt). It will also be cleared if Suspend mode is left by setting the Resume bit to initiate a remote wake-up. <br  />
 </p>

</div>
</div>
<a id="af5b5f0da0dee11644ad8ec28008b1456" name="af5b5f0da0dee11644ad8ec28008b1456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5b5f0da0dee11644ad8ec28008b1456">&#9670;&nbsp;</a></span>Suspend</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t Suspend</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] Suspend Interrupt Status. Set when suspend signaling is detected on the bus. <br  />
 </p>

</div>
</div>
<a id="af5e5fc9f081d866440284e05cd9c4837" name="af5e5fc9f081d866440284e05cd9c4837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5e5fc9f081d866440284e05cd9c4837">&#9670;&nbsp;</a></span>SuspendE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SuspendE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] Suspend Interrupt Enable. <br  />
 </p>

</div>
</div>
<a id="a9eae53a01632c60f057713a52a8940aa" name="a9eae53a01632c60f057713a52a8940aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eae53a01632c60f057713a52a8940aa">&#9670;&nbsp;</a></span>TestJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TestJ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] Test_J Test Mode. The CPU sets this bit to enter the Test_J test mode. In this mode, the USB Controller - in high-speed mode - transmits a continuous J on the bus. <br  />
 </p>

</div>
</div>
<a id="a2b9a0351ed88232983b5404883883231" name="a2b9a0351ed88232983b5404883883231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b9a0351ed88232983b5404883883231">&#9670;&nbsp;</a></span>TestK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TestK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Test_K Test Mode. The CPU sets this bit to enter the Test_K test mode. In this mode, the USB Controller - in high-speed mode - transmits a continuous K on the bus. <br  />
 </p>

</div>
</div>
<a id="afef3ed80a0a2b2e9d7a5a5f0aacdd9e2" name="afef3ed80a0a2b2e9d7a5a5f0aacdd9e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afef3ed80a0a2b2e9d7a5a5f0aacdd9e2">&#9670;&nbsp;</a></span>TestPacket</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TestPacket</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Test Packet Test Mode. The CPU sets this bit to enter the Test_Packet test mode. In this mode, the USB Controller</p><ul>
<li>in high-speed mode - repetitively transmits on the bus a 53-byte test packet. Note: The 53-byte test packet must be loaded into the Endpoint 0 FIFO before the test mode is entered. <br  />
 </li>
</ul>

</div>
</div>
<a id="a8347aea51553eafeb748a0dc2eb66382" name="a8347aea51553eafeb748a0dc2eb66382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8347aea51553eafeb748a0dc2eb66382">&#9670;&nbsp;</a></span>TestSE0NAK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TestSE0NAK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] Test_SE0_NAK Test Mode. The CPU sets this bit to enter the Test_SE0_NAK test mode. In this mode, the USB Controller remains in high-speed mode and responds to any valid IN token with a NAK. <br  />
 </p>

</div>
</div>
<a id="abeeec4c19d4a8d9d545aef3672cc823b" name="abeeec4c19d4a8d9d545aef3672cc823b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeeec4c19d4a8d9d545aef3672cc823b">&#9670;&nbsp;</a></span>TIMEOUT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TIMEOUT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000080) Holds the configurable chirp timeout value. <br  />
 </p>

</div>
</div>
<a id="a6e64e74d99260a4adb7be8fe829e89b0" name="a6e64e74d99260a4adb7be8fe829e89b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e64e74d99260a4adb7be8fe829e89b0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  TIMEOUT1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17eb8211af4e47fe5d8299690e120b88" name="a17eb8211af4e47fe5d8299690e120b88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17eb8211af4e47fe5d8299690e120b88">&#9670;&nbsp;</a></span>TIMEOUT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TIMEOUT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000084) Holds the configurable delay from the end of High Speed resume signal to enable UTM normal operating mode. <br  />
 </p>

</div>
</div>
<a id="a5a48944f9ba5e1388302d03a9aea185c" name="a5a48944f9ba5e1388302d03a9aea185c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a48944f9ba5e1388302d03a9aea185c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  TIMEOUT2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7571213bdef6525e947bb0f60206fd74" name="a7571213bdef6525e947bb0f60206fd74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7571213bdef6525e947bb0f60206fd74">&#9670;&nbsp;</a></span>UnderRunSentStall</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UnderRunSentStall</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] Under Run / Sent Stall. When CFG3_ENDPOINT = 1 to 5, this bit serves as the UnderRun field. When CFG3_ENDPOINT = 0, this bit serves as the SentStall field.If CFG3_ENDPOINT = 0x1-0x5, this bit serves as the UnderRun field. In ISO mode this bit is set when a zero length data packet is sent after receiving an IN token with the InPktRdy bit not set. In Bulk/Interrupt mode, this bit is set when a NAK is returned in response to an IN token. The CPU should clear this bit.If CFG3_ENDPOINT = 0x0, this bit serves as <br  />
 </p>

</div>
</div>
<a id="a004002892b272b866e08b008987b62bc" name="a004002892b272b866e08b008987b62bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a004002892b272b866e08b008987b62bc">&#9670;&nbsp;</a></span>Update</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t Update</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] Function Address Update. Set when FuncAddr is written. Cleared when the new address takes effect (at the end of the current transfer). <br  />
 </p>

</div>
</div>
<a id="a804070a674d231d4687bd5a3664f8ecf" name="a804070a674d231d4687bd5a3664f8ecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a804070a674d231d4687bd5a3664f8ecf">&#9670;&nbsp;</a></span>USBDCOMPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t USBDCOMPEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] Enables DP/DM vendor-specific detection comparator <br  />
 </p>

</div>
</div>
<a id="a2f9870c93955e887c8ddd6440a0a10e1" name="a2f9870c93955e887c8ddd6440a0a10e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f9870c93955e887c8ddd6440a0a10e1">&#9670;&nbsp;</a></span>USBDCOMPREF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t USBDCOMPREF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Sets DP/DM vendor-specific comparator ref voltage <br  />
 </p>

</div>
</div>
<a id="abc89e66394ffe01339a79c7d053b009a" name="abc89e66394ffe01339a79c7d053b009a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc89e66394ffe01339a79c7d053b009a">&#9670;&nbsp;</a></span>USBSWRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t USBSWRESET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] Holds a USB controller and PHY in the reset for BC detection <br  />
 </p>

</div>
</div>
<a id="a1c41bf7a1b443868d43f6f887762fc29" name="a1c41bf7a1b443868d43f6f887762fc29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c41bf7a1b443868d43f6f887762fc29">&#9670;&nbsp;</a></span>UTMISTICKYSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UTMISTICKYSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00002014) This read only register provides the results from the PHY OBS port controlled by reg 0x20[5:4]. IF any bits are set, the bits are sticky. Clear this register using the OBSCLRSTAT register. <br  />
 </p>

</div>
</div>
<a id="af832fd678bc3a771a9c3922342edf230" name="af832fd678bc3a771a9c3922342edf230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af832fd678bc3a771a9c3922342edf230">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  UTMISTICKYSTATUS_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a713e9818bca6aa51ed2a2e707fa20ead" name="a713e9818bca6aa51ed2a2e707fa20ead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a713e9818bca6aa51ed2a2e707fa20ead">&#9670;&nbsp;</a></span>VDMSRCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VDMSRCEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] Enables DM voltage source <br  />
 </p>

</div>
</div>
<a id="ac78f84ee3b372370563caa27f1d32b91" name="ac78f84ee3b372370563caa27f1d32b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac78f84ee3b372370563caa27f1d32b91">&#9670;&nbsp;</a></span>VDPSRCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VDPSRCEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Enables DP voltage source <br  />
 </p>

</div>
</div>
<a id="a62cdb9e832dbfa31d868aca61add975e" name="a62cdb9e832dbfa31d868aca61add975e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62cdb9e832dbfa31d868aca61add975e">&#9670;&nbsp;</a></span>WABL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WABL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] SRAM write assist enable <br  />
 </p>

</div>
</div>
<a id="a035dc4224adfbf817d3339d72f808fdd" name="a035dc4224adfbf817d3339d72f808fdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a035dc4224adfbf817d3339d72f808fdd">&#9670;&nbsp;</a></span>WABLM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WABLM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..10] SRAM No margin adjustment <br  />
 </p>

</div>
</div>
<a id="a59b1ed55655e19a0dc0bca265f35b3d0" name="a59b1ed55655e19a0dc0bca265f35b3d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59b1ed55655e19a0dc0bca265f35b3d0">&#9670;&nbsp;</a></span>xx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t xx</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..10] Major Version Number (Range 0 - 31). <br  />
 </p>

</div>
</div>
<a id="aa487ef4df033cbf3fb94a792346dc626" name="aa487ef4df033cbf3fb94a792346dc626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa487ef4df033cbf3fb94a792346dc626">&#9670;&nbsp;</a></span>yyy</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t yyy</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..0] Minor Version Number (Range 0 - 999). <br  />
 </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_u_s_b___type.html">USB_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
