0.7
2020.2
Oct 13 2023
20:47:58
D:/PJH/Github_clone/Haman3rd_PJH/Verilog/2024_04_29/2024_04_29.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
D:/PJH/Github_clone/Haman3rd_PJH/Verilog/2024_04_29/2024_04_29.srcs/sim_1/new/Full_Adder_4bit_tb.v,1714353259,verilog,,,,Full_Adder_4bit_tb,,,,,,,,
D:/PJH/Github_clone/Haman3rd_PJH/Verilog/2024_04_29/2024_04_29.srcs/sources_1/new/Full_Adder.v,1714352241,verilog,,D:/PJH/Github_clone/Haman3rd_PJH/Verilog/2024_04_29/2024_04_29.srcs/sources_1/new/Full_Adder_4bit.v,,Full_Adder,,,,,,,,
D:/PJH/Github_clone/Haman3rd_PJH/Verilog/2024_04_29/2024_04_29.srcs/sources_1/new/Full_Adder_4bit.v,1714352650,verilog,,D:/PJH/Github_clone/Haman3rd_PJH/Verilog/2024_04_29/2024_04_29.srcs/sources_1/new/Half_Adder.v,,Full_Adder_4bit,,,,,,,,
D:/PJH/Github_clone/Haman3rd_PJH/Verilog/2024_04_29/2024_04_29.srcs/sources_1/new/Half_Adder.v,1714351632,verilog,,D:/PJH/Github_clone/Haman3rd_PJH/Verilog/2024_04_29/2024_04_29.srcs/sim_1/new/Full_Adder_4bit_tb.v,,Half_Adder,,,,,,,,
