

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Indirect Indexed Register</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Advanced Topics,Special Register">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Indirect Indexed Register">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Indirect Indexed Register" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="IndirectIndexedRegister"
		  data-hnd-context="215"
		  data-hnd-title="Indirect Indexed Register"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="AdvancedTopics.html">Advanced Topics</a></li><li><a href="SpecialQuirkyRegisters.html">Special / Quirky Registers</a></li><li><a href="IndirectRegisters.html">Indirect Registers</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="IndirectRegisters.html" title="Indirect Registers" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="DirectIndirectAddressMap.html" title="Direct Indirect Address Map" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="Interrupts.html" title="Interrupts" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Indirect Indexed Register</h2>

            <div class="main-content">
                
<p class="rvps408"><span class="rvts14">Some registers are not directly accessible via a dedicated address bus. Indirect access of an array of such registers is accomplished by first writing an “index” register with a value that specifies the array's offset, followed by a read or write of a “data” register to obtain or set the value for the register at that specified offset.</span></p>
<p class="rvps408"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts14">In IDS, Indirect Indexed Registers are supported by creating the following properties for the data register.&nbsp;</span></p>
<p class="rvps12"><span class="rvts14">index_reg=&lt;name of Index Register from the Spec&gt; - This is the corresponding index register in the IDS Spec.</span></p>
<p class="rvps12"><span class="rvts14">depth=&lt;number&gt; - This is the depth of the external register.</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/index_reg/index_reg.zip">IDS-NG</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/index_reg/index_reg.docx">IDS-Word</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/index_reg/index_reg.xlsx">IDS-Excel</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/index_reg/index_reg.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 705px; height : 331px; padding : 1px;" src="lib/NewItem5389.png"></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 702px; height : 221px; padding : 1px;" src="lib/NewItem5390.png"></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<h3 class="rvps105"><span class="rvts0"><span class="rvts897">Generated UVM</span></span></h3>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts14">This generates, “Data_reg” as an indirect register, with its index register as “index” and an external Register will be named as ‘Datareg_TABLE’with depth equal to 256. Following is the Code:</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<div class="rvps12">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps12"><span class="rvts1085">class Datareg extends uvm_reg_indirect_data;</span></p>
   <p class="rvps12"><span class="rvts1085"><br/></span></p>
   <p class="rvps12"><span class="rvts1085">&nbsp; &nbsp; function new(string name = "Datareg");</span></p>
   <p class="rvps12"><span class="rvts1085">&nbsp; &nbsp; super.new(name, 16, UVM_NO_COVERAGE);</span></p>
   <p class="rvps12"><span class="rvts1085">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps12"><span class="rvts1085"><br/></span></p>
   <p class="rvps12"><span class="rvts1085">&nbsp; &nbsp;`uvm_object_utils(Datareg)</span></p>
   <p class="rvps12"><span class="rvts1085">Endclass</span></p>
   <p class="rvps12"><span class="rvts1085"><br/></span></p>
   <p class="rvps12"><span class="rvts463">class Datareg_TABLE extends uvm_reg;</span></p>
   <p class="rvps12"><span class="rvts463">&nbsp; &nbsp; rand uvm_reg_field Fld1;</span></p>
   <p class="rvps12"><span class="rvts463"><br/></span></p>
   <p class="rvps2"><span class="rvts463">&nbsp; &nbsp; . . . .&nbsp;</span></p>
   <p class="rvps12"><span class="rvts811">&nbsp; &nbsp; . .</span></p>
   <p class="rvps12"><span class="rvts463"><br/></span></p>
   <p class="rvps12"><span class="rvts463">&nbsp; &nbsp; `uvm_object_utils(Datareg_TABLE)</span></p>
   <p class="rvps2"><span class="rvts463">endclass</span></p>
   <p class="rvps12"><span class="rvts463">class block_cov extends uvm_reg_block;</span></p>
   <p class="rvps12"><span class="rvts463"><br/></span></p>
   <p class="rvps12"><span class="rvts463">&nbsp; &nbsp; block_Index Index;</span></p>
   <p class="rvps12"><span class="rvts463">&nbsp; &nbsp; block_Datareg_TABLE Datareg_TABLE[256];</span></p>
   <p class="rvps12"><span class="rvts463">&nbsp; &nbsp; block_Datareg Datareg;</span></p>
   <p class="rvps12"><span class="rvts463"><br/></span></p>
   <p class="rvps12"><span class="rvts463">&nbsp; &nbsp; . . . .</span></p>
   <p class="rvps12"><span class="rvts463">&nbsp; &nbsp; . .</span></p>
   <p class="rvps12"><span class="rvts463"><br/></span></p>
   <p class="rvps12"><span class="rvts463">&nbsp; &nbsp; virtual function void build();</span></p>
   <p class="rvps12"><span class="rvts463">&nbsp; &nbsp; //create</span></p>
   <p class="rvps12"><span class="rvts463">&nbsp; &nbsp; &nbsp;. . .</span></p>
   <p class="rvps12"><span class="rvts463">&nbsp; &nbsp; &nbsp;. .</span></p>
   <p class="rvps12"><span class="rvts463">&nbsp; &nbsp; //config</span></p>
   <p class="rvps12"><span class="rvts1056">&nbsp; &nbsp; Index.configure(this, null, "Index");</span></p>
   <p class="rvps12"><span class="rvts1056">&nbsp; &nbsp; foreach (Datareg_TABLE[i])</span></p>
   <p class="rvps12"><span class="rvts1056">&nbsp; &nbsp; &nbsp; Datareg_TABLE[i].configure(this, null, $sformat("Datareg_TABLE[%0x]", i));</span></p>
   <p class="rvps12"><span class="rvts463"><br/></span></p>
   <p class="rvps12"><span class="rvts463">&nbsp; &nbsp;</span><span class="rvts1085">`ifdef INCA</span></p>
   <p class="rvps12"><span class="rvts1085">&nbsp; &nbsp; begin</span></p>
   <p class="rvps12"><span class="rvts1085">&nbsp; &nbsp; uvm_reg r[256];</span></p>
   <p class="rvps12"><span class="rvts1085">&nbsp; &nbsp; foreach (Datareg_TABLE[i])</span></p>
   <p class="rvps12"><span class="rvts1085">&nbsp; &nbsp; &nbsp; &nbsp; r[i] = Datareg_TABLE[i];</span></p>
   <p class="rvps12"><span class="rvts1056">&nbsp; &nbsp; &nbsp; &nbsp; Datareg.configure(Index, r ,this, null ); &nbsp;</span></p>
   <p class="rvps12"><span class="rvts1085">&nbsp; &nbsp; end</span></p>
   <p class="rvps12"><span class="rvts1085">&nbsp; &nbsp; `else</span></p>
   <p class="rvps12"><span class="rvts1085">&nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1056"> Datareg.configure(Index, Datareg_TABLE ,this, null );</span></p>
   <p class="rvps12"><span class="rvts1085">&nbsp; &nbsp; `endif</span></p>
   <p class="rvps12"><span class="rvts1085"><br/></span></p>
   <p class="rvps12"><span class="rvts1086">&nbsp; &nbsp; //build</span></p>
   <p class="rvps12"><span class="rvts1086">&nbsp; &nbsp; Index.build();</span></p>
   <p class="rvps12"><span class="rvts1056">&nbsp; &nbsp; foreach (Datareg_TABLE[i])</span></p>
   <p class="rvps12"><span class="rvts1085">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Datareg_TABLE[i].build();</span></p>
   <p class="rvps12"><span class="rvts1085">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;Datareg.build();</span></p>
   <p class="rvps12"><span class="rvts1085"><br/></span></p>
   <p class="rvps12"><span class="rvts463">&nbsp; &nbsp; //define default map and add reg/regfiles</span></p>
   <p class="rvps12"><span class="rvts463">&nbsp; &nbsp; default_map = create_map("default_map", 'h0, 1, UVM_BIG_ENDIAN);</span></p>
   <p class="rvps12"><span class="rvts463">&nbsp; &nbsp; default_map.add_reg(Index, 'h0, "RW");</span></p>
   <p class="rvps12"><span class="rvts463">&nbsp; &nbsp; default_map.add_reg(Datareg, 'h1, "RW");</span></p>
   <p class="rvps12"><span class="rvts463"><br/></span></p>
   <p class="rvps12"><span class="rvts463">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps12"><span class="rvts463"><br/></span></p>
   <p class="rvps12"><span class="rvts463">&nbsp;`uvm_object_utils(block_cov)</span></p>
   <p class="rvps12"><span class="rvts463">endclass : block_cov</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps12"><span class="rvts1085"><br/></span></p>
<p class="rvps12"><a name="Indirect Register inside Section"></a><span class="rvts198">Indirect Register inside Section:</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts14">Following testcase shows the example for indirect register inside the section:</span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem2386.png"></p>
<p class="rvps2"><span class="rvts14">Following is the UVM generated code:</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts463">class Block1_Section1 extends uvm_reg_file;</span></p>
   <p class="rvps2"><span class="rvts463">&nbsp; &nbsp; `uvm_object_utils(Block1_Section1)</span></p>
   <p class="rvps2"><span class="rvts463">&nbsp; &nbsp; rand Block1_Section1_index index;</span></p>
   <p class="rvps2"><span class="rvts463">&nbsp; &nbsp; rand Block1_Section1_data_TABLE data_TABLE[128];</span></p>
   <p class="rvps2"><span class="rvts463">&nbsp; &nbsp; rand Block1_Section1_data data;</span></p>
   <p class="rvps2"><span class="rvts463">&nbsp; &nbsp; …..</span></p>
   <p class="rvps2"><span class="rvts463">&nbsp; &nbsp; …..</span></p>
   <p class="rvps2"><span class="rvts463">&nbsp; &nbsp; // Function : build</span></p>
   <p class="rvps2"><span class="rvts1088">&nbsp; &nbsp; </span><span class="rvts1090">virtual function void build();</span></p>
   <p class="rvps2"><span class="rvts1090">&nbsp; &nbsp; &nbsp; &nbsp; //create</span></p>
   <p class="rvps2"><span class="rvts1090">&nbsp; &nbsp; &nbsp; &nbsp; index &nbsp; = &nbsp; Block1_Section1_index::type_id::create("index");</span></p>
   <p class="rvps2"><span class="rvts1090">&nbsp; &nbsp; &nbsp; &nbsp; foreach (data_TABLE[data_i])</span></p>
   <p class="rvps2"><span class="rvts1090">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts1090">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; data_TABLE[data_i] = Block1_Section1_data_TABLE::type_id::create($sformatf("data_TABLE['h%0x]", data_i));</span></p>
   <p class="rvps2"><span class="rvts1090">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts1090">&nbsp; &nbsp; &nbsp; &nbsp; data &nbsp; = &nbsp; Block1_Section1_data::type_id::create("data");</span></p>
   <p class="rvps2"><span class="rvts1090"><br/></span></p>
   <p class="rvps2"><span class="rvts1090">&nbsp; &nbsp; &nbsp; &nbsp; //config</span></p>
   <p class="rvps2"><span class="rvts1090">&nbsp; &nbsp; &nbsp; &nbsp; index.configure(get_block(), this, "index");</span></p>
   <p class="rvps2"><span class="rvts1090">&nbsp; &nbsp; &nbsp; &nbsp; foreach (data_TABLE[data_i])</span></p>
   <p class="rvps2"><span class="rvts1090">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts1090">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; data_TABLE[data_i].configure(get_block(), this, $sformatf("data_TABLE['h%0x]", data_i));</span></p>
   <p class="rvps2"><span class="rvts1090">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts1090"><br/></span></p>
   <p class="rvps2"><span class="rvts1090">&nbsp; &nbsp; &nbsp; &nbsp; `ifdef INCA</span></p>
   <p class="rvps2"><span class="rvts1090">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts1090">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; uvm_reg r[128];</span></p>
   <p class="rvps2"><span class="rvts1090">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; foreach (data_TABLE[i])</span></p>
   <p class="rvps2"><span class="rvts1090">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; r[i] = data_TABLE[i];</span></p>
   <p class="rvps2"><span class="rvts1090">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; data.configure(index, r ,get_block(), this );</span></p>
   <p class="rvps2"><span class="rvts1090">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts1090">&nbsp; &nbsp; &nbsp; &nbsp; `else</span></p>
   <p class="rvps2"><span class="rvts1090">&nbsp; &nbsp; &nbsp; &nbsp; data.configure(index, data_TABLE ,get_block(), this );</span></p>
   <p class="rvps2"><span class="rvts1090">&nbsp; &nbsp; &nbsp; &nbsp; `endif</span></p>
   <p class="rvps2"><span class="rvts1089"><br/></span></p>
   <p class="rvps2"><span class="rvts463">&nbsp; &nbsp; &nbsp; &nbsp; //build</span></p>
   <p class="rvps2"><span class="rvts463">&nbsp; &nbsp; &nbsp; &nbsp; index.build();</span></p>
   <p class="rvps2"><span class="rvts463">&nbsp; &nbsp; &nbsp; &nbsp; foreach (data_TABLE[data_i])</span></p>
   <p class="rvps2"><span class="rvts463">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts463">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; data_TABLE[data_i].build();</span></p>
   <p class="rvps2"><span class="rvts463">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts463">&nbsp; &nbsp; &nbsp; &nbsp; data.build();</span></p>
   <p class="rvps2"><span class="rvts463">&nbsp; &nbsp; endfunction</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts463"><br/></span></p>
<p class="rvps12"><a name="RTL Example for Indirect Indexed Register"></a><span class="rvts329">RTL Example for Indirect Indexed Register</span><span class="rvts463"> </span><span class="rvts329">for different software accesses</span></p>
<p class="rvps12"><span class="rvts463"><br/></span></p>
<p class="rvps12"><span class="rvts463"><br/></span></p>
<p class="rvps12"><span class="rvts463"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 669px; height : 515px; padding : 1px;" src="lib/NewItem1802.png"></p>
<p class="rvps12"><span class="rvts463"><br/></span></p>
<p class="rvps12"><span class="rvts463"><br/></span></p>
<p class="rvps2"><span class="rvts356">if ((wr_valid_Index) = '1') then &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;-- &nbsp;SW Write</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Index_F1 &lt;= ( wr_data(31 downto 0) and reg_enb(31 downto 0) ) or (q_Index_F1 and (not(reg_enb(31 downto 0))));</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; elsif ( wr_valid_data = '1' ) then &nbsp;--SW write indexed increment</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Index_F1 &lt;= q_Index_F1 + (q_Increment_F2);</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if;</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 639px; height : 403px; padding : 1px;" src="lib/NewItem1803.png"></p>
<p class="rvps3"><span class="rvts303"><br/></span></p>
<p class="rvps3"><span class="rvts445"><br/></span></p>
<p class="rvps2"><span class="rvts356">if ((wr_valid_Index) = '1') then &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;-- &nbsp;SW Write</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Index_F1 &lt;= ( wr_data(31 downto 0) and reg_enb(31 downto 0) ) or (q_Index_F1 and (not(reg_enb(31 downto 0))));</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; elsif ( rd_valid_data = '1' ) then &nbsp; &nbsp;--SW read indexed increment</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Index_F1 &lt;= q_Index_F1 + (q_Increment_F2);</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if;</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 684px; height : 431px; padding : 1px;" src="lib/NewItem1804.png"></p>
<p class="rvps3"><span class="rvts303"><br/></span></p>
<p class="rvps2"><span class="rvts356">if ((wr_valid_Index) = '1') then &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;-- &nbsp;SW Write</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Index_F1 &lt;= ( wr_data(31 downto 0) and reg_enb(31 downto 0) ) or (q_Index_F1 and (not(reg_enb(31 downto 0))));</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; elsif ( rd_valid_data = '1' or wr_valid_data = '1') then &nbsp;----SW read and write indexed increment</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Index_F1 &lt;= q_Index_F1 + (q_Increment_F2);</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if;</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts36">In Indirect increment Register, </span><span class="rvts31">Data stability (Latency)</span><span class="rvts36"> can be avoid by using IDS Property </span><span class="rvts31">‘rtl</span><span class="rvts15">.incr_indirect_reg_flop’</span><span class="rvts14">. Default value of this property is true.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts36">&nbsp; &nbsp; &nbsp; </span><img alt="" style="padding : 1px;" src="lib/NewItem2415.png"></p>
<p class="rvps2"><span class="rvts36">Following is the IDS generated VHDL code:</span></p>
<p class="rvps2"><span class="rvts36">-------------------------------------</span></p>
<p class="rvps2"><span class="rvts36">&nbsp; &nbsp; &nbsp; &nbsp; -- Register/Section decode</span></p>
<p class="rvps2"><span class="rvts36">-------------------------------------</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts430">&nbsp;decode_data &nbsp; &nbsp; &nbsp;&lt;= '1' when to_integer(unsigned(address(G_AXI_ADDR_WIDTH-1 downto 0))) = (offset_data + G_Block1_offset) &nbsp; &nbsp; &nbsp; else '0';</span></p>
<p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; rdecode_data &nbsp; &nbsp; &nbsp;&lt;= '1' when to_integer(unsigned(raddress(G_AXI_ADDR_WIDTH-1 downto 0))) = (offset_data + G_Block1_offset) &nbsp; &nbsp; &nbsp; else '0';</span></p>
<p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; -- External out signal</span></p>
<p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; ext_out_d.data_wr_data &lt;= q_data_F2;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; ext_out_d.data_address &lt;= q_index_F1;</span></p>
<p class="rvps2"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts36">Note: </span><span class="rvts31">This feature currently works with AXI bus only.</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><a name="non-ecoding and broadcast"></a><span class="rvts329">Non-encoding and broadcast in Indirect Indexed Register</span></p>
<h1 class="rvps106"><span class="rvts0"><span class="rvts988">Introduction</span></span></h1>
<p class="rvps2"><span class="rvts14">IDesignSpec™ (IDS) enables users to create indirect registers. By default the index register is decimal encoded, for example, if the index register has value 101,</span></p>
<p class="rvps2"><span class="rvts14">then the 5+1=6th register in the memory or register array is written.&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">There is a need for non-encoded index register with capability to write and read multiple registers at the same time (multicast and broadcast). For example, if the index register has the value 101, then the 0th and 2nd registers are written simultaneously. When reading, the value from all the selected registered is OR’ed together.</span></p>
<h1 class="rvps106"><span class="rvts0"><span class="rvts988">Implementation</span></span></h1>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">The example below describes the behavior of simple indirect register where the index register behaves as select line, for which a property “</span><span class="rvts15">decimal_encoding=false</span><span class="rvts14">” has been implemented in IDS.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Unicast</span><span class="rvts14"> : For writing and reading from a single register, simply write a one-hot vector in the index register. This is Unicast.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Multicast</span><span class="rvts14"> : If more than one bits are high in the index reg, the corresponding registers are written or read from.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Broadcast</span><span class="rvts14"> : If all bits are set high, then all registers are written. This is called Broadcast.</span></p>
<p class="rvps2"><span class="rvts14">The same broadcast functionality has also been implemented for decimal encoded index register. If “msb_broadcast”=true property is set, then writing a 1 to the msb of the index reg’s field will result in a broadcast to all registers. Note that the field size is 1 more than that required by the register array or memory that is being indirectly addressed. For example, in case of an array of 16 addresses, the index field is of size 5 instead of the 4 usually required. Writing to the bit 5, will result in writing to all 16 registers.&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem2167.jpg"></p>
<p class="rvps2"><span class="rvts14">The register shown below “Reg1” is the </span><span class="rvts15">Address Register</span><span class="rvts14"> (for the data register Reg1) which contains the property “</span><span class="rvts15">decimal_encoding=false</span><span class="rvts14">”, due to which it behaves like select line. Whenever a 1 is written on any bit from 0 to 4 of field F1, the corresponding location in the table is written the value stored in the data register.</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem2168.jpg"></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts374"><br/></span></p>
<p class="rvps144"><span class="rvts357">Reg1 in SystemRDL format:</span></p>
<p class="rvps144"><span class="rvts1086"><br/></span></p>
<p class="rvps2"><span class="rvts356">reg Reg1 {&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; decimal_encoding = "false" ;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; } F1[4:0] = 5'h0;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps144"><span class="rvts14">The register shown below Reg3 is the </span><span class="rvts15">Address Register </span><span class="rvts14">(for the data register Reg3), it contains the property “</span><span class="rvts15">msb_broadcast=true</span><span class="rvts14">”, due to which whenever msb is set to 1( i.e 4</span><span class="rvts1087">th</span><span class="rvts14"> bit of the field F1), then all the address location of the indirect register will be written with the Data.</span></p>
<p class="rvps2"><span class="rvts374">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem2169.jpg"></p>
<p class="rvps3"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">Reg3 in SystemRDL format:</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts356">reg Reg3 {&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; msb_broadcast = "true" ;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; } F1[4:0] = 5'h0;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<h1 class="rvps106"><span class="rvts0"><span class="rvts619">UVM Output Code:</span></span></h1>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps2"><span class="rvts356">logic unsigned [63:0] val; &nbsp; &nbsp;//in case of decimal_encoding</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; int unsigned idx;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; int unsigned field_size;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; uvm_reg_field fields[$];</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; m_idx.get_fields(fields);</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; val = fields[0].get();</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; field_size = fields[0].get_n_bits();</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; for (int i=0;i &lt; field_size;i++)</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if(val[i]==1) begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; m_tbl[i].do_predict(rw, kind, be);</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps2"><span class="rvts356">begin &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; //in case of msb_broadcast</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; logic unsigned [63:0] val;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; int unsigned field_size;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; int unsigned idx = m_idx.get();</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; uvm_reg_field fields[$];</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; m_idx.get_fields(fields);</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; val = fields[0].get();</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; field_size = fields[0].get_n_bits();</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if(val[field_size-1]==1) begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; foreach(m_tbl[i])</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; m_tbl[i].do_predict(rw, kind, be);</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else begin</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; m_tbl[idx].do_predict(rw, kind, be);</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts392">Note:</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps72 noindent"><span class="rvts186">As of Aug 2018, these features are implemented in UVM. They will be implemented in RTL etc, in the future.</span></li>
</ul>
<p class="rvps72"><span class="rvts186"><br/></span></p>
<p class="rvps72"><span class="rvts186"><br/></span></p>
<p class="rvps72"><span class="rvts186"></span><span class="rvts190"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/news-and-articles/2022-09-27-why-use-a-help-authoring-tool-instead-of-microsoft-word-to-produce-high-quality-documentation/">Why Microsoft Word Isn't Cut Out for Documentation: The Benefits of a Help Authoring Tool</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

