Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jan  6 22:06:01 2023
| Host         : LAPTOP-LNVQH7PL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  2079 |
|    Minimum number of control sets                        |  2079 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   132 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  2079 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |  2051 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             145 |           68 |
| Yes          | No                    | No                     |               4 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           16889 |         7171 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                     Enable Signal                     |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  inst/inst/clk_out1                        | UART_RX/flag_counterRegister_i_1_n_0                  | Mem_B/reset                                        |                1 |              1 |         1.00 |
|  inst/inst/clk_out1                        | Command_Unit/Display_OP/clkDISPLAY_OP/clkOUT          |                                                    |                1 |              1 |         1.00 |
|  inst/inst/clk_out1                        | UART_RX/START_DECODER_i_1_n_0                         | Mem_B/reset                                        |                1 |              1 |         1.00 |
|  inst/inst/clk_out1                        | UART_RX/Operacion_reg[1]_4                            | Mem_B/reset                                        |                1 |              1 |         1.00 |
|  inst/inst/clk_out1                        | UART/uart_rx_blk/rx_sync_inst/stable_out_i_1_n_0      |                                                    |                1 |              1 |         1.00 |
|  Command_Unit/Display_OP/clkDISPLAY_OP/CLK |                                                       | Command_Unit/Display_OP/counterAN/count[2]_i_1_n_0 |                1 |              2 |         2.00 |
|  Command_Unit/Display_OP/clkDISPLAY_OP/CLK |                                                       | Mem_B/reset                                        |                1 |              2 |         2.00 |
|  inst/inst/clk_out1                        | Command_Unit/countBytes[1]_i_1_n_0                    | Mem_B/reset                                        |                1 |              2 |         2.00 |
|  inst/inst/clk_out1                        | UART/uart_tx_blk/FSM_sequential_state[1]_i_1__0_n_0   | Mem_B/reset                                        |                1 |              2 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/MEM_BLOCK_CHOOSE[1]_i_1_n_0                   | Mem_B/reset                                        |                1 |              2 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/N_MSB_ELEMENT_AUX                             | Mem_B/reset                                        |                1 |              2 |         2.00 |
|  inst/inst/clk_out1                        | UART/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1_n_0 |                                                    |                1 |              2 |         2.00 |
|  inst/inst/clk_out1                        | UART/uart_tx_blk/counter_next                         | Mem_B/reset                                        |                1 |              3 |         3.00 |
|  inst/inst/clk_out1                        | UART/uart_rx_blk/bit_counter                          | Mem_B/reset                                        |                1 |              3 |         3.00 |
|  inst/inst/clk_out1                        | UART/baud8_tick_blk/acc[17]                           | Mem_B/reset                                        |                1 |              3 |         3.00 |
|  inst/inst/clk_out1                        | UART_RX/Operacion[3]_i_1_n_0                          | Mem_B/reset                                        |                2 |              4 |         2.00 |
|  inst/inst/clk_out1                        | UART/uart_rx_blk/rx_sync_inst/E[0]                    | Mem_B/reset                                        |                3 |              5 |         1.67 |
|  inst/inst/clk_out1                        | Command_Unit/E[0]                                     | Mem_B/reset                                        |                6 |              6 |         1.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_4[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_42[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_17[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_23[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_2[0]                   | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_11[0]                  | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_27[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_28[0]                  | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_12[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_14[0]                  | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_15[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_10[0]                  | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_20[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_22[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_25[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_21[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_24[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_29[0]                  | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_33[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_35[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_36[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_38[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_34[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_30[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_39[0]                  | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_4[0]                   | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_1[0]                   | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_26[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_3[0]                   | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_32[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_19[0]                  | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_18[0]                  | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_31[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_13[0]                  | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_16[0]                  | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_37[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_40[0]                  | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_0[0]                   | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_11[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_33[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_45[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_35[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_10[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_52[0]                  | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_55[0]                  | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_28[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_53[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_1[0]               | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_36[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_48[0]                  | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_51[0]                  | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_20[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_46[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_47[0]                  | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_56[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_17[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_26[0]              | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_29[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_19[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_2[0]               | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_60[0]                  | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_42[0]                  | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_34[0]              | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_37[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_21[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_38[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_39[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_4[0]               | Mem_B/reset                                        |                1 |              8 |         8.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_40[0]              | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_54[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_9[0]                   | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_22[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_49[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_58[0]                  | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_6[0]                   | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_23[0]              | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_27[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_13[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_5[0]                   | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_50[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_8[0]                   | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_57[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_41[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_61[0]                  | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_63[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_7[0]                   | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_62[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_43[0]                  | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_12[0]              | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_14[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_59[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_0[0]               | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_15[0]              | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_16[0]              | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_18[0]              | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_24[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_25[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_3[0]               | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_30[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_31[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_32[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_44[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_7[0]               | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_47[0]              | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_42[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_6[0]               | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_9[0]               | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_60[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_8[0]               | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_1[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_46[0]              | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_53[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_54[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_50[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_57[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_41[0]              | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_43[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_48[0]              | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_58[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_0[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_11[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_12[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_13[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_63[0]              | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_49[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_10[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_14[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_44[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_5[0]               | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_45[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_52[0]              | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_55[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_59[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_61[0]              | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_62[0]              | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_51[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep_56[0]              | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_44[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_59[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_6[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_60[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_24[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_61[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_39[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_27[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_42[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_63[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_8[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_25[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_2[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_23[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_28[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_30[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_17[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_50[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_53[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_62[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_46[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_7[0]            | Mem_B/reset                                        |                8 |              8 |         1.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_19[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_9[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_0[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_1[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_10[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_11[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_40[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_12[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_13[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_14[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_4[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_29[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_33[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_37[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_41[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_3[0]            | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_26[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_16[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_22[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_35[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_32[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_20[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_55[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_48[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_51[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_36[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_38[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_45[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_5[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_56[0]           | Mem_B/reset                                        |                7 |              8 |         1.14 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_58[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_43[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_15[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_47[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_34[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_18[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_21[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_31[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_49[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_54[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_57[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__0_52[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_21[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_30[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_44[0]          | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_25[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_55[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_6[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_63[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_0[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_24[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_1[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_12[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_3[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_37[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_38[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_50[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_54[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_34[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_36[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_43[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_57[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_31[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_46[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_17[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_28[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_56[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_23[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_58[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_60[0]          | Mem_B/reset                                        |                1 |              8 |         8.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_10[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_40[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_13[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_15[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_18[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_8[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_51[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_11[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_14[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_32[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_62[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_2[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_26[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_52[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_53[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_9[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_61[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_42[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_48[0]          | Mem_B/reset                                        |                8 |              8 |         1.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_39[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_20[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_22[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_29[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_19[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_33[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_41[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_45[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_47[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_4[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_5[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_27[0]          | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_49[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_59[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_35[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_7[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__10_16[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_60[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_56[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_19[0]          | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_61[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_7[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_8[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_17[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_1[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_12[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_20[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_13[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_39[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_38[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_48[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_55[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_57[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_58[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_42[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_44[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_62[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_18[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_46[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_23[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_47[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_53[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_63[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_49[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_0[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_21[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_41[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_3[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_9[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_10[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_11[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_32[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_15[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_2[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_22[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_14[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_51[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_34[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_31[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_28[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_26[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_24[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_27[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_35[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_4[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_25[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_43[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_33[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_37[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_45[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_16[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_50[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_52[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_30[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_36[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_40[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_29[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_5[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_54[0]          | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_59[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__11_6[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_28[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_46[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_30[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_61[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_44[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_63[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_59[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_47[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_7[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_8[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_9[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_38[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_37[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_50[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_31[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_32[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_48[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_29[0]          | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_41[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_43[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_0[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_1[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_17[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_10[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_11[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_12[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_13[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_14[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_45[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_40[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_23[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_53[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_56[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_49[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_26[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_57[0]          | Mem_B/reset                                        |                7 |              8 |         1.14 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_16[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_5[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_55[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_6[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_62[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_25[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_21[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_15[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_18[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_2[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_20[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_39[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_19[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_42[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_27[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_36[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_51[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_58[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_60[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_33[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_24[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_35[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_4[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_22[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_54[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_52[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_34[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__12_3[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_21[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_33[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_5[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_6[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_17[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_60[0]          | Mem_B/reset                                        |                7 |              8 |         1.14 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_44[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_53[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_16[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_62[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_7[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_32[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_8[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_61[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_0[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_19[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_1[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_25[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_10[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_11[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_34[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_12[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_13[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_30[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_54[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_63[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_29[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_14[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_24[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_46[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_47[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_39[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_41[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_45[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_57[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_42[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_58[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_28[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_36[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_40[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_56[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_27[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_22[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_9[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_3[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_23[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_20[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_50[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_43[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_31[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_37[0]          | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_51[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_26[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_15[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_48[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_2[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_49[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_52[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_35[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_4[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_59[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_38[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_55[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__13_18[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_46[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_49[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_52[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_25[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_21[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_29[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_31[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_35[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_20[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_28[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_39[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_5[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_50[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_54[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_55[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_34[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_56[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_58[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_60[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_63[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_22[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_37[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_51[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_7[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_32[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_8[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_9[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_1[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_10[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_12[0]           | Mem_B/reset                                        |                7 |              8 |         1.14 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_57[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_33[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_19[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_48[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_36[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_62[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_11[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_24[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_30[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_40[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_53[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_38[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_59[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_16[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_45[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_6[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_0[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_13[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_14[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_18[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_41[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_47[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_61[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_2[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_15[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_26[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_23[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_17[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_27[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_44[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_42[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_43[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__1_3[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_41[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_56[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_57[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_59[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_6[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_60[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_46[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_61[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_62[0]           | Mem_B/reset                                        |                7 |              8 |         1.14 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_28[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_17[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_36[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_63[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_32[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_7[0]            | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_8[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_0[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_1[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_10[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_21[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_11[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_15[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_51[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_12[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_13[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_34[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_29[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_14[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_48[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_9[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_49[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_40[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_43[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_47[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_58[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_44[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_27[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_30[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_38[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_42[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_19[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_16[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_3[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_22[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_24[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_35[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_52[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_54[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_45[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_33[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_39[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_23[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_53[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_31[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_5[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_50[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_55[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_25[0]           | Mem_B/reset                                        |                7 |              8 |         1.14 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_18[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_20[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_26[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_2[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_37[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__2_4[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_38[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_45[0]           | Mem_B/reset                                        |                7 |              8 |         1.14 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_40[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_48[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_52[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_57[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_3[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_55[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_58[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_61[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_62[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_2[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_19[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_63[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_41[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_42[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_53[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_23[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_25[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_39[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_56[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_6[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_60[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_7[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_30[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_8[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_9[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_0[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_1[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_22[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_10[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_54[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_5[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_11[0]           | Mem_B/reset                                        |                1 |              8 |         8.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_12[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_13[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_14[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_32[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_28[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_37[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_51[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_34[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_44[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_47[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_59[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_24[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_26[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_20[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_29[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_33[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_18[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_43[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_49[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_50[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_35[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_15[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_21[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_17[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_27[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_36[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_46[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_31[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_16[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__3_4[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/N_LSB_ELEMENT_AUX                             | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_36[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_4[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_40[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_37[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_41[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_42[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_46[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_48[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_50[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_29[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_51[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_9[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_8[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_33[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_43[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_47[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_35[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_11[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_13[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_22[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_6[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_15[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_16[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_39[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_49[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_5[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_58[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_3[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_52[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_10[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_53[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_54[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_55[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_56[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_44[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_17[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_28[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_31[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_57[0]          | Mem_B/reset                                        |                7 |              8 |         1.14 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_20[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_38[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_30[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_45[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_18[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_23[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_61[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_12[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_59[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_0[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_14[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_7[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_21[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_2[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_24[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_25[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_60[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_1[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_63[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_62[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_19[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_26[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_27[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_32[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_34[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_4[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_45[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_47[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_48[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_49[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_5[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_24[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_50[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_52[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_53[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_14[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_62[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_40[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_54[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_44[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_55[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_0[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_10[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_16[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_56[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_7[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_36[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_46[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_60[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_51[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_57[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_59[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_3[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_26[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_30[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_27[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_19[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_21[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_25[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_31[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_22[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_2[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_58[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_8[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_20[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_34[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_13[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_41[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_6[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_42[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_38[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_43[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_35[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_63[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_61[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__12_9[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_23[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_11[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_12[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_28[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_29[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_17[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_32[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_15[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_33[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_37[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_1[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_18[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_39[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_60[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_9[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_40[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_41[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_42[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_43[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_44[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_45[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_14[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_46[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_48[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_24[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_23[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_5[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_6[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_8[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_50[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_10[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_28[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_3[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_31[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_61[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_0[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_32[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_47[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_51[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_52[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_53[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_54[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_27[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_55[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_19[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_49[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_11[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_56[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_33[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_57[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_62[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_1[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_16[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_58[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_59[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_63[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__13_7[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_13[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_15[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_2[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_20[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_25[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_17[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_22[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_12[0]           | Mem_B/reset                                        |                1 |              8 |         8.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_29[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_30[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_34[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_36[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_26[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_21[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_35[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_37[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_18[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_38[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_39[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_4[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_9[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_2[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_4[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_48[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_7[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_49[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_50[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_0[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_52[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_53[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_26[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_46[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_63[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_54[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_1[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_55[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_56[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_57[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_12[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_30[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_16[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_14[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_22[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_17[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_34[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_36[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_37[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_42[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_8[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_5[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_29[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_47[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_51[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_10[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_6[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_58[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_21[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_11[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_3[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_13[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_61[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_59[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_62[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_20[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_23[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_19[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_25[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_27[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_24[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_32[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__1_60[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_31[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_33[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_39[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_40[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_41[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_43[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_18[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_38[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_28[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_44[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_15[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_35[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_45[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_60[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_0[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_28[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_33[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_4[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_49[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_5[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_26[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_50[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_51[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_53[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_19[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_18[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_35[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_6[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_12[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_13[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_1[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_24[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_38[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_41[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_61[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_29[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_43[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_11[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_23[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_22[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_45[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_46[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_40[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_52[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_27[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_55[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_56[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_57[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_47[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_37[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_62[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_54[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_31[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_58[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_59[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_63[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_21[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_36[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_34[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_42[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_2[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_39[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_44[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_17[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_48[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_9[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_25[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_7[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__2_8[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_14[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_16[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_20[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_3[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_30[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_32[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_15[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_10[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_45[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_47[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_48[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_49[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_50[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_15[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_8[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_32[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_46[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_52[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_36[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_27[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_53[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_5[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_54[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_31[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_38[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_2[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_14[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_51[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_29[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_34[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_55[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_25[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_56[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_57[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_12[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_23[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_0[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_19[0]           | Mem_B/reset                                        |                1 |              8 |         8.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_1[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_6[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_62[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_9[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_30[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_63[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_60[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_22[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_61[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_13[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_3[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_16[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_17[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_21[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_24[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_18[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_33[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_35[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_7[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_26[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_28[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_40[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_20[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_10[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_11[0]           | Mem_B/reset                                        |                1 |              8 |         8.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_41[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_58[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_39[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_37[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_42[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_43[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__3_59[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_4[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_44[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_1[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_30[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_39[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_41[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_44[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_2[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_47[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_48[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_20[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_32[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_49[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_19[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_11[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_37[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_51[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_52[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_4[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_60[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_14[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_15[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_26[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_54[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_63[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_55[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_56[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_57[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_33[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_53[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_6[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_5[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_50[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_21[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_42[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_22[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_45[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_46[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_13[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_31[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_35[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_9[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_43[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_62[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_58[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_12[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_23[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_59[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_10[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_16[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_27[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_29[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_34[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_28[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_61[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_18[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_36[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_38[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_40[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_3[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_7[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__4_8[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_0[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_24[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_25[0]           | Mem_B/reset                                        |                1 |              8 |         8.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_17[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_59[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_19[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_24[0]           | Mem_B/reset                                        |                7 |              8 |         1.14 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_30[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_45[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_10[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_48[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_17[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_11[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_49[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_50[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_1[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_60[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_12[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_15[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_26[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_51[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_63[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_7[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_29[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_3[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_42[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_2[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_33[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_14[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_52[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_13[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_53[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_54[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_55[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_47[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_18[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_56[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_57[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_5[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_37[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_62[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_28[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_32[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_22[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_40[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_61[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_27[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_31[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_34[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_6[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_8[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_25[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_35[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_36[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_38[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_41[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_4[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_0[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_16[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_44[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_43[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_46[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_20[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_58[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_21[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_23[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_39[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__5_9[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_41[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_42[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_43[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_33[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_45[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_36[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_17[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_49[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_8[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_25[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_50[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_51[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_53[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_3[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_58[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_18[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_15[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_31[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_60[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_61[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_35[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_44[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_47[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_48[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_46[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_52[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_26[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_54[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_55[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_56[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_57[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_11[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_16[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_59[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_5[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_2[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_24[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_6[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_0[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_12[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_13[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_27[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_62[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_19[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_7[0]            | Mem_B/reset                                        |                1 |              8 |         8.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_9[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_21[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_28[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_29[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_1[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_30[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__6_63[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_34[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_37[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_14[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_32[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_20[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_22[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_23[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_38[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_10[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_39[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_4[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_40[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_43[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_49[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_24[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_5[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_50[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_51[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_61[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_18[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_32[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_48[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_52[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_53[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_54[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_55[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_56[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_19[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_16[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_22[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_34[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_57[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_10[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_23[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_25[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_3[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_38[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_4[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_0[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_40[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_63[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_46[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_7[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_17[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_59[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_62[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_26[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_6[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_20[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_13[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_58[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_14[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_27[0]           | Mem_B/reset                                        |                1 |              8 |         8.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_37[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_28[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_2[0]            | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_44[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_12[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_42[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_1[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_60[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_36[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_30[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_31[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_35[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_8[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__7_9[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_11[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_15[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_21[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_33[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_41[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_45[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_29[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_39[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_47[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_11[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_3[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_5[0]            | Mem_B/reset                                        |                1 |              8 |         8.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_57[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_10[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_17[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_13[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_29[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_31[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_1[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_20[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_28[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_35[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_39[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_6[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_60[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_16[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_34[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_41[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_42[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_46[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_7[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_19[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_24[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_59[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_14[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_32[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_37[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_4[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_44[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_48[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_15[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_9[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_26[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_18[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_33[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_36[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_12[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_30[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_40[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_43[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_2[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_38[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_63[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_23[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_45[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_50[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_51[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_52[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_53[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_54[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_55[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_56[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_0[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_22[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_61[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_27[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_49[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_47[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_8[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_25[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_21[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_62[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__8_58[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_6[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_62[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_58[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_61[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_9[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_60[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_63[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_7[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_8[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__9_59[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART/uart_rx_blk/rx_data[7]_i_1_n_0                   | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART/uart_tx_blk/tx_data_reg[7]_i_1_n_0               | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_5[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_63[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_2[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_29[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_38[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_44[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_30[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_6[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_61[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_9[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_10[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_17[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_26[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_37[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_20[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_21[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_34[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_18[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_39[0]           | Mem_B/reset                                        |                1 |              8 |         8.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_42[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_47[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_48[0]           | Mem_B/reset                                        |                1 |              8 |         8.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_36[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_53[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_41[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_59[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_40[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_57[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_52[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_8[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_31[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_62[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_0[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_1[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_11[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_13[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_46[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_28[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_45[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_33[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_56[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_4[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_55[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_7[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_58[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_43[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_49[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_51[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_12[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_14[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_25[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_15[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_54[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_50[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_16[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_22[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_27[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_24[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_3[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_32[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_35[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_60[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_23[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_19[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_13[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_14[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_17[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_19[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_28[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_47[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_20[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_34[0]           | Mem_B/reset                                        |                7 |              8 |         1.14 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_46[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_39[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_5[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_55[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_27[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_43[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_32[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_29[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_24[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_6[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_49[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_62[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_63[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_8[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_26[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_9[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_31[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_45[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_30[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_4[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_56[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_61[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_21[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_11[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_1[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_12[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_15[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_16[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_38[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_18[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_41[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_23[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_48[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_3[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_40[0]           | Mem_B/reset                                        |                7 |              8 |         1.14 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_35[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_50[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_51[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_54[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_57[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_58[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_44[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_60[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_7[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_0[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_33[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_42[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_2[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_22[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_25[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_36[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_37[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_52[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_53[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__6_59[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_10[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_31[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_7[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_0[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_1[0]            | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_49[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_19[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_51[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_55[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_8[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_48[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_22[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_10[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_13[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_15[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_16[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_18[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_54[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_58[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_63[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_9[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_28[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_20[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_26[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_29[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_34[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_52[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_11[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_12[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_14[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_17[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_40[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_53[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_46[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_6[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_2[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_41[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_33[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_24[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_50[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_56[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_57[0]           | Mem_B/reset                                        |                8 |              8 |         1.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_21[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_32[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_35[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_30[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_37[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_38[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_36[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_42[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_25[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_43[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_45[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_47[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_60[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_61[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_62[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_3[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_23[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_4[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_44[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_27[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_59[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_5[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_48[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_63[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_55[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_7[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_8[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_22[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_26[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_33[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_23[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_42[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_9[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_0[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_10[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_11[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_12[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_53[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_31[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_2[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_13[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_61[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_5[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_18[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_54[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_56[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_14[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_15[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_1[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_16[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_44[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_17[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_45[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_28[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_32[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_20[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_37[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_4[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_38[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_19[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_25[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_29[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_3[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_34[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_39[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_40[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_24[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_43[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_51[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_49[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_41[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_57[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_35[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_21[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_27[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_46[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_30[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_47[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_50[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_52[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_58[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_59[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_60[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_36[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_6[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__8_62[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_31[0]           | Mem_B/reset                                        |                1 |              8 |         8.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_41[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_43[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_27[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_59[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_6[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_19[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_30[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_61[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_8[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_9[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_42[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_25[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_7[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_60[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_22[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_47[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_32[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_28[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_38[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_36[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_24[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_39[0]           | Mem_B/reset                                        |                1 |              8 |         8.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_44[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_49[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_62[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_63[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_2[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_45[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_21[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_35[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_51[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_52[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_56[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_53[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_40[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_26[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_55[0]           | Mem_B/reset                                        |                7 |              8 |         1.14 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_34[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_46[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_29[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_3[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_33[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_5[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_50[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_18[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_20[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_23[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_4[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_54[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_58[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_37[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_48[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__9_57[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_23[0]                  | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_37[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_47[0]                  | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_48[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_29[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_3[0]                   | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_4[0]                   | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_49[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_19[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_33[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_22[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_30[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_11[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_13[0]                  | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_26[0]                  | Mem_B/reset                                        |                7 |              8 |         1.14 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_0[0]                   | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_14[0]                  | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_24[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_5[0]                   | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_40[0]                  | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_51[0]                  | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_52[0]                  | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_54[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_55[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_56[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_57[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_50[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_53[0]                  | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_27[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_2[0]                   | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_31[0]                  | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_1[0]                   | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_25[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_20[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_21[0]                  | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_32[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_35[0]                  | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_36[0]                  | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_16[0]                  | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_38[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_10[0]                  | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_18[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_28[0]                  | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_39[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_42[0]                  | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_15[0]                  | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_43[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_34[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_17[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_44[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_45[0]                  | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_12[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_41[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_46[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_61[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_29[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_42[0]              | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_51[0]              | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_13[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_48[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_7[0]                   | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_2[0]               | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_49[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_50[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_55[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_28[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_12[0]              | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_57[0]              | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_18[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_14[0]              | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_1[0]               | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_32[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_34[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_41[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_63[0]                  | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_3[0]               | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_11[0]              | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_26[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_17[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_43[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_16[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_24[0]              | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_58[0]                  | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_45[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_59[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_8[0]                   | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_20[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_46[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_39[0]              | Mem_B/reset                                        |                7 |              8 |         1.14 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_52[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_56[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_23[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_30[0]              | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_0[0]               | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_37[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_15[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_22[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_38[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_25[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_4[0]               | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_40[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_62[0]                  | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_31[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_27[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_44[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_47[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_35[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_6[0]                   | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_60[0]                  | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_9[0]                   | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_19[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_10[0]              | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_36[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_5[0]               | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_53[0]              | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_33[0]              | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_54[0]              | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_21[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_12[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__7_39[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_47[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_56[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_40[0]           | Mem_B/reset                                        |                1 |              8 |         8.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_52[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_49[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_63[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_43[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_57[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_30[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_20[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_2[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_4[0]            | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_61[0]              | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_58[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_14[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_15[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_24[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_26[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_28[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_29[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_9[0]               | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_44[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_60[0]              | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_5[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_6[0]               | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_51[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_41[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_23[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_33[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_7[0]               | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_50[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_45[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_36[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_3[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_34[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_46[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_48[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_10[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_31[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_59[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_35[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_38[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_39[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_13[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_25[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_21[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_11[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_27[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_19[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_37[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_53[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_62[0]              | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_54[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_16[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_22[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_18[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_0[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_1[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_32[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_55[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_17[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep_8[0]               | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_42[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_43[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_39[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_11[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_38[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_14[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_44[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_46[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_47[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_37[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_48[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_49[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_5[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_9[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_50[0]          | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_51[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_58[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_1[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_13[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_19[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_22[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_33[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_4[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_45[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_53[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_54[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_52[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_55[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_18[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_56[0]          | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_57[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_60[0]           | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_63[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_35[0]          | Mem_B/reset                                        |                7 |              8 |         1.14 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_40[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_41[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_61[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_7[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_62[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_12[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_21[0]          | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_15[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_16[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_20[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_25[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_17[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_26[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_27[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_29[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_0[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_3[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_32[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_2[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_8[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_10[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_23[0]          | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_59[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_24[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_28[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_31[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_34[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__0_6[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_30[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_36[0]          | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_60[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_47[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_48[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_49[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_5[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_12[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_24[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_30[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_13[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_26[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_14[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_11[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_62[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_34[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_38[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_33[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_16[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_8[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_9[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_4[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_50[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_36[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_52[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_53[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_31[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_51[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_27[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_54[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_55[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_56[0]          | Mem_B/reset                                        |                6 |              8 |         1.33 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_57[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_19[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_21[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_25[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_32[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_22[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_7[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_2[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_20[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_59[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_29[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_63[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_28[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_35[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_37[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_61[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_0[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_42[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_6[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_23[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_43[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_44[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_45[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_10[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_3[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_46[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_17[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_40[0]          | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_15[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__10_58[0]          | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_39[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_18[0]          | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_41[0]          | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B_reg[9]_rep__11_1[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_16[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_42[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_58[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_19[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_31[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_27[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_41[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_15[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_28[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_40[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_44[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_26[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_29[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_48[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_53[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_47[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_57[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_21[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_17[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_22[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_32[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_5[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_59[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_60[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_45[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_63[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_7[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_0[0]            | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_1[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_13[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_14[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_46[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_39[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_61[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_49[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_54[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_20[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_2[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_43[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_6[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_55[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_50[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_56[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_36[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_8[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_9[0]            | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_23[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_30[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_11[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_38[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_33[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_18[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_34[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_25[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_35[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_4[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_3[0]            | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_37[0]           | Mem_B/reset                                        |                5 |              8 |         1.60 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_51[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_52[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_62[0]           | Mem_B/reset                                        |                4 |              8 |         2.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_10[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_12[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__4_24[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_15[0]           | Mem_B/reset                                        |                3 |              8 |         2.67 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_16[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A_reg[9]_rep__5_17[0]           | Mem_B/reset                                        |                2 |              8 |         4.00 |
|  inst/inst/clk_out1                        | Command_Unit/Result_display[17]_i_1_n_0               | Mem_B/reset                                        |               10 |             18 |         1.80 |
|  inst/inst/clk_out1                        |                                                       | UART/uart_tx_blk/SR[0]                             |                6 |             18 |         3.00 |
|  inst/inst/clk_out1                        |                                                       |                                                    |                7 |             22 |         3.14 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_B[9]_i_1_n_0                    | Mem_B/reset                                        |               36 |             56 |         1.56 |
|  inst/inst/clk_out1                        | UART_RX/countRegister_A[9]_i_1_n_0                    | Mem_B/reset                                        |               35 |             57 |         1.63 |
|  inst/inst/clk_out1                        |                                                       | Mem_B/reset                                        |               43 |             59 |         1.37 |
|  inst/inst/clk_out1                        | Command_Unit/countRegister[9]_i_1_n_0                 | Mem_B/reset                                        |               22 |             59 |         2.68 |
|  inst/inst/clk_out1                        |                                                       | Command_Unit/Display_OP/clkDISPLAY_OP/clkOUT       |               17 |             64 |         3.76 |
|  inst/inst/clk_out1                        | UART_RX/data_in_B_AUX                                 | Mem_B/reset                                        |               86 |            128 |         1.49 |
|  inst/inst/clk_out1                        | UART_RX/data_in_A[7]_i_1_n_0                          | Mem_B/reset                                        |               86 |            128 |         1.49 |
+--------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


