

../src/lowrisc_prim_xilinx_clock_gating_0/rtl/prim_xilinx_clock_gating.sv:13:  Missing models
Line: 13
Line: 14
Line: 15
File coverage: 62.5%


../src/lowrisc_prim_generic_rom_0/rtl/prim_generic_rom.sv:21:  Missing models
Line: 21
Line: 25
Line: 30
Line: 36
Line: 37
Line: 40
Line: 41
Line: 44
Line: 45
Line: 49
Line: 50
Line: 51
Line: 52
File coverage: 53.6%


../src/lowrisc_prim_generic_ram_2p_0/rtl/prim_generic_ram_2p.sv:36:  Missing models
Line: 36
Line: 49
Line: 50
Line: 51
Line: 52
File coverage: 89.8%


../src/lowrisc_prim_generic_ram_1p_0/rtl/prim_generic_ram_1p.sv:25:  Missing models
Line: 25
Line: 30
Line: 37
Line: 40
Line: 41
Line: 49
Line: 50
File coverage: 79.4%


../src/lowrisc_prim_diff_decode_0/rtl/prim_diff_decode.sv:45:  Missing models
Line: 45
Line: 48
Line: 49
Line: 52
Line: 54
Line: 55
Line: 56
Line: 58
Line: 59
Line: 60
Line: 61
Line: 64
Line: 65
Line: 66
Line: 68
Line: 69
Line: 70
Line: 71
Line: 75
Line: 76
Line: 79
Line: 82
Line: 85
Line: 86
Line: 107
Line: 109
Line: 110
Line: 111
Line: 112
Line: 113
Line: 115
Line: 118
Line: 119
Line: 120
Line: 121
Line: 122
Line: 123
Line: 124
Line: 125
Line: 128
Line: 129
Line: 130
Line: 131
Line: 132
Line: 133
Line: 138
Line: 139
Line: 140
Line: 141
Line: 142
Line: 143
Line: 144
Line: 145
Line: 146
Line: 151
Line: 152
Line: 153
Line: 154
Line: 155
Line: 158
Line: 162
Line: 163
Line: 164
Line: 165
Line: 166
Line: 167
Line: 168
Line: 169
Line: 170
Line: 171
Line: 172
Line: 220
File coverage: 31.4%


../src/lowrisc_tlul_socket_m1_0.1/rtl/tlul_socket_m1.sv:65:  Missing models
Line: 65
Line: 119
Line: 183
Line: 184
Line: 185
Line: 186
Line: 188
Line: 189
Line: 190
Line: 191
Line: 192
Line: 193
Line: 194
Line: 195
Line: 196
File coverage: 90.1%


../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_mem.sv:206:  Missing models
Line: 206
Line: 207
File coverage: 99.3%


../src/lowrisc_tlul_adapter_sram_0.1/rtl/tlul_adapter_sram.sv:206:  Missing models
Line: 206
File coverage: 99.4%


../src/lowrisc_ip_aes_0.6/rtl/aes_sbox.sv:21:  Missing models
Line: 21
Line: 23
Line: 24
Line: 25
Line: 27
Line: 30
Line: 31
Line: 32
Line: 33
Line: 36
Line: 37
Line: 39
Line: 40
Line: 41
Line: 42
Line: 43
Line: 45
Line: 47
Line: 48
Line: 49
Line: 50
Line: 51
Line: 55
File coverage: 36.1%


../src/lowrisc_ip_rv_dm_0.1/rtl/rv_dm.sv:102:  Missing models
Line: 102
File coverage: 99.6%


../src/lowrisc_systems_top_earlgrey_0.1/rtl/autogen/top_earlgrey_pkg.sv:26:  Missing models
Line: 26
File coverage: 97.1%


../src/lowrisc_dv_dpi_spidpi_0.1/spidpi.sv:12:  Missing models
Line: 12
Line: 26
Line: 27
Line: 29
Line: 30
Line: 32
Line: 33
File coverage: 78.8%


../src/lowrisc_dv_dpi_gpiodpi_0.1/gpiodpi.sv:6:  Missing models
Line: 6
Line: 17
Line: 18
Line: 20
Line: 21
Line: 22
Line: 24
Line: 25
Line: 27
Line: 28
Line: 29
File coverage: 75.6%


../src/lowrisc_dv_dpi_uartdpi_0.1/uartdpi.sv:19:  Missing models
Line: 19
Line: 20
Line: 22
Line: 23
Line: 25
Line: 26
Line: 28
Line: 29
File coverage: 90.2%


../src/lowrisc_dv_dpi_usbdpi_0.1/usbdpi.sv:28:  Missing models
Line: 28
Line: 29
Line: 31
Line: 32
Line: 34
Line: 35
Line: 37
Line: 38
File coverage: 86%


../src/lowrisc_dv_pins_if_0/pins_if.sv:76:  Missing models
Line: 76
Line: 77
File coverage: 94.4%


../src/lowrisc_dv_dpi_dmidpi_0.1/dmidpi.sv:24:  Missing models
Line: 24
Line: 25
Line: 27
Line: 28
Line: 29
Line: 30
Line: 31
Line: 32
Line: 33
Line: 35
Line: 36
File coverage: 69.4%


../src/lowrisc_dv_dpi_jtagdpi_0.1/jtagdpi.sv:20:  Missing models
Line: 20
Line: 21
Line: 23
Line: 24
Line: 25
Line: 26
Line: 28
Line: 29
File coverage: 71.4%


../src/lowrisc_prim_xilinx_clock_mux2_0/rtl/prim_xilinx_clock_mux2.sv:18:  Missing models
Line: 18
Line: 19
Line: 20
Line: 21
File coverage: 60%


../src/lowrisc_prim_xilinx_pad_wrapper_0/rtl/prim_xilinx_pad_wrapper.sv:37:  Missing models
Line: 37
Line: 38
Line: 39
Line: 40
File coverage: 80%


../src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv:13:  Missing models
Line: 13
Line: 23
Line: 25
File coverage: 76.9%


../src/lowrisc_prim_abstract_clock_mux2_0/prim_clock_mux2.sv:13:  Missing models
Line: 13
Line: 23
Line: 25
File coverage: 76.9%


../src/lowrisc_prim_abstract_pad_wrapper_0/prim_pad_wrapper.sv:13:  Missing models
Line: 13
Line: 27
Line: 28
Line: 29
Line: 31
File coverage: 73.7%


../src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv:13:  Missing models
Line: 13
File coverage: 95.7%


../src/lowrisc_prim_abstract_ram_2p_0/prim_ram_2p.sv:13:  Missing models
Line: 13
File coverage: 96.7%


../src/lowrisc_prim_abstract_rom_0/prim_rom.sv:13:  Missing models
Line: 13
File coverage: 94.4%


../src/lowrisc_prim_all_0.1/rtl/prim_arbiter_tree.sv:50:  Missing models
Line: 50
Line: 52
Line: 53
Line: 54
Line: 55
Line: 70
Line: 71
Line: 74
Line: 75
Line: 77
Line: 78
Line: 79
Line: 80
Line: 81
Line: 118
Line: 120
Line: 121
Line: 122
Line: 155
Line: 214
File coverage: 74.7%


../src/lowrisc_prim_all_0.1/rtl/prim_arbiter_ppc.sv:52:  Missing models
Line: 52
Line: 54
Line: 55
Line: 56
Line: 57
Line: 108
Line: 109
File coverage: 87.5%


../src/lowrisc_prim_all_0.1/rtl/prim_alert_sender.sv:31:  Missing models
Line: 31
Line: 198
File coverage: 98%


../src/lowrisc_prim_all_0.1/rtl/prim_alert_receiver.sv:34:  Missing models
Line: 34
Line: 191
File coverage: 97.6%


../src/lowrisc_prim_all_0.1/rtl/prim_clock_inverter.sv:23:  Missing models
Line: 23
Line: 24
Line: 25
Line: 26
File coverage: 73.3%


../src/lowrisc_prim_all_0.1/rtl/prim_sram_arbiter.sv:78:  Missing models
Line: 78
Line: 79
Line: 80
Line: 81
Line: 83
Line: 84
Line: 85
Line: 86
Line: 87
Line: 88
Line: 89
Line: 90
Line: 91
File coverage: 84.7%


../src/lowrisc_ibex_ibex_icache_0.1/rtl/ibex_icache.sv:268:  Missing models
Line: 268
Line: 272
Line: 273
Line: 274
Line: 276
Line: 277
Line: 280
Line: 281
Line: 284
Line: 288
Line: 289
Line: 292
Line: 293
Line: 294
Line: 301
Line: 303
Line: 304
Line: 305
Line: 306
Line: 308
Line: 309
Line: 310
Line: 311
Line: 312
Line: 313
Line: 314
Line: 317
Line: 318
Line: 319
Line: 320
Line: 322
Line: 323
Line: 324
Line: 325
Line: 326
Line: 327
Line: 328
Line: 352
Line: 353
Line: 354
Line: 355
Line: 375
Line: 376
Line: 377
Line: 392
Line: 393
Line: 394
Line: 395
Line: 396
Line: 397
Line: 400
Line: 401
Line: 402
Line: 405
Line: 406
Line: 407
Line: 410
Line: 411
Line: 412
Line: 413
Line: 415
Line: 421
Line: 422
Line: 423
Line: 424
Line: 427
Line: 431
Line: 432
Line: 434
Line: 435
Line: 436
Line: 437
Line: 438
Line: 443
Line: 444
Line: 445
Line: 450
Line: 451
Line: 452
Line: 453
Line: 457
Line: 458
Line: 459
Line: 461
Line: 462
Line: 463
Line: 464
Line: 465
Line: 472
Line: 475
Line: 476
Line: 477
Line: 478
Line: 480
Line: 481
Line: 482
Line: 484
Line: 485
Line: 486
Line: 487
Line: 488
Line: 492
Line: 493
Line: 495
Line: 498
Line: 524
Line: 531
Line: 532
Line: 533
Line: 534
Line: 537
Line: 538
Line: 542
Line: 546
Line: 547
Line: 549
Line: 551
Line: 558
Line: 561
Line: 562
Line: 563
Line: 565
Line: 566
Line: 567
Line: 574
Line: 578
Line: 579
Line: 580
Line: 581
Line: 583
Line: 584
Line: 586
Line: 588
Line: 590
Line: 592
Line: 594
Line: 596
Line: 598
Line: 599
Line: 600
Line: 602
Line: 615
Line: 616
Line: 617
Line: 618
Line: 621
Line: 624
Line: 625
Line: 626
Line: 628
Line: 635
Line: 637
Line: 639
Line: 642
Line: 650
Line: 651
Line: 652
Line: 653
Line: 654
Line: 661
Line: 662
Line: 664
Line: 665
Line: 667
Line: 669
Line: 677
Line: 678
Line: 680
Line: 681
Line: 683
Line: 685
Line: 686
Line: 688
Line: 696
Line: 698
Line: 699
Line: 700
Line: 701
Line: 702
Line: 703
Line: 704
Line: 705
Line: 706
Line: 707
Line: 708
Line: 709
Line: 710
Line: 711
Line: 712
Line: 713
Line: 714
Line: 715
Line: 716
Line: 717
Line: 718
Line: 719
Line: 720
Line: 728
Line: 729
Line: 731
Line: 732
Line: 733
Line: 737
Line: 738
Line: 739
Line: 745
Line: 746
Line: 748
Line: 751
Line: 752
Line: 754
Line: 755
Line: 757
Line: 758
Line: 760
Line: 762
Line: 763
Line: 764
Line: 765
Line: 766
Line: 772
Line: 773
Line: 774
Line: 776
Line: 777
Line: 778
File coverage: 59.6%


../src/lowrisc_prim_all_0.1/rtl/prim_fifo_sync.sv:146:  Missing models
Line: 146
Line: 147
File coverage: 97.8%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:157:  Missing models
Line: 157
Line: 159
Line: 160
Line: 162
Line: 163
Line: 165
Line: 167
Line: 168
Line: 169
Line: 171
Line: 172
Line: 173
Line: 174
Line: 175
Line: 176
Line: 178
Line: 179
Line: 180
Line: 181
Line: 182
Line: 183
Line: 184
Line: 186
Line: 187
Line: 188
Line: 251
Line: 252
Line: 253
Line: 256
Line: 257
Line: 258
Line: 259
Line: 260
Line: 261
Line: 262
Line: 263
Line: 264
Line: 265
Line: 269
Line: 270
Line: 271
Line: 272
Line: 273
Line: 278
Line: 283
Line: 284
File coverage: 79.2%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:248:  Missing models
Line: 248
Line: 249
Line: 250
Line: 252
Line: 253
Line: 255
Line: 261
Line: 262
Line: 263
Line: 264
Line: 266
Line: 267
Line: 268
Line: 269
Line: 270
Line: 271
Line: 272
Line: 273
Line: 274
Line: 275
Line: 277
Line: 279
Line: 281
Line: 282
Line: 283
Line: 284
Line: 285
Line: 286
Line: 287
Line: 290
Line: 292
Line: 293
Line: 294
Line: 295
Line: 297
Line: 298
Line: 299
Line: 300
Line: 302
Line: 304
Line: 307
Line: 309
Line: 310
Line: 311
Line: 312
Line: 313
Line: 314
Line: 315
Line: 316
Line: 319
Line: 320
Line: 321
Line: 322
Line: 323
Line: 324
Line: 328
Line: 331
Line: 332
Line: 333
Line: 334
Line: 335
Line: 336
Line: 338
Line: 339
Line: 342
Line: 343
Line: 345
Line: 346
Line: 351
Line: 352
Line: 353
Line: 354
Line: 355
Line: 356
File coverage: 76%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:948:  Missing models
Line: 948
Line: 950
Line: 951
Line: 952
Line: 953
Line: 954
Line: 955
Line: 956
Line: 959
Line: 960
Line: 1052
Line: 1055
Line: 1058
Line: 1059
Line: 1060
Line: 1061
Line: 1062
Line: 1063
Line: 1064
Line: 1065
Line: 1066
Line: 1067
Line: 1068
Line: 1069
Line: 1070
Line: 1071
Line: 1072
Line: 1073
Line: 1074
Line: 1075
Line: 1076
Line: 1077
Line: 1078
Line: 1079
Line: 1080
Line: 1081
Line: 1082
Line: 1083
Line: 1084
Line: 1085
Line: 1087
Line: 1088
Line: 1089
Line: 1090
Line: 1091
Line: 1092
Line: 1093
Line: 1094
Line: 1095
Line: 1096
Line: 1097
Line: 1098
Line: 1099
Line: 1100
Line: 1101
Line: 1102
Line: 1103
Line: 1104
Line: 1105
Line: 1106
Line: 1107
Line: 1108
Line: 1109
Line: 1110
Line: 1112
Line: 1113
Line: 1114
Line: 1115
Line: 1116
Line: 1117
Line: 1118
Line: 1119
Line: 1120
Line: 1121
Line: 1122
Line: 1123
Line: 1124
Line: 1125
Line: 1126
Line: 1127
Line: 1128
Line: 1129
Line: 1130
Line: 1131
Line: 1132
Line: 1138
Line: 1139
Line: 1140
File coverage: 89.9%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:118:  Missing models
Line: 118
Line: 120
Line: 121
Line: 122
Line: 125
Line: 130
Line: 131
Line: 132
Line: 133
Line: 134
Line: 135
Line: 137
Line: 138
Line: 139
Line: 140
Line: 141
Line: 142
Line: 144
Line: 145
Line: 146
Line: 147
Line: 148
Line: 149
File coverage: 72.9%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_dummy_instr.sv:61:  Missing models
Line: 61
Line: 62
Line: 63
Line: 65
Line: 66
Line: 67
Line: 68
Line: 69
Line: 70
Line: 71
File coverage: 87.3%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_register_file_ff.sv:67:  Missing models
Line: 67
Line: 68
Line: 69
Line: 72
Line: 74
Line: 75
Line: 76
Line: 77
Line: 78
Line: 83
File coverage: 78.3%


../src/lowrisc_prim_all_0.1/rtl/prim_keccak.sv:62:  Missing models
Line: 62
Line: 63
File coverage: 98.5%


../src/lowrisc_prim_all_0.1/rtl/prim_lfsr.sv:305:  Missing models
Line: 305
Line: 306
Line: 327
Line: 330
Line: 331
Line: 332
Line: 333
Line: 340
Line: 343
File coverage: 97.2%


../src/lowrisc_prim_all_0.1/rtl/prim_packer.sv:56:  Missing models
Line: 56
Line: 97
Line: 98
Line: 99
File coverage: 96.5%


../src/lowrisc_prim_all_0.1/rtl/prim_present.sv:58:  Missing models
Line: 58
Line: 60
Line: 61
Line: 62
Line: 63
Line: 64
Line: 66
Line: 67
Line: 68
Line: 69
Line: 70
Line: 74
Line: 75
Line: 76
Line: 77
Line: 79
Line: 80
Line: 81
Line: 82
Line: 84
Line: 85
Line: 86
Line: 87
Line: 99
Line: 100
Line: 101
Line: 102
Line: 103
Line: 110
Line: 111
Line: 113
Line: 114
File coverage: 45.8%


../src/lowrisc_prim_all_0.1/rtl/prim_prince.sv:63:  Missing models
Line: 63
Line: 64
Line: 90
Line: 95
Line: 96
Line: 97
Line: 98
Line: 99
Line: 100
Line: 101
Line: 117
Line: 120
Line: 122
Line: 123
Line: 124
Line: 125
Line: 126
Line: 127
Line: 128
Line: 153
Line: 154
Line: 155
Line: 156
Line: 157
Line: 158
Line: 159
File coverage: 71.4%


../src/lowrisc_prim_all_0.1/rtl/prim_subreg.sv:36:  Missing models
Line: 36
Line: 40
Line: 44
Line: 45
Line: 46
Line: 52
Line: 55
Line: 58
Line: 59
Line: 60
Line: 61
Line: 62
File coverage: 72.1%


../src/lowrisc_prim_ram_1p_adv_0.1/rtl/prim_ram_1p_adv.sv:117:  Missing models
Line: 117
Line: 126
Line: 128
Line: 131
Line: 132
Line: 133
Line: 134
Line: 137
Line: 142
Line: 143
Line: 144
Line: 145
Line: 147
Line: 149
Line: 150
Line: 152
Line: 155
Line: 158
Line: 173
Line: 175
Line: 176
Line: 177
Line: 178
Line: 179
Line: 180
Line: 181
Line: 182
Line: 183
Line: 184
Line: 185
Line: 186
Line: 187
Line: 198
Line: 200
Line: 201
Line: 202
Line: 203
Line: 204
Line: 205
Line: 206
Line: 207
Line: 208
File coverage: 66.4%


../src/lowrisc_prim_ram_2p_async_adv_0.1/rtl/prim_ram_2p_async_adv.sv:190:  Missing models
Line: 190
Line: 195
Line: 196
Line: 197
Line: 198
Line: 199
Line: 200
Line: 201
Line: 203
Line: 205
Line: 206
Line: 207
Line: 208
Line: 210
Line: 211
Line: 214
Line: 215
Line: 218
Line: 219
Line: 238
Line: 240
Line: 241
Line: 242
Line: 243
Line: 244
Line: 245
Line: 246
Line: 247
Line: 248
Line: 249
Line: 250
Line: 251
Line: 252
Line: 255
Line: 256
Line: 257
Line: 258
Line: 259
Line: 260
Line: 261
Line: 262
Line: 263
Line: 264
Line: 265
Line: 266
Line: 267
Line: 284
Line: 286
Line: 287
Line: 288
Line: 289
Line: 290
Line: 291
Line: 292
Line: 293
Line: 294
Line: 297
Line: 298
Line: 299
Line: 300
Line: 301
Line: 302
Line: 303
Line: 304
Line: 305
File coverage: 69.3%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:340:  Missing models
Line: 340
Line: 341
Line: 342
Line: 344
Line: 345
Line: 346
Line: 347
Line: 350
Line: 351
Line: 352
Line: 353
Line: 354
Line: 355
Line: 356
Line: 357
Line: 358
Line: 359
Line: 400
Line: 646
Line: 649
Line: 651
Line: 652
Line: 653
Line: 654
Line: 655
Line: 662
Line: 664
Line: 669
Line: 670
Line: 672
Line: 673
Line: 674
Line: 675
Line: 676
Line: 680
Line: 822
Line: 925
Line: 929
Line: 932
Line: 933
Line: 936
Line: 943
Line: 944
Line: 949
Line: 950
Line: 951
Line: 952
Line: 953
Line: 954
Line: 955
Line: 956
Line: 957
Line: 959
Line: 960
Line: 961
Line: 962
Line: 963
Line: 964
Line: 965
Line: 966
Line: 967
Line: 969
Line: 970
Line: 972
Line: 974
Line: 975
File coverage: 88.1%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:78:  Missing models
Line: 78
Line: 79
Line: 99
Line: 101
Line: 103
Line: 104
Line: 106
Line: 137
Line: 139
Line: 140
Line: 141
Line: 142
Line: 143
Line: 144
Line: 145
Line: 146
Line: 147
Line: 148
Line: 149
Line: 150
Line: 151
Line: 152
Line: 153
Line: 154
Line: 155
Line: 156
Line: 157
Line: 158
Line: 159
Line: 160
Line: 162
Line: 163
Line: 164
Line: 166
Line: 167
Line: 168
Line: 169
Line: 170
Line: 171
Line: 172
Line: 173
Line: 174
Line: 175
Line: 176
Line: 177
Line: 178
Line: 179
Line: 180
Line: 181
Line: 182
Line: 183
Line: 184
Line: 185
Line: 186
Line: 187
Line: 189
File coverage: 63.9%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:152:  Missing models
Line: 152
Line: 153
Line: 154
Line: 155
File coverage: 99.4%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:388:  Missing models
Line: 388
Line: 399
Line: 400
Line: 401
Line: 402
Line: 403
Line: 404
Line: 405
Line: 406
Line: 409
Line: 410
Line: 411
Line: 412
Line: 418
Line: 420
Line: 421
Line: 422
Line: 423
Line: 424
Line: 425
Line: 426
Line: 427
Line: 430
Line: 431
Line: 432
Line: 433
Line: 434
Line: 479
Line: 480
Line: 482
Line: 483
Line: 486
Line: 487
Line: 490
Line: 491
Line: 494
Line: 495
Line: 498
Line: 502
Line: 505
Line: 506
Line: 510
Line: 511
Line: 514
Line: 515
Line: 516
Line: 569
Line: 571
Line: 572
Line: 573
Line: 574
Line: 577
Line: 578
Line: 579
Line: 582
Line: 583
Line: 584
Line: 586
Line: 587
Line: 588
Line: 599
Line: 600
Line: 601
Line: 603
Line: 604
Line: 606
Line: 607
Line: 609
Line: 610
Line: 616
Line: 617
Line: 621
Line: 622
Line: 623
Line: 624
Line: 626
Line: 627
Line: 628
Line: 629
Line: 631
Line: 632
Line: 633
Line: 634
Line: 636
Line: 637
Line: 638
Line: 639
Line: 641
Line: 642
Line: 643
Line: 644
Line: 647
Line: 648
Line: 649
Line: 652
Line: 653
Line: 654
Line: 656
Line: 657
Line: 659
Line: 660
Line: 661
Line: 663
Line: 664
Line: 665
Line: 667
Line: 668
Line: 669
Line: 671
Line: 672
Line: 673
Line: 675
Line: 676
Line: 677
Line: 679
Line: 680
Line: 684
Line: 685
Line: 687
Line: 688
Line: 689
Line: 691
Line: 692
Line: 693
Line: 695
Line: 696
Line: 697
Line: 699
Line: 700
Line: 701
Line: 703
Line: 704
Line: 705
Line: 712
Line: 713
Line: 714
Line: 715
Line: 717
Line: 718
Line: 719
Line: 720
Line: 722
Line: 723
Line: 724
Line: 727
Line: 728
Line: 730
Line: 732
Line: 733
Line: 735
Line: 736
Line: 737
Line: 738
Line: 739
Line: 740
Line: 741
Line: 744
Line: 745
Line: 746
Line: 747
Line: 748
Line: 749
Line: 752
Line: 753
Line: 754
Line: 755
Line: 757
Line: 758
Line: 759
Line: 760
Line: 762
Line: 763
Line: 764
Line: 765
Line: 767
Line: 768
Line: 769
Line: 770
Line: 773
Line: 774
Line: 775
Line: 776
Line: 777
Line: 778
Line: 843
Line: 844
Line: 845
Line: 846
Line: 847
Line: 848
Line: 849
Line: 850
Line: 851
Line: 852
Line: 854
Line: 855
Line: 857
Line: 858
Line: 861
Line: 862
Line: 865
Line: 866
Line: 868
Line: 869
Line: 871
Line: 872
Line: 873
Line: 875
Line: 877
Line: 878
Line: 879
Line: 881
Line: 882
Line: 883
Line: 885
Line: 886
Line: 887
Line: 889
Line: 890
Line: 892
Line: 893
Line: 895
Line: 896
Line: 897
Line: 898
Line: 899
Line: 904
Line: 905
Line: 906
Line: 907
Line: 908
Line: 909
Line: 910
Line: 914
Line: 915
Line: 918
Line: 919
Line: 922
Line: 923
Line: 926
Line: 927
Line: 930
Line: 931
Line: 934
Line: 936
Line: 937
Line: 942
Line: 943
Line: 944
Line: 945
Line: 946
Line: 958
Line: 959
Line: 960
Line: 961
Line: 962
Line: 963
Line: 964
Line: 965
Line: 966
Line: 970
Line: 971
Line: 972
Line: 973
Line: 974
Line: 975
Line: 976
Line: 980
Line: 981
Line: 982
Line: 983
Line: 984
Line: 985
Line: 987
Line: 988
Line: 989
Line: 990
Line: 991
Line: 995
Line: 996
Line: 997
Line: 998
Line: 999
Line: 1000
Line: 1001
Line: 1002
Line: 1004
Line: 1005
Line: 1006
Line: 1007
Line: 1011
Line: 1012
Line: 1013
Line: 1014
Line: 1023
Line: 1024
Line: 1025
Line: 1026
Line: 1027
Line: 1028
Line: 1036
Line: 1043
Line: 1044
Line: 1045
Line: 1046
Line: 1048
Line: 1049
Line: 1050
Line: 1051
Line: 1052
Line: 1060
Line: 1061
File coverage: 42.1%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:759:  Missing models
Line: 759
Line: 761
Line: 762
Line: 763
Line: 764
Line: 768
Line: 770
Line: 771
Line: 772
Line: 774
Line: 775
Line: 777
Line: 782
Line: 784
Line: 785
Line: 846
Line: 848
Line: 849
Line: 850
Line: 852
Line: 853
Line: 854
Line: 968
Line: 969
Line: 1047
Line: 1048
Line: 1049
Line: 1050
Line: 1051
Line: 1060
Line: 1061
Line: 1063
Line: 1064
Line: 1066
Line: 1067
Line: 1068
Line: 1069
Line: 1070
Line: 1074
Line: 1088
Line: 1089
Line: 1090
Line: 1092
Line: 1093
Line: 1095
Line: 1096
Line: 1098
Line: 1099
Line: 1100
Line: 1101
Line: 1102
Line: 1103
Line: 1104
Line: 1108
Line: 1109
Line: 1111
Line: 1112
Line: 1132
Line: 1133
Line: 1136
Line: 1137
Line: 1139
Line: 1140
Line: 1141
Line: 1142
Line: 1143
Line: 1147
File coverage: 90.9%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:269:  Missing models
Line: 269
Line: 270
Line: 271
Line: 272
Line: 273
Line: 274
Line: 275
Line: 276
Line: 278
Line: 279
Line: 280
Line: 281
Line: 282
Line: 283
Line: 284
Line: 285
Line: 286
Line: 287
Line: 288
Line: 289
Line: 292
File coverage: 95%


../src/lowrisc_prim_abstract_flash_0/prim_flash.sv:13:  Missing models
Line: 13
File coverage: 96.6%


../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_core.sv:184:  Missing models
Line: 184
Line: 185
File coverage: 98.5%


../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_rd.sv:181:  Missing models
Line: 181
Line: 182
Line: 265
Line: 267
Line: 268
Line: 269
File coverage: 95.5%


../src/lowrisc_ip_hmac_0.1/rtl/sha2.sv:84:  Missing models
Line: 84
Line: 99
File coverage: 98.9%


../src/lowrisc_ip_hmac_0.1/rtl/hmac.sv:516:  Missing models
Line: 516
File coverage: 99.7%


../src/lowrisc_ip_nmi_gen_0.1/rtl/nmi_gen.sv:11:  Missing models
Line: 11
Line: 115
File coverage: 97.4%


../src/lowrisc_ip_padctrl_component_0.1/rtl/padring.sv:103:  Missing models
Line: 103
Line: 104
Line: 105
Line: 107
Line: 108
Line: 109
Line: 110
Line: 111
Line: 114
Line: 115
Line: 116
Line: 117
Line: 119
Line: 120
Line: 121
Line: 122
Line: 123
Line: 126
Line: 127
Line: 128
Line: 129
Line: 130
Line: 131
Line: 132
Line: 133
Line: 134
Line: 135
Line: 136
Line: 155
Line: 156
Line: 157
Line: 159
Line: 160
Line: 161
Line: 162
Line: 163
Line: 166
Line: 167
Line: 168
Line: 169
Line: 171
Line: 172
Line: 173
Line: 174
Line: 175
Line: 178
Line: 179
Line: 180
Line: 181
Line: 182
Line: 183
Line: 184
Line: 185
Line: 186
Line: 187
Line: 188
File coverage: 56.9%


../src/lowrisc_ip_padctrl_component_0.1/rtl/padctrl.sv:40:  Missing models
Line: 40
Line: 42
Line: 43
Line: 45
File coverage: 91.1%


../src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux.sv:194:  Missing models
Line: 194
Line: 195
Line: 196
Line: 215
Line: 216
Line: 222
Line: 223
Line: 262
Line: 263
File coverage: 94%


../src/lowrisc_ip_rv_plic_component_0.1/rtl/rv_plic_target.sv:75:  Missing models
Line: 75
Line: 76
Line: 77
Line: 78
Line: 105
Line: 106
File coverage: 89.1%

Overall coverage: 97.2%

Ordered coverage:
../src/lowrisc_prim_diff_decode_0/rtl/prim_diff_decode.sv:45: 31.4% 
../src/lowrisc_ip_aes_0.6/rtl/aes_sbox.sv:21: 36.1% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:388: 42.1% 
../src/lowrisc_prim_all_0.1/rtl/prim_present.sv:58: 45.8% 
../src/lowrisc_prim_generic_rom_0/rtl/prim_generic_rom.sv:21: 53.6% 
../src/lowrisc_ip_padctrl_component_0.1/rtl/padring.sv:103: 56.9% 
../src/lowrisc_ibex_ibex_icache_0.1/rtl/ibex_icache.sv:268: 59.6% 
../src/lowrisc_prim_xilinx_clock_mux2_0/rtl/prim_xilinx_clock_mux2.sv:18: 60% 
../src/lowrisc_prim_xilinx_clock_gating_0/rtl/prim_xilinx_clock_gating.sv:13: 62.5% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:78: 63.9% 
../src/lowrisc_prim_ram_1p_adv_0.1/rtl/prim_ram_1p_adv.sv:117: 66.4% 
../src/lowrisc_prim_ram_2p_async_adv_0.1/rtl/prim_ram_2p_async_adv.sv:190: 69.3% 
../src/lowrisc_dv_dpi_dmidpi_0.1/dmidpi.sv:24: 69.4% 
../src/lowrisc_dv_dpi_jtagdpi_0.1/jtagdpi.sv:20: 71.4% 
../src/lowrisc_prim_all_0.1/rtl/prim_prince.sv:63: 71.4% 
../src/lowrisc_prim_all_0.1/rtl/prim_subreg.sv:36: 72.1% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:118: 72.9% 
../src/lowrisc_prim_all_0.1/rtl/prim_clock_inverter.sv:23: 73.3% 
../src/lowrisc_prim_abstract_pad_wrapper_0/prim_pad_wrapper.sv:13: 73.7% 
../src/lowrisc_prim_all_0.1/rtl/prim_arbiter_tree.sv:50: 74.7% 
../src/lowrisc_dv_dpi_gpiodpi_0.1/gpiodpi.sv:6: 75.6% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:248: 76% 
../src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv:13: 76.9% 
../src/lowrisc_prim_abstract_clock_mux2_0/prim_clock_mux2.sv:13: 76.9% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_register_file_ff.sv:67: 78.3% 
../src/lowrisc_dv_dpi_spidpi_0.1/spidpi.sv:12: 78.8% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:157: 79.2% 
../src/lowrisc_prim_generic_ram_1p_0/rtl/prim_generic_ram_1p.sv:25: 79.4% 
../src/lowrisc_prim_xilinx_pad_wrapper_0/rtl/prim_xilinx_pad_wrapper.sv:37: 80% 
../src/lowrisc_prim_all_0.1/rtl/prim_sram_arbiter.sv:78: 84.7% 
../src/lowrisc_dv_dpi_usbdpi_0.1/usbdpi.sv:28: 86% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_dummy_instr.sv:61: 87.3% 
../src/lowrisc_prim_all_0.1/rtl/prim_arbiter_ppc.sv:52: 87.5% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:340: 88.1% 
../src/lowrisc_ip_rv_plic_component_0.1/rtl/rv_plic_target.sv:75: 89.1% 
../src/lowrisc_prim_generic_ram_2p_0/rtl/prim_generic_ram_2p.sv:36: 89.8% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:948: 89.9% 
../src/lowrisc_tlul_socket_m1_0.1/rtl/tlul_socket_m1.sv:65: 90.1% 
../src/lowrisc_dv_dpi_uartdpi_0.1/uartdpi.sv:19: 90.2% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:759: 90.9% 
../src/lowrisc_ip_padctrl_component_0.1/rtl/padctrl.sv:40: 91.1% 
../src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux.sv:194: 94% 
../src/lowrisc_dv_pins_if_0/pins_if.sv:76: 94.4% 
../src/lowrisc_prim_abstract_rom_0/prim_rom.sv:13: 94.4% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:269: 95% 
../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_rd.sv:181: 95.5% 
../src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv:13: 95.7% 
../src/lowrisc_prim_all_0.1/rtl/prim_packer.sv:56: 96.5% 
../src/lowrisc_prim_abstract_flash_0/prim_flash.sv:13: 96.6% 
../src/lowrisc_prim_abstract_ram_2p_0/prim_ram_2p.sv:13: 96.7% 
../src/lowrisc_systems_top_earlgrey_0.1/rtl/autogen/top_earlgrey_pkg.sv:26: 97.1% 
../src/lowrisc_prim_all_0.1/rtl/prim_lfsr.sv:305: 97.2% 
../src/lowrisc_ip_nmi_gen_0.1/rtl/nmi_gen.sv:11: 97.4% 
../src/lowrisc_prim_all_0.1/rtl/prim_alert_receiver.sv:34: 97.6% 
../src/lowrisc_prim_all_0.1/rtl/prim_fifo_sync.sv:146: 97.8% 
../src/lowrisc_prim_all_0.1/rtl/prim_alert_sender.sv:31: 98% 
../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_core.sv:184: 98.5% 
../src/lowrisc_prim_all_0.1/rtl/prim_keccak.sv:62: 98.5% 
../src/lowrisc_ip_hmac_0.1/rtl/sha2.sv:84: 98.9% 
../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_mem.sv:206: 99.3% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:152: 99.4% 
../src/lowrisc_tlul_adapter_sram_0.1/rtl/tlul_adapter_sram.sv:206: 99.4% 
../src/lowrisc_ip_rv_dm_0.1/rtl/rv_dm.sv:102: 99.6% 
../src/lowrisc_ip_hmac_0.1/rtl/hmac.sv:516: 99.7% 
