0.6
2018.1
Apr  4 2018
18:43:17
/home/udagawa/projects/FPGA/Vivado/UPDOWN/T_COUNT4.v,1525169301,verilog,,,,TEST_COUNT4,,,,,,,,
/home/udagawa/projects/FPGA/Vivado/UPDOWN/UPDOWN.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
