-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity case_3_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m27_10_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    in_data_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_4_ce0 : OUT STD_LOGIC;
    in_data_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_14_ce0 : OUT STD_LOGIC;
    in_data_14_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_6_ce0 : OUT STD_LOGIC;
    in_data_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_2_ce0 : OUT STD_LOGIC;
    in_data_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_scalar_load_2_cast31 : IN STD_LOGIC_VECTOR (3 downto 0);
    sext_ln205 : IN STD_LOGIC_VECTOR (8 downto 0);
    empty : IN STD_LOGIC_VECTOR (5 downto 0);
    sext_ln22_2 : IN STD_LOGIC_VECTOR (3 downto 0);
    conv3_i_i4798204_phi_reload : IN STD_LOGIC_VECTOR (8 downto 0);
    conv3_i12_i180886 : IN STD_LOGIC_VECTOR (12 downto 0);
    m93_cast : IN STD_LOGIC_VECTOR (9 downto 0);
    m27_13_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    m27_13_out_ap_vld : OUT STD_LOGIC;
    mul_i2259_phi_out : OUT STD_LOGIC_VECTOR (6 downto 0);
    mul_i2259_phi_out_ap_vld : OUT STD_LOGIC;
    p_phi22_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_phi22_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of case_3_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv8_40 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln192_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal m93_cast_cast_fu_237_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal m93_cast_cast_reg_611 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln22_2_cast_fu_241_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln22_2_cast_reg_616 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln205_cast_fu_245_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln205_cast_reg_621 : STD_LOGIC_VECTOR (12 downto 0);
    signal in_scalar_load_2_cast31_cast_fu_249_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal in_scalar_load_2_cast31_cast_reg_626 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv3_i_i4798204_phi_reload_cast7_fu_253_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal conv3_i_i4798204_phi_reload_cast7_reg_631 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln192_reg_636 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln192_reg_636_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln192_reg_636_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln192_reg_636_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln192_reg_636_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln194_fu_336_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln194_reg_640 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln194_reg_640_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln194_reg_640_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal in_data_2_load_reg_652 : STD_LOGIC_VECTOR (7 downto 0);
    signal in_data_2_load_reg_652_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal in_data_2_load_reg_652_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln202_fu_376_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln202_reg_657 : STD_LOGIC_VECTOR (6 downto 0);
    signal m94_fu_388_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal m94_reg_667 : STD_LOGIC_VECTOR (6 downto 0);
    signal m94_reg_667_pp0_iter3_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal m94_reg_667_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal m101_fu_396_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal m101_reg_672 : STD_LOGIC_VECTOR (5 downto 0);
    signal m101_reg_672_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal in_data_6_load_reg_692 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln214_4_fu_454_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln214_4_reg_703 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln214_5_fu_460_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln214_5_reg_708 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln214_8_fu_517_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln214_8_reg_713 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_phi22_fu_92 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal mul_i2259_phi_fu_96 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal m27_fu_100 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal m27_6_fu_529_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal i_n8_2_fu_104 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln194_fu_341_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_i_n8_2_load : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten64_fu_108 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal select_ln193_fu_353_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_indvar_flatten64_load : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten82_fu_112 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln192_fu_286_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_indvar_flatten82_load : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal in_data_2_ce0_local : STD_LOGIC;
    signal in_data_6_ce0_local : STD_LOGIC;
    signal in_data_4_ce0_local : STD_LOGIC;
    signal in_data_14_ce0_local : STD_LOGIC;
    signal icmp_ln193_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln194_fu_310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln22_fu_304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln22_fu_316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln22_fu_322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln22_fu_328_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln193_fu_347_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln202_fu_376_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln202_fu_383_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln202_fu_383_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln212_fu_392_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal m90_fu_423_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal m90_fu_423_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal m90_fu_423_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal m96_fu_439_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal m96_fu_439_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln202_fu_433_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln212_fu_448_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln214_fu_451_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln201_fu_429_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln214_fu_469_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_552_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln214_2_fu_477_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln214_2_fu_477_p2 : signal is "no";
    signal sext_ln214_6_fu_481_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln214_2_fu_473_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln214_4_fu_494_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln205_2_fu_466_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln214_6_fu_497_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln214_5_fu_503_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln214_3_fu_491_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln214_7_fu_507_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln214_7_fu_513_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln214_3_fu_485_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln214_8_fu_526_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_552_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component case_3_mul_7s_4s_11_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component case_3_mul_5s_5s_5_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component case_3_mul_9s_8s_13_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component case_3_mac_muladd_6s_4s_13s_14_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component case_3_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_7s_4s_11_1_1_U62 : component case_3_mul_7s_4s_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 4,
        dout_WIDTH => 11)
    port map (
        din0 => trunc_ln202_reg_657,
        din1 => mul_ln202_fu_383_p1,
        dout => mul_ln202_fu_383_p2);

    mul_5s_5s_5_1_1_U63 : component case_3_mul_5s_5s_5_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => m90_fu_423_p0,
        din1 => m90_fu_423_p1,
        dout => m90_fu_423_p2);

    mul_9s_8s_13_1_1_U64 : component case_3_mul_9s_8s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 8,
        dout_WIDTH => 13)
    port map (
        din0 => m96_fu_439_p0,
        din1 => in_data_6_load_reg_692,
        dout => m96_fu_439_p2);

    mac_muladd_6s_4s_13s_14_4_1_U65 : component case_3_mac_muladd_6s_4s_13s_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 6,
        din1_WIDTH => 4,
        din2_WIDTH => 13,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => m101_fu_396_p2,
        din1 => grp_fu_552_p1,
        din2 => m96_fu_439_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_552_p3);

    flow_control_loop_pipe_sequential_init_U : component case_3_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    i_n8_2_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln192_fu_280_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_n8_2_fu_104 <= add_ln194_fu_341_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_n8_2_fu_104 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten64_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln192_fu_280_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten64_fu_108 <= select_ln193_fu_353_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten64_fu_108 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten82_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln192_fu_280_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten82_fu_112 <= add_ln192_fu_286_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten82_fu_112 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    m27_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    m27_fu_100 <= m27_10_reload;
                elsif ((ap_enable_reg_pp0_iter6 = ap_const_logic_1)) then 
                    m27_fu_100 <= m27_6_fu_529_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln214_4_reg_703 <= add_ln214_4_fu_454_p2;
                add_ln214_5_reg_708 <= add_ln214_5_fu_460_p2;
                add_ln214_8_reg_713 <= add_ln214_8_fu_517_p2;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                icmp_ln192_reg_636_pp0_iter2_reg <= icmp_ln192_reg_636_pp0_iter1_reg;
                icmp_ln192_reg_636_pp0_iter3_reg <= icmp_ln192_reg_636_pp0_iter2_reg;
                icmp_ln192_reg_636_pp0_iter4_reg <= icmp_ln192_reg_636_pp0_iter3_reg;
                in_data_2_load_reg_652_pp0_iter2_reg <= in_data_2_load_reg_652;
                in_data_2_load_reg_652_pp0_iter3_reg <= in_data_2_load_reg_652_pp0_iter2_reg;
                in_data_6_load_reg_692 <= in_data_6_q0;
                m101_reg_672 <= m101_fu_396_p2;
                m101_reg_672_pp0_iter3_reg <= m101_reg_672;
                m94_reg_667 <= m94_fu_388_p1;
                m94_reg_667_pp0_iter3_reg <= m94_reg_667;
                m94_reg_667_pp0_iter4_reg <= m94_reg_667_pp0_iter3_reg;
                    zext_ln194_reg_640_pp0_iter2_reg(3 downto 0) <= zext_ln194_reg_640_pp0_iter1_reg(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                conv3_i_i4798204_phi_reload_cast7_reg_631 <= conv3_i_i4798204_phi_reload_cast7_fu_253_p1;
                icmp_ln192_reg_636 <= icmp_ln192_fu_280_p2;
                icmp_ln192_reg_636_pp0_iter1_reg <= icmp_ln192_reg_636;
                in_data_2_load_reg_652 <= in_data_2_q0;
                in_scalar_load_2_cast31_cast_reg_626 <= in_scalar_load_2_cast31_cast_fu_249_p1;
                m93_cast_cast_reg_611 <= m93_cast_cast_fu_237_p1;
                sext_ln205_cast_reg_621 <= sext_ln205_cast_fu_245_p1;
                sext_ln22_2_cast_reg_616 <= sext_ln22_2_cast_fu_241_p1;
                trunc_ln202_reg_657 <= trunc_ln202_fu_376_p1;
                    zext_ln194_reg_640(3 downto 0) <= zext_ln194_fu_336_p1(3 downto 0);
                    zext_ln194_reg_640_pp0_iter1_reg(3 downto 0) <= zext_ln194_reg_640(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                mul_i2259_phi_fu_96 <= m94_fu_388_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                p_phi22_fu_92 <= in_data_6_q0;
            end if;
        end if;
    end process;
    zext_ln194_reg_640(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln194_reg_640_pp0_iter1_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln194_reg_640_pp0_iter2_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln192_fu_286_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten82_load) + unsigned(ap_const_lv10_1));
    add_ln193_fu_347_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten64_load) + unsigned(ap_const_lv8_1));
    add_ln194_fu_341_p2 <= std_logic_vector(unsigned(select_ln22_fu_328_p3) + unsigned(ap_const_lv4_1));
    add_ln214_2_fu_477_p2 <= std_logic_vector(signed(grp_fu_552_p3) + signed(m93_cast_cast_reg_611));
    add_ln214_3_fu_485_p2 <= std_logic_vector(signed(sext_ln214_6_fu_481_p1) + signed(sext_ln214_2_fu_473_p1));
    add_ln214_4_fu_454_p2 <= std_logic_vector(signed(sext_ln202_fu_433_p1) + signed(sext_ln212_fu_448_p1));
    add_ln214_5_fu_460_p2 <= std_logic_vector(signed(sext_ln214_fu_451_p1) + signed(sext_ln201_fu_429_p1));
    add_ln214_6_fu_497_p2 <= std_logic_vector(signed(sext_ln214_4_fu_494_p1) + signed(sext_ln205_2_fu_466_p1));
    add_ln214_7_fu_507_p2 <= std_logic_vector(signed(sext_ln214_5_fu_503_p1) + signed(sext_ln214_3_fu_491_p1));
    add_ln214_8_fu_517_p2 <= std_logic_vector(signed(sext_ln214_7_fu_513_p1) + signed(add_ln214_3_fu_485_p2));
    add_ln214_fu_469_p2 <= std_logic_vector(signed(conv3_i_i4798204_phi_reload_cast7_reg_631) + signed(conv3_i12_i180886));
    and_ln22_fu_316_p2 <= (xor_ln22_fu_304_p2 and icmp_ln194_fu_310_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln192_fu_280_p2)
    begin
        if (((icmp_ln192_fu_280_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter5_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_n8_2_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_n8_2_fu_104)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_n8_2_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i_n8_2_load <= i_n8_2_fu_104;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten64_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten64_fu_108)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten64_load <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_indvar_flatten64_load <= indvar_flatten64_fu_108;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten82_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten82_fu_112)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten82_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_indvar_flatten82_load <= indvar_flatten82_fu_112;
        end if; 
    end process;

        conv3_i_i4798204_phi_reload_cast7_fu_253_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv3_i_i4798204_phi_reload),13));

    grp_fu_552_p1 <= sext_ln22_2_cast_reg_616(4 - 1 downto 0);
    icmp_ln192_fu_280_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten82_load = ap_const_lv10_200) else "0";
    icmp_ln193_fu_298_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten64_load = ap_const_lv8_40) else "0";
    icmp_ln194_fu_310_p2 <= "1" when (ap_sig_allocacmp_i_n8_2_load = ap_const_lv4_8) else "0";
    in_data_14_address0 <= zext_ln194_reg_640_pp0_iter2_reg(4 - 1 downto 0);
    in_data_14_ce0 <= in_data_14_ce0_local;

    in_data_14_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            in_data_14_ce0_local <= ap_const_logic_1;
        else 
            in_data_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    in_data_2_address0 <= zext_ln194_fu_336_p1(4 - 1 downto 0);
    in_data_2_ce0 <= in_data_2_ce0_local;

    in_data_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_data_2_ce0_local <= ap_const_logic_1;
        else 
            in_data_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    in_data_4_address0 <= zext_ln194_reg_640_pp0_iter2_reg(4 - 1 downto 0);
    in_data_4_ce0 <= in_data_4_ce0_local;

    in_data_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            in_data_4_ce0_local <= ap_const_logic_1;
        else 
            in_data_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    in_data_6_address0 <= zext_ln194_reg_640_pp0_iter1_reg(4 - 1 downto 0);
    in_data_6_ce0 <= in_data_6_ce0_local;

    in_data_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            in_data_6_ce0_local <= ap_const_logic_1;
        else 
            in_data_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

        in_scalar_load_2_cast31_cast_fu_249_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(in_scalar_load_2_cast31),11));

    m101_fu_396_p2 <= std_logic_vector(unsigned(trunc_ln212_fu_392_p1) + unsigned(empty));
    m27_13_out <= m27_fu_100;

    m27_13_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln192_reg_636_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (icmp_ln192_reg_636_pp0_iter4_reg = ap_const_lv1_1))) then 
            m27_13_out_ap_vld <= ap_const_logic_1;
        else 
            m27_13_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    m27_6_fu_529_p2 <= std_logic_vector(unsigned(m27_fu_100) + unsigned(sext_ln214_8_fu_526_p1));
    m90_fu_423_p0 <= in_data_14_q0(5 - 1 downto 0);
    m90_fu_423_p1 <= in_data_4_q0(5 - 1 downto 0);
        m93_cast_cast_fu_237_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m93_cast),14));

    m94_fu_388_p1 <= mul_ln202_fu_383_p2(7 - 1 downto 0);
    m96_fu_439_p0 <= sext_ln205_cast_reg_621(9 - 1 downto 0);
    mul_i2259_phi_out <= mul_i2259_phi_fu_96;

    mul_i2259_phi_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln192_reg_636_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (icmp_ln192_reg_636_pp0_iter4_reg = ap_const_lv1_1))) then 
            mul_i2259_phi_out_ap_vld <= ap_const_logic_1;
        else 
            mul_i2259_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln202_fu_383_p1 <= in_scalar_load_2_cast31_cast_reg_626(4 - 1 downto 0);
    or_ln22_fu_322_p2 <= (icmp_ln193_fu_298_p2 or and_ln22_fu_316_p2);
    p_phi22_out <= p_phi22_fu_92;

    p_phi22_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln192_reg_636_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (icmp_ln192_reg_636_pp0_iter4_reg = ap_const_lv1_1))) then 
            p_phi22_out_ap_vld <= ap_const_logic_1;
        else 
            p_phi22_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln193_fu_353_p3 <= 
        ap_const_lv8_1 when (icmp_ln193_fu_298_p2(0) = '1') else 
        add_ln193_fu_347_p2;
    select_ln22_fu_328_p3 <= 
        ap_const_lv4_0 when (or_ln22_fu_322_p2(0) = '1') else 
        ap_sig_allocacmp_i_n8_2_load;
        sext_ln201_fu_429_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m90_fu_423_p2),7));

        sext_ln202_fu_433_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(in_data_6_load_reg_692),9));

        sext_ln205_2_fu_466_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m94_reg_667_pp0_iter4_reg),8));

        sext_ln205_cast_fu_245_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln205),13));

        sext_ln212_fu_448_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(in_data_2_load_reg_652_pp0_iter3_reg),9));

        sext_ln214_2_fu_473_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln214_fu_469_p2),15));

        sext_ln214_3_fu_491_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln214_4_reg_703),10));

        sext_ln214_4_fu_494_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln214_5_reg_708),8));

        sext_ln214_5_fu_503_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln214_6_fu_497_p2),10));

        sext_ln214_6_fu_481_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln214_2_fu_477_p2),15));

        sext_ln214_7_fu_513_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln214_7_fu_507_p2),15));

        sext_ln214_8_fu_526_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln214_8_reg_713),16));

        sext_ln214_fu_451_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m101_reg_672_pp0_iter3_reg),7));

        sext_ln22_2_cast_fu_241_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln22_2),10));

    trunc_ln202_fu_376_p0 <= in_data_2_q0;
    trunc_ln202_fu_376_p1 <= trunc_ln202_fu_376_p0(7 - 1 downto 0);
    trunc_ln212_fu_392_p1 <= mul_ln202_fu_383_p2(6 - 1 downto 0);
    xor_ln22_fu_304_p2 <= (icmp_ln193_fu_298_p2 xor ap_const_lv1_1);
    zext_ln194_fu_336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln22_fu_328_p3),64));
end behav;
