FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$FRONTPORTS$I2$TTLTOECLIN";
2"UN$1$FRONTPORTS$I2$LVDSTOECLINP";
3"UN$1$FRONTPORTS$I2$LVDSTOECLINN";
4"UN$1$FRONTPORTS$I2$NIMTOECLIN";
5"UN$1$FRONTPORTS$I2$ECLTOTTLIN";
6"UN$1$FRONTPORTS$I2$ECLTOLVDSIN";
7"UN$1$FRONTPORTS$I2$ECLTONIMIN";
8"UN$1$FRONTPORTS$I2$NIMTOECLOUT";
9"UN$1$FRONTPORTS$I2$ECLTOTTLOUT";
10"UN$1$FRONTPORTS$I2$ECLTOLVDSOUTP";
11"UN$1$FRONTPORTS$I2$ECLTOLVDSOUTN";
12"UN$1$FRONTPORTS$I2$ECLTONIMOUT";
13"UN$1$FRONTPORTS$I2$TTLTOECLOUT";
14"UN$1$FRONTPORTS$I2$LVDSTOECLOUT";
%"TUBII_PCB"
"1","(-200,2400)","0","tubii_tk2_lib","I1";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"LVDS_TO_ECL_OUT"
VHDL_MODE"OUT"14;
"TTL_TO_ECL_OUT"
VHDL_MODE"OUT"13;
"ECL_TO_NIM_OUT"
VHDL_MODE"OUT"12;
"ECL_TO_LVDS_OUT_N \B"
VHDL_MODE"OUT"11;
"ECL_TO_LVDS_OUT_P"
VHDL_MODE"OUT"10;
"ECL_TO_TTL_OUT"
VHDL_MODE"OUT"9;
"NIM_TO_ECL_OUT"
VHDL_MODE"OUT"8;
"ECL_TO_NIM_IN"
VHDL_MODE"IN"7;
"ECL_TO_LVDS_IN"
VHDL_MODE"IN"6;
"ECL_TO_TTL_IN"
VHDL_MODE"IN"5;
"NIM_TO_ECL_IN"
VHDL_MODE"IN"4;
"LVDS_TO_ECL_IN_N \B"
VHDL_MODE"IN"3;
"LVDS_TO_ECL_IN_P"
VHDL_MODE"IN"2;
"TTL_TO_ECL_IN"
VHDL_MODE"IN"1;
%"FRONT_PORTS"
"1","(-3400,2300)","0","tubii_tk2_lib","I2";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"LVDS_TO_ECL_OUT"
VHDL_MODE"IN"14;
"TTL_TO_ECL_OUT"
VHDL_MODE"IN"13;
"ECL_TO_NIM_OUT"
VHDL_MODE"IN"12;
"ECL_TO_LVDS_OUT_N \B"
VHDL_MODE"IN"11;
"ECL_TO_LVDS_OUT_P"
VHDL_MODE"IN"10;
"ECL_TO_TTL_OUT"
VHDL_MODE"IN"9;
"NIM_TO_ECL_OUT"
VHDL_MODE"IN"8;
"ECL_TO_NIM_IN"
VHDL_MODE"OUT"7;
"ECL_TO_LVDS_IN"
VHDL_MODE"OUT"6;
"ECL_TO_TTL_IN"
VHDL_MODE"OUT"5;
"NIM_TO_ECL_IN"
VHDL_MODE"OUT"4;
"LVDS_TO_ECL_IN_N \B"
VHDL_MODE"OUT"3;
"LVDS_TO_ECL_IN_P"
VHDL_MODE"OUT"2;
"TTL_TO_ECL_IN"
VHDL_MODE"OUT"1;
%"BACK_PORTS"
"1","(3000,2300)","0","tubii_tk2_lib","I3";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
END.
