{
		"PDK": "gf180mcuD",
	"DESIGN_NAME": "user_project_wrapper",
	"STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/user_project_wrapper.v",
        "dir::../../verilog/rtl/ppcpu/rtl/top.v"
    ],
    "CLOCK_PERIOD": 24,
    "CLOCK_PORT": "user_clock2",
    "CLOCK_NET": "mprj.user_clock2",
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "VERILOG_INCLUDE_DIRS": ["dir::../../verilog/rtl/ppcpu/rtl/"],
    
    "VERILOG_FILES_BLACKBOX": [
        "dir::../../verilog/gl/core0.v",
        "dir::../../verilog/gl/core1.v",
        "dir::../../verilog/gl/interconnect_inner.v",
        "dir::../../verilog/gl/interconnect_outer.v",
        "dir::../../verilog/gl/dcache.v",
        "dir::../../verilog/gl/icache.v",
        "dir::../../verilog/gl/int_ram.v"
    ],
    "EXTRA_LEFS": [
        "dir::../../lef/core0.lef",
        "dir::../../lef/core1.lef",
        "dir::../../lef/dcache.lef",
        "dir::../../lef/icache.lef",
        "dir::../../lef/interconnect_inner.lef",
        "dir::../../lef/interconnect_outer.lef",
        "dir::../../lef/int_ram.lef"
    ], 
    "EXTRA_GDS_FILES": [
        "dir::../../gds/core0.gds",
        "dir::../../gds/core1.gds",
        "dir::../../gds/dcache.gds",
        "dir::../../gds/icache.gds",
        "dir::../../gds/interconnect_inner.gds",
        "dir::../../gds/interconnect_outer.gds",
        "dir::../../gds/int_ram.gds"
    ],
    "EXTRA_LIBS": [
        "dir::../../lib/core0.lib",
        "dir::../../lib/core1.lib",
        "dir::../../lib/dcache.lib",
        "dir::../../lib/icache.lib",
        "dir::../../lib/interconnect_inner.lib",
        "dir::../../lib/interconnect_outer.lib",
        "dir::../../lib/int_ram.lib"
    ],
    "FP_PDN_MACRO_HOOKS": [
        "mprj/core0 vdd vss vccd1 vssd1,",
        "mprj/core1 vdd vss vccd1 vssd1,",
        "mprj/dcache vdd vss vccd1 vssd1,",
        "mprj/icache_0 vdd vss vccd1 vssd1,",
        "mprj/icache_1 vdd vss vccd1 vssd1,",
        "mprj/interconnect_inner vdd vss vccd1 vssd1,",
        "mprj/interconnect_outer vdd vss vccd1 vssd1,",
        "mprj/int_ram vdd vss vccd1 vssd1"
    ],
    "RUN_IRDROP_REPORT": 0,
	"QUIT_ON_SYNTH_CHECKS": 0,
	"FP_PDN_CHECK_NODES": 0,
	"SYNTH_ELABORATE_ONLY": 1,
	"PL_RANDOM_GLB_PLACEMENT": 1,
	"PL_RESIZER_DESIGN_OPTIMIZATIONS": 0,
	"PL_RESIZER_TIMING_OPTIMIZATIONS": 0,
	"GLB_RESIZER_DESIGN_OPTIMIZATIONS": 0,
	"GLB_RESIZER_TIMING_OPTIMIZATIONS": 0,
	"PL_RESIZER_BUFFER_INPUT_PORTS": 0,
	"FP_PDN_ENABLE_RAILS": 0,
	"GRT_REPAIR_ANTENNAS": 0,
	"DIODE_INSERTION_STRATEGY": 0,
	"DIODE_ON_PORTS": "None",
	"RUN_HEURISTIC_DIODE_INSERTION": 0,
	"RUN_FILL_INSERTION": 0,
	"RUN_TAP_DECAP_INSERTION": 0,
	"RUN_CTS": 0,
	"MAGIC_ZEROIZE_ORIGIN": 0,
	"FP_SIZING": "absolute",
	"DIE_AREA": "0 0 2980.2 2980.2",
	"CORE_AREA": "12 12 2968.2 2968.2",
	"RUN_CVC": 0,
	"FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
	"UNIT": 2.4,
	"FP_IO_VEXTEND": "expr::2 * $UNIT",
	"FP_IO_HEXTEND": "expr::2 * $UNIT",
	"FP_IO_VLENGTH": "expr::$UNIT",
	"FP_IO_HLENGTH": "expr::$UNIT",
	"FP_IO_VTHICKNESS_MULT": 4,
	"FP_IO_HTHICKNESS_MULT": 4,
	"FP_PDN_CORE_RING": 1,
	"FP_PDN_CORE_RING_VWIDTH": 3.1,
	"FP_PDN_CORE_RING_HWIDTH": 3.1,
	"FP_PDN_CORE_RING_VOFFSET": 14,
	"FP_PDN_CORE_RING_HOFFSET": 16,
	"FP_PDN_CORE_RING_VSPACING": 1.7,
	"FP_PDN_CORE_RING_HSPACING": 1.7,
	"FP_PDN_HOFFSET": 5,
	"FP_PDN_HPITCH_MULT": 1,
	"FP_PDN_HPITCH": "expr::60 + $FP_PDN_HPITCH_MULT * 30",
	"FP_PDN_VWIDTH": 3.1,
	"FP_PDN_HWIDTH": 3.1,
	"FP_PDN_VSPACING": "expr::5 * $FP_PDN_CORE_RING_VWIDTH",
	"FP_PDN_HSPACING": 26.9,
	"VDD_NETS": [
		"vdd"
	],
	"GND_NETS": [
		"vss"
	],
	"SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
	"RUN_LINTER": 0,
	"FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper.def",
    "BASE_SDC_FILE": "dir::base_user_project_wrapper.sdc",
    "SIGNOFF_SDC_FILE": "dir::signoff.sdc"
}
