#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x14fe74730 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14fe73940 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x14fec9490_0 .net "active", 0 0, L_0x14fed2810;  1 drivers
v0x14fec9540_0 .var "clk", 0 0;
v0x14fec9650_0 .var "clk_enable", 0 0;
v0x14fec96e0_0 .net "data_address", 31 0, v0x14fec7270_0;  1 drivers
v0x14fec9770_0 .net "data_read", 0 0, L_0x14fed1f70;  1 drivers
v0x14fec9800_0 .var "data_readdata", 31 0;
v0x14fec9890_0 .net "data_write", 0 0, L_0x14fed18e0;  1 drivers
v0x14fec9920_0 .net "data_writedata", 31 0, v0x14febff10_0;  1 drivers
v0x14fec99f0_0 .net "instr_address", 31 0, L_0x14fed2940;  1 drivers
v0x14fec9b00_0 .var "instr_readdata", 31 0;
v0x14fec9b90_0 .net "register_v0", 31 0, L_0x14fed01b0;  1 drivers
v0x14fec9c60_0 .var "reset", 0 0;
S_0x14fe76640 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x14fe73940;
 .timescale 0 0;
v0x14feb2e20_0 .var "ex_imm", 31 0;
v0x14febcbd0_0 .var "expected", 31 0;
v0x14febcc70_0 .var "i", 4 0;
v0x14febcd20_0 .var "imm", 15 0;
v0x14febcdd0_0 .var "imm_instr", 31 0;
v0x14febcec0_0 .var "opcode", 5 0;
v0x14febcf70_0 .var "rs", 4 0;
v0x14febd020_0 .var "rt", 4 0;
v0x14febd0d0_0 .var "test", 31 0;
v0x14febd1e0_0 .var "test_imm", 15 0;
E_0x14fea6dc0 .event posedge, v0x14fec0280_0;
S_0x14febd290 .scope module, "dut" "mips_cpu_harvard" 3 138, 4 1 0, S_0x14fe73940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x14fecb300 .functor OR 1, L_0x14fecafb0, L_0x14fecb1c0, C4<0>, C4<0>;
L_0x14fecb3f0 .functor BUFZ 1, L_0x14fecaaa0, C4<0>, C4<0>, C4<0>;
L_0x14fecb780 .functor BUFZ 1, L_0x14fecabc0, C4<0>, C4<0>, C4<0>;
L_0x14fecb8d0 .functor AND 1, L_0x14fecaaa0, L_0x14fecba20, C4<1>, C4<1>;
L_0x14fecbbc0 .functor OR 1, L_0x14fecb8d0, L_0x14fecb940, C4<0>, C4<0>;
L_0x14fecbd00 .functor OR 1, L_0x14fecbbc0, L_0x14fecb6a0, C4<0>, C4<0>;
L_0x14fecbdf0 .functor OR 1, L_0x14fecbd00, L_0x14fecd090, C4<0>, C4<0>;
L_0x14fecbee0 .functor OR 1, L_0x14fecbdf0, L_0x14feccb70, C4<0>, C4<0>;
L_0x14fecca30 .functor AND 1, L_0x14fecc540, L_0x14fecc660, C4<1>, C4<1>;
L_0x14feccb70 .functor OR 1, L_0x14fecc2e0, L_0x14fecca30, C4<0>, C4<0>;
L_0x14fecd090 .functor AND 1, L_0x14fecc810, L_0x14feccd00, C4<1>, C4<1>;
L_0x14fecd610 .functor OR 1, L_0x14feccf30, L_0x14fecd2c0, C4<0>, C4<0>;
L_0x14feca850 .functor OR 1, L_0x14fecd9a0, L_0x14fecdc50, C4<0>, C4<0>;
L_0x14fece030 .functor AND 1, L_0x14fecb5a0, L_0x14feca850, C4<1>, C4<1>;
L_0x14fece1c0 .functor OR 1, L_0x14fecde10, L_0x14fece300, C4<0>, C4<0>;
L_0x14fecdfc0 .functor OR 1, L_0x14fece1c0, L_0x14fece5b0, C4<0>, C4<0>;
L_0x14fece710 .functor AND 1, L_0x14fecaaa0, L_0x14fecdfc0, C4<1>, C4<1>;
L_0x14fece3e0 .functor AND 1, L_0x14fecaaa0, L_0x14fece8d0, C4<1>, C4<1>;
L_0x14fecc950 .functor AND 1, L_0x14fecaaa0, L_0x14fece450, C4<1>, C4<1>;
L_0x14fecf320 .functor AND 1, v0x14fec7150_0, v0x14fec9190_0, C4<1>, C4<1>;
L_0x14fecf390 .functor AND 1, L_0x14fecf320, L_0x14fecbee0, C4<1>, C4<1>;
L_0x14fecf570 .functor OR 1, L_0x14feccb70, L_0x14fecd090, C4<0>, C4<0>;
L_0x14fed0220 .functor BUFZ 32, L_0x14fecfe50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14fed03d0 .functor BUFZ 32, L_0x14fed0100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14fed1230 .functor AND 1, v0x14fec9650_0, L_0x14fece710, C4<1>, C4<1>;
L_0x14fed1370 .functor AND 1, L_0x14fed1230, v0x14fec7150_0, C4<1>, C4<1>;
L_0x14fecfbb0 .functor AND 1, L_0x14fed1370, L_0x14fed1480, C4<1>, C4<1>;
L_0x14fed1870 .functor AND 1, v0x14fec7150_0, v0x14fec9190_0, C4<1>, C4<1>;
L_0x14fed18e0 .functor AND 1, L_0x14fed1870, L_0x14fecc070, C4<1>, C4<1>;
L_0x14fed15c0 .functor OR 1, L_0x14fed1790, L_0x14fed1ac0, C4<0>, C4<0>;
L_0x14fed1e00 .functor AND 1, L_0x14fed15c0, L_0x14fed16b0, C4<1>, C4<1>;
L_0x14fed1f70 .functor OR 1, L_0x14fecb6a0, L_0x14fed1e00, C4<0>, C4<0>;
L_0x14fed2810 .functor BUFZ 1, v0x14fec7150_0, C4<0>, C4<0>, C4<0>;
L_0x14fed2940 .functor BUFZ 32, v0x14fec71e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14fec22c0_0 .net *"_ivl_102", 31 0, L_0x14feccc60;  1 drivers
L_0x1400884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fec2350_0 .net *"_ivl_105", 25 0, L_0x1400884d8;  1 drivers
L_0x140088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fec23e0_0 .net/2u *"_ivl_106", 31 0, L_0x140088520;  1 drivers
v0x14fec2470_0 .net *"_ivl_108", 0 0, L_0x14fecc810;  1 drivers
v0x14fec2500_0 .net *"_ivl_111", 5 0, L_0x14fecce90;  1 drivers
L_0x140088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14fec25a0_0 .net/2u *"_ivl_112", 5 0, L_0x140088568;  1 drivers
v0x14fec2650_0 .net *"_ivl_114", 0 0, L_0x14feccd00;  1 drivers
v0x14fec26f0_0 .net *"_ivl_118", 31 0, L_0x14fecd220;  1 drivers
L_0x1400880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x14fec27a0_0 .net/2u *"_ivl_12", 5 0, L_0x1400880a0;  1 drivers
L_0x1400885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fec28b0_0 .net *"_ivl_121", 25 0, L_0x1400885b0;  1 drivers
L_0x1400885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14fec2960_0 .net/2u *"_ivl_122", 31 0, L_0x1400885f8;  1 drivers
v0x14fec2a10_0 .net *"_ivl_124", 0 0, L_0x14feccf30;  1 drivers
v0x14fec2ab0_0 .net *"_ivl_126", 31 0, L_0x14fecd3f0;  1 drivers
L_0x140088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fec2b60_0 .net *"_ivl_129", 25 0, L_0x140088640;  1 drivers
L_0x140088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14fec2c10_0 .net/2u *"_ivl_130", 31 0, L_0x140088688;  1 drivers
v0x14fec2cc0_0 .net *"_ivl_132", 0 0, L_0x14fecd2c0;  1 drivers
v0x14fec2d60_0 .net *"_ivl_136", 31 0, L_0x14fecd700;  1 drivers
L_0x1400886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fec2ef0_0 .net *"_ivl_139", 25 0, L_0x1400886d0;  1 drivers
L_0x140088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fec2f80_0 .net/2u *"_ivl_140", 31 0, L_0x140088718;  1 drivers
v0x14fec3030_0 .net *"_ivl_142", 0 0, L_0x14fecb5a0;  1 drivers
v0x14fec30d0_0 .net *"_ivl_145", 5 0, L_0x14fecdab0;  1 drivers
L_0x140088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14fec3180_0 .net/2u *"_ivl_146", 5 0, L_0x140088760;  1 drivers
v0x14fec3230_0 .net *"_ivl_148", 0 0, L_0x14fecd9a0;  1 drivers
v0x14fec32d0_0 .net *"_ivl_151", 5 0, L_0x14fecdd70;  1 drivers
L_0x1400887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x14fec3380_0 .net/2u *"_ivl_152", 5 0, L_0x1400887a8;  1 drivers
v0x14fec3430_0 .net *"_ivl_154", 0 0, L_0x14fecdc50;  1 drivers
v0x14fec34d0_0 .net *"_ivl_157", 0 0, L_0x14feca850;  1 drivers
L_0x1400880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x14fec3570_0 .net/2u *"_ivl_16", 5 0, L_0x1400880e8;  1 drivers
v0x14fec3620_0 .net *"_ivl_161", 1 0, L_0x14fece0e0;  1 drivers
L_0x1400887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x14fec36d0_0 .net/2u *"_ivl_162", 1 0, L_0x1400887f0;  1 drivers
v0x14fec3780_0 .net *"_ivl_164", 0 0, L_0x14fecde10;  1 drivers
L_0x140088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x14fec3820_0 .net/2u *"_ivl_166", 5 0, L_0x140088838;  1 drivers
v0x14fec38d0_0 .net *"_ivl_168", 0 0, L_0x14fece300;  1 drivers
v0x14fec2e00_0 .net *"_ivl_171", 0 0, L_0x14fece1c0;  1 drivers
L_0x140088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x14fec3b60_0 .net/2u *"_ivl_172", 5 0, L_0x140088880;  1 drivers
v0x14fec3bf0_0 .net *"_ivl_174", 0 0, L_0x14fece5b0;  1 drivers
v0x14fec3c80_0 .net *"_ivl_177", 0 0, L_0x14fecdfc0;  1 drivers
L_0x1400888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x14fec3d10_0 .net/2u *"_ivl_180", 5 0, L_0x1400888c8;  1 drivers
v0x14fec3db0_0 .net *"_ivl_182", 0 0, L_0x14fece8d0;  1 drivers
L_0x140088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x14fec3e50_0 .net/2u *"_ivl_186", 5 0, L_0x140088910;  1 drivers
v0x14fec3f00_0 .net *"_ivl_188", 0 0, L_0x14fece450;  1 drivers
L_0x140088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x14fec3fa0_0 .net/2u *"_ivl_196", 4 0, L_0x140088958;  1 drivers
v0x14fec4050_0 .net *"_ivl_199", 4 0, L_0x14fecea10;  1 drivers
v0x14fec4100_0 .net *"_ivl_20", 31 0, L_0x14fecae10;  1 drivers
v0x14fec41b0_0 .net *"_ivl_201", 4 0, L_0x14fecefd0;  1 drivers
v0x14fec4260_0 .net *"_ivl_202", 4 0, L_0x14fecf070;  1 drivers
v0x14fec4310_0 .net *"_ivl_207", 0 0, L_0x14fecf320;  1 drivers
v0x14fec43b0_0 .net *"_ivl_211", 0 0, L_0x14fecf570;  1 drivers
L_0x1400889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14fec4450_0 .net/2u *"_ivl_212", 31 0, L_0x1400889a0;  1 drivers
v0x14fec4500_0 .net *"_ivl_214", 31 0, L_0x14fecf5e0;  1 drivers
v0x14fec45b0_0 .net *"_ivl_216", 31 0, L_0x14fecf110;  1 drivers
v0x14fec4660_0 .net *"_ivl_218", 31 0, L_0x14fecf880;  1 drivers
v0x14fec4710_0 .net *"_ivl_220", 31 0, L_0x14fecf740;  1 drivers
v0x14fec47c0_0 .net *"_ivl_229", 0 0, L_0x14fed1230;  1 drivers
L_0x140088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fec4860_0 .net *"_ivl_23", 25 0, L_0x140088130;  1 drivers
v0x14fec4910_0 .net *"_ivl_231", 0 0, L_0x14fed1370;  1 drivers
v0x14fec49b0_0 .net *"_ivl_232", 31 0, L_0x14fed13e0;  1 drivers
L_0x140088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fec4a60_0 .net *"_ivl_235", 30 0, L_0x140088ac0;  1 drivers
L_0x140088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14fec4b10_0 .net/2u *"_ivl_236", 31 0, L_0x140088b08;  1 drivers
v0x14fec4bc0_0 .net *"_ivl_238", 0 0, L_0x14fed1480;  1 drivers
L_0x140088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14fec4c60_0 .net/2u *"_ivl_24", 31 0, L_0x140088178;  1 drivers
v0x14fec4d10_0 .net *"_ivl_243", 0 0, L_0x14fed1870;  1 drivers
L_0x140088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x14fec4db0_0 .net/2u *"_ivl_246", 5 0, L_0x140088b50;  1 drivers
L_0x140088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x14fec4e60_0 .net/2u *"_ivl_250", 5 0, L_0x140088b98;  1 drivers
v0x14fec4f10_0 .net *"_ivl_257", 0 0, L_0x14fed16b0;  1 drivers
v0x14fec3970_0 .net *"_ivl_259", 0 0, L_0x14fed1e00;  1 drivers
v0x14fec3a10_0 .net *"_ivl_26", 0 0, L_0x14fecafb0;  1 drivers
L_0x140088be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x14fec3ab0_0 .net/2u *"_ivl_262", 5 0, L_0x140088be0;  1 drivers
L_0x140088c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x14fec4fa0_0 .net/2u *"_ivl_266", 5 0, L_0x140088c28;  1 drivers
v0x14fec5050_0 .net *"_ivl_271", 15 0, L_0x14fed24b0;  1 drivers
v0x14fec5100_0 .net *"_ivl_272", 17 0, L_0x14fed2060;  1 drivers
L_0x140088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14fec51b0_0 .net *"_ivl_275", 1 0, L_0x140088cb8;  1 drivers
v0x14fec5260_0 .net *"_ivl_278", 15 0, L_0x14fed2770;  1 drivers
v0x14fec5310_0 .net *"_ivl_28", 31 0, L_0x14fecb0d0;  1 drivers
L_0x140088d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14fec53c0_0 .net *"_ivl_280", 1 0, L_0x140088d00;  1 drivers
v0x14fec5470_0 .net *"_ivl_283", 0 0, L_0x14fed2690;  1 drivers
L_0x140088d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x14fec5520_0 .net/2u *"_ivl_284", 13 0, L_0x140088d48;  1 drivers
L_0x140088d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fec55d0_0 .net/2u *"_ivl_286", 13 0, L_0x140088d90;  1 drivers
v0x14fec5680_0 .net *"_ivl_288", 13 0, L_0x14fed2a30;  1 drivers
L_0x1400881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fec5730_0 .net *"_ivl_31", 25 0, L_0x1400881c0;  1 drivers
L_0x140088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14fec57e0_0 .net/2u *"_ivl_32", 31 0, L_0x140088208;  1 drivers
v0x14fec5890_0 .net *"_ivl_34", 0 0, L_0x14fecb1c0;  1 drivers
v0x14fec5930_0 .net *"_ivl_4", 31 0, L_0x14feca970;  1 drivers
v0x14fec59e0_0 .net *"_ivl_41", 2 0, L_0x14fecb4a0;  1 drivers
L_0x140088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x14fec5a90_0 .net/2u *"_ivl_42", 2 0, L_0x140088250;  1 drivers
v0x14fec5b40_0 .net *"_ivl_49", 2 0, L_0x14fecb830;  1 drivers
L_0x140088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x14fec5bf0_0 .net/2u *"_ivl_50", 2 0, L_0x140088298;  1 drivers
v0x14fec5ca0_0 .net *"_ivl_55", 0 0, L_0x14fecba20;  1 drivers
v0x14fec5d40_0 .net *"_ivl_57", 0 0, L_0x14fecb8d0;  1 drivers
v0x14fec5de0_0 .net *"_ivl_59", 0 0, L_0x14fecbbc0;  1 drivers
v0x14fec5e80_0 .net *"_ivl_61", 0 0, L_0x14fecbd00;  1 drivers
v0x14fec5f20_0 .net *"_ivl_63", 0 0, L_0x14fecbdf0;  1 drivers
v0x14fec5fc0_0 .net *"_ivl_67", 2 0, L_0x14fecbfb0;  1 drivers
L_0x1400882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x14fec6070_0 .net/2u *"_ivl_68", 2 0, L_0x1400882e0;  1 drivers
L_0x140088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fec6120_0 .net *"_ivl_7", 25 0, L_0x140088010;  1 drivers
v0x14fec61d0_0 .net *"_ivl_72", 31 0, L_0x14fecc240;  1 drivers
L_0x140088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fec6280_0 .net *"_ivl_75", 25 0, L_0x140088328;  1 drivers
L_0x140088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14fec6330_0 .net/2u *"_ivl_76", 31 0, L_0x140088370;  1 drivers
v0x14fec63e0_0 .net *"_ivl_78", 0 0, L_0x14fecc2e0;  1 drivers
L_0x140088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fec6480_0 .net/2u *"_ivl_8", 31 0, L_0x140088058;  1 drivers
v0x14fec6530_0 .net *"_ivl_80", 31 0, L_0x14fecc4a0;  1 drivers
L_0x1400883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fec65e0_0 .net *"_ivl_83", 25 0, L_0x1400883b8;  1 drivers
L_0x140088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14fec6690_0 .net/2u *"_ivl_84", 31 0, L_0x140088400;  1 drivers
v0x14fec6740_0 .net *"_ivl_86", 0 0, L_0x14fecc540;  1 drivers
v0x14fec67e0_0 .net *"_ivl_89", 0 0, L_0x14fecc400;  1 drivers
v0x14fec6890_0 .net *"_ivl_90", 31 0, L_0x14fecc710;  1 drivers
L_0x140088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fec6940_0 .net *"_ivl_93", 30 0, L_0x140088448;  1 drivers
L_0x140088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14fec69f0_0 .net/2u *"_ivl_94", 31 0, L_0x140088490;  1 drivers
v0x14fec6aa0_0 .net *"_ivl_96", 0 0, L_0x14fecc660;  1 drivers
v0x14fec6b40_0 .net *"_ivl_99", 0 0, L_0x14fecca30;  1 drivers
v0x14fec6be0_0 .net "active", 0 0, L_0x14fed2810;  alias, 1 drivers
v0x14fec6c80_0 .net "alu_op1", 31 0, L_0x14fed0220;  1 drivers
v0x14fec6d20_0 .net "alu_op2", 31 0, L_0x14fed03d0;  1 drivers
v0x14fec6dc0_0 .net "alui_instr", 0 0, L_0x14fecb940;  1 drivers
v0x14fec6e60_0 .net "b_flag", 0 0, v0x14febdef0_0;  1 drivers
v0x14fec6f10_0 .net "b_imm", 17 0, L_0x14fed2570;  1 drivers
v0x14fec6fa0_0 .net "b_offset", 31 0, L_0x14fed2bb0;  1 drivers
v0x14fec7030_0 .net "clk", 0 0, v0x14fec9540_0;  1 drivers
v0x14fec70c0_0 .net "clk_enable", 0 0, v0x14fec9650_0;  1 drivers
v0x14fec7150_0 .var "cpu_active", 0 0;
v0x14fec71e0_0 .var "curr_addr", 31 0;
v0x14fec7270_0 .var "data_address", 31 0;
v0x14fec7310_0 .net "data_read", 0 0, L_0x14fed1f70;  alias, 1 drivers
v0x14fec73b0_0 .net "data_readdata", 31 0, v0x14fec9800_0;  1 drivers
v0x14fec7490_0 .net "data_write", 0 0, L_0x14fed18e0;  alias, 1 drivers
v0x14fec7530_0 .net "data_writedata", 31 0, v0x14febff10_0;  alias, 1 drivers
v0x14fec75d0_0 .var "delay_slot", 31 0;
v0x14fec7670_0 .net "effective_addr", 31 0, v0x14febe2b0_0;  1 drivers
v0x14fec7710_0 .net "funct_code", 5 0, L_0x14feca8d0;  1 drivers
v0x14fec77c0_0 .net "hi_out", 31 0, v0x14fec0310_0;  1 drivers
v0x14fec7880_0 .net "hl_reg_enable", 0 0, L_0x14fecfbb0;  1 drivers
v0x14fec7950_0 .net "instr_address", 31 0, L_0x14fed2940;  alias, 1 drivers
v0x14fec79f0_0 .net "instr_opcode", 5 0, L_0x14feca770;  1 drivers
v0x14fec7a90_0 .net "instr_readdata", 31 0, v0x14fec9b00_0;  1 drivers
v0x14fec7b60_0 .net "j_imm", 0 0, L_0x14fecd610;  1 drivers
v0x14fec7c00_0 .net "j_reg", 0 0, L_0x14fece030;  1 drivers
v0x14fec7ca0_0 .net "link_const", 0 0, L_0x14feccb70;  1 drivers
v0x14fec7d40_0 .net "link_reg", 0 0, L_0x14fecd090;  1 drivers
v0x14fec7de0_0 .net "lo_out", 31 0, v0x14fec0a20_0;  1 drivers
v0x14fec7e80_0 .net "load_data", 31 0, v0x14febf360_0;  1 drivers
v0x14fec7f30_0 .net "load_instr", 0 0, L_0x14fecb6a0;  1 drivers
v0x14fec7fc0_0 .net "lw", 0 0, L_0x14fecabc0;  1 drivers
v0x14fec8060_0 .net "lwl", 0 0, L_0x14fed1a10;  1 drivers
v0x14fec8100_0 .net "lwr", 0 0, L_0x14fed1ba0;  1 drivers
v0x14fec81a0_0 .net "mem_to_reg", 0 0, L_0x14fecb780;  1 drivers
v0x14fec8240_0 .net "mfhi", 0 0, L_0x14fece3e0;  1 drivers
v0x14fec82e0_0 .net "mflo", 0 0, L_0x14fecc950;  1 drivers
v0x14fec8380_0 .net "movefrom", 0 0, L_0x14fecb300;  1 drivers
v0x14fec8420_0 .net "muldiv", 0 0, L_0x14fece710;  1 drivers
v0x14fec84c0_0 .var "next_delay_slot", 31 0;
v0x14fec8570_0 .net "partial_store", 0 0, L_0x14fed15c0;  1 drivers
v0x14fec8610_0 .net "r_format", 0 0, L_0x14fecaaa0;  1 drivers
v0x14fec86b0_0 .net "reg_a_read_data", 31 0, L_0x14fecfe50;  1 drivers
v0x14fec8770_0 .net "reg_a_read_index", 4 0, L_0x14feced70;  1 drivers
v0x14fec8820_0 .net "reg_b_read_data", 31 0, L_0x14fed0100;  1 drivers
v0x14fec88f0_0 .net "reg_b_read_index", 4 0, L_0x14fece970;  1 drivers
v0x14fec8990_0 .net "reg_dst", 0 0, L_0x14fecb3f0;  1 drivers
v0x14fec8a20_0 .net "reg_write", 0 0, L_0x14fecbee0;  1 drivers
v0x14fec8ac0_0 .net "reg_write_data", 31 0, L_0x14fecfb10;  1 drivers
v0x14fec8b80_0 .net "reg_write_enable", 0 0, L_0x14fecf390;  1 drivers
v0x14fec8c30_0 .net "reg_write_index", 4 0, L_0x14feceed0;  1 drivers
v0x14fec8ce0_0 .net "register_v0", 31 0, L_0x14fed01b0;  alias, 1 drivers
v0x14fec8d90_0 .net "reset", 0 0, v0x14fec9c60_0;  1 drivers
v0x14fec8e20_0 .net "result", 31 0, v0x14febe700_0;  1 drivers
v0x14fec8ed0_0 .net "result_hi", 31 0, v0x14febe0a0_0;  1 drivers
v0x14fec8fa0_0 .net "result_lo", 31 0, v0x14febe200_0;  1 drivers
v0x14fec9070_0 .net "sb", 0 0, L_0x14fed1790;  1 drivers
v0x14fec9100_0 .net "sh", 0 0, L_0x14fed1ac0;  1 drivers
v0x14fec9190_0 .var "state", 0 0;
v0x14fec9230_0 .net "store_instr", 0 0, L_0x14fecc070;  1 drivers
v0x14fec92d0_0 .net "sw", 0 0, L_0x14fecad30;  1 drivers
E_0x14febce60/0 .event edge, v0x14febdef0_0, v0x14fec75d0_0, v0x14fec6fa0_0, v0x14fec7b60_0;
E_0x14febce60/1 .event edge, v0x14fec75d0_0, v0x14febe150_0, v0x14fec7c00_0, v0x14fec16e0_0;
E_0x14febce60 .event/or E_0x14febce60/0, E_0x14febce60/1;
E_0x14febd620 .event edge, v0x14fec8060_0, v0x14fec8100_0, v0x14febfc10_0, v0x14febe2b0_0;
L_0x14feca770 .part v0x14fec9b00_0, 26, 6;
L_0x14feca8d0 .part v0x14fec9b00_0, 0, 6;
L_0x14feca970 .concat [ 6 26 0 0], L_0x14feca770, L_0x140088010;
L_0x14fecaaa0 .cmp/eq 32, L_0x14feca970, L_0x140088058;
L_0x14fecabc0 .cmp/eq 6, L_0x14feca770, L_0x1400880a0;
L_0x14fecad30 .cmp/eq 6, L_0x14feca770, L_0x1400880e8;
L_0x14fecae10 .concat [ 6 26 0 0], L_0x14feca770, L_0x140088130;
L_0x14fecafb0 .cmp/eq 32, L_0x14fecae10, L_0x140088178;
L_0x14fecb0d0 .concat [ 6 26 0 0], L_0x14feca770, L_0x1400881c0;
L_0x14fecb1c0 .cmp/eq 32, L_0x14fecb0d0, L_0x140088208;
L_0x14fecb4a0 .part L_0x14feca770, 3, 3;
L_0x14fecb6a0 .cmp/eq 3, L_0x14fecb4a0, L_0x140088250;
L_0x14fecb830 .part L_0x14feca770, 3, 3;
L_0x14fecb940 .cmp/eq 3, L_0x14fecb830, L_0x140088298;
L_0x14fecba20 .reduce/nor L_0x14fece710;
L_0x14fecbfb0 .part L_0x14feca770, 3, 3;
L_0x14fecc070 .cmp/eq 3, L_0x14fecbfb0, L_0x1400882e0;
L_0x14fecc240 .concat [ 6 26 0 0], L_0x14feca770, L_0x140088328;
L_0x14fecc2e0 .cmp/eq 32, L_0x14fecc240, L_0x140088370;
L_0x14fecc4a0 .concat [ 6 26 0 0], L_0x14feca770, L_0x1400883b8;
L_0x14fecc540 .cmp/eq 32, L_0x14fecc4a0, L_0x140088400;
L_0x14fecc400 .part v0x14fec9b00_0, 20, 1;
L_0x14fecc710 .concat [ 1 31 0 0], L_0x14fecc400, L_0x140088448;
L_0x14fecc660 .cmp/eq 32, L_0x14fecc710, L_0x140088490;
L_0x14feccc60 .concat [ 6 26 0 0], L_0x14feca770, L_0x1400884d8;
L_0x14fecc810 .cmp/eq 32, L_0x14feccc60, L_0x140088520;
L_0x14fecce90 .part v0x14fec9b00_0, 0, 6;
L_0x14feccd00 .cmp/eq 6, L_0x14fecce90, L_0x140088568;
L_0x14fecd220 .concat [ 6 26 0 0], L_0x14feca770, L_0x1400885b0;
L_0x14feccf30 .cmp/eq 32, L_0x14fecd220, L_0x1400885f8;
L_0x14fecd3f0 .concat [ 6 26 0 0], L_0x14feca770, L_0x140088640;
L_0x14fecd2c0 .cmp/eq 32, L_0x14fecd3f0, L_0x140088688;
L_0x14fecd700 .concat [ 6 26 0 0], L_0x14feca770, L_0x1400886d0;
L_0x14fecb5a0 .cmp/eq 32, L_0x14fecd700, L_0x140088718;
L_0x14fecdab0 .part v0x14fec9b00_0, 0, 6;
L_0x14fecd9a0 .cmp/eq 6, L_0x14fecdab0, L_0x140088760;
L_0x14fecdd70 .part v0x14fec9b00_0, 0, 6;
L_0x14fecdc50 .cmp/eq 6, L_0x14fecdd70, L_0x1400887a8;
L_0x14fece0e0 .part L_0x14feca8d0, 3, 2;
L_0x14fecde10 .cmp/eq 2, L_0x14fece0e0, L_0x1400887f0;
L_0x14fece300 .cmp/eq 6, L_0x14feca8d0, L_0x140088838;
L_0x14fece5b0 .cmp/eq 6, L_0x14feca8d0, L_0x140088880;
L_0x14fece8d0 .cmp/eq 6, L_0x14feca8d0, L_0x1400888c8;
L_0x14fece450 .cmp/eq 6, L_0x14feca8d0, L_0x140088910;
L_0x14feced70 .part v0x14fec9b00_0, 21, 5;
L_0x14fece970 .part v0x14fec9b00_0, 16, 5;
L_0x14fecea10 .part v0x14fec9b00_0, 11, 5;
L_0x14fecefd0 .part v0x14fec9b00_0, 16, 5;
L_0x14fecf070 .functor MUXZ 5, L_0x14fecefd0, L_0x14fecea10, L_0x14fecb3f0, C4<>;
L_0x14feceed0 .functor MUXZ 5, L_0x14fecf070, L_0x140088958, L_0x14feccb70, C4<>;
L_0x14fecf5e0 .arith/sum 32, v0x14fec75d0_0, L_0x1400889a0;
L_0x14fecf110 .functor MUXZ 32, v0x14febe700_0, v0x14febf360_0, L_0x14fecb780, C4<>;
L_0x14fecf880 .functor MUXZ 32, L_0x14fecf110, v0x14fec0a20_0, L_0x14fecc950, C4<>;
L_0x14fecf740 .functor MUXZ 32, L_0x14fecf880, v0x14fec0310_0, L_0x14fece3e0, C4<>;
L_0x14fecfb10 .functor MUXZ 32, L_0x14fecf740, L_0x14fecf5e0, L_0x14fecf570, C4<>;
L_0x14fed13e0 .concat [ 1 31 0 0], v0x14fec9190_0, L_0x140088ac0;
L_0x14fed1480 .cmp/eq 32, L_0x14fed13e0, L_0x140088b08;
L_0x14fed1790 .cmp/eq 6, L_0x14feca770, L_0x140088b50;
L_0x14fed1ac0 .cmp/eq 6, L_0x14feca770, L_0x140088b98;
L_0x14fed16b0 .reduce/nor v0x14fec9190_0;
L_0x14fed1a10 .cmp/eq 6, L_0x14feca770, L_0x140088be0;
L_0x14fed1ba0 .cmp/eq 6, L_0x14feca770, L_0x140088c28;
L_0x14fed24b0 .part v0x14fec9b00_0, 0, 16;
L_0x14fed2060 .concat [ 16 2 0 0], L_0x14fed24b0, L_0x140088cb8;
L_0x14fed2770 .part L_0x14fed2060, 0, 16;
L_0x14fed2570 .concat [ 2 16 0 0], L_0x140088d00, L_0x14fed2770;
L_0x14fed2690 .part L_0x14fed2570, 17, 1;
L_0x14fed2a30 .functor MUXZ 14, L_0x140088d90, L_0x140088d48, L_0x14fed2690, C4<>;
L_0x14fed2bb0 .concat [ 18 14 0 0], L_0x14fed2570, L_0x14fed2a30;
S_0x14febd670 .scope module, "cpu_alu" "alu" 4 138, 5 1 0, S_0x14febd290;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x14febd9c0_0 .net *"_ivl_10", 15 0, L_0x14fed0cb0;  1 drivers
L_0x140088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14febda80_0 .net/2u *"_ivl_14", 15 0, L_0x140088a78;  1 drivers
v0x14febdb30_0 .net *"_ivl_17", 15 0, L_0x14fed0df0;  1 drivers
v0x14febdbf0_0 .net *"_ivl_5", 0 0, L_0x14fed0600;  1 drivers
v0x14febdca0_0 .net *"_ivl_6", 15 0, L_0x14fecdb50;  1 drivers
v0x14febdd90_0 .net *"_ivl_9", 15 0, L_0x14fed09b0;  1 drivers
v0x14febde40_0 .net "addr_rt", 4 0, L_0x14fed0fd0;  1 drivers
v0x14febdef0_0 .var "b_flag", 0 0;
v0x14febdf90_0 .net "funct", 5 0, L_0x14fed0560;  1 drivers
v0x14febe0a0_0 .var "hi", 31 0;
v0x14febe150_0 .net "instructionword", 31 0, v0x14fec9b00_0;  alias, 1 drivers
v0x14febe200_0 .var "lo", 31 0;
v0x14febe2b0_0 .var "memaddroffset", 31 0;
v0x14febe360_0 .var "multresult", 63 0;
v0x14febe410_0 .net "op1", 31 0, L_0x14fed0220;  alias, 1 drivers
v0x14febe4c0_0 .net "op2", 31 0, L_0x14fed03d0;  alias, 1 drivers
v0x14febe570_0 .net "opcode", 5 0, L_0x14fed04c0;  1 drivers
v0x14febe700_0 .var "result", 31 0;
v0x14febe790_0 .net "shamt", 4 0, L_0x14fed0f30;  1 drivers
v0x14febe840_0 .net/s "sign_op1", 31 0, L_0x14fed0220;  alias, 1 drivers
v0x14febe900_0 .net/s "sign_op2", 31 0, L_0x14fed03d0;  alias, 1 drivers
v0x14febe990_0 .net "simmediatedata", 31 0, L_0x14fed0d50;  1 drivers
v0x14febea20_0 .net "simmediatedatas", 31 0, L_0x14fed0d50;  alias, 1 drivers
v0x14febeab0_0 .net "uimmediatedata", 31 0, L_0x14fed0e90;  1 drivers
v0x14febeb40_0 .net "unsign_op1", 31 0, L_0x14fed0220;  alias, 1 drivers
v0x14febec10_0 .net "unsign_op2", 31 0, L_0x14fed03d0;  alias, 1 drivers
v0x14febecf0_0 .var "unsigned_result", 31 0;
E_0x14febd930/0 .event edge, v0x14febe570_0, v0x14febdf90_0, v0x14febe4c0_0, v0x14febe790_0;
E_0x14febd930/1 .event edge, v0x14febe410_0, v0x14febe360_0, v0x14febde40_0, v0x14febe990_0;
E_0x14febd930/2 .event edge, v0x14febeab0_0, v0x14febecf0_0;
E_0x14febd930 .event/or E_0x14febd930/0, E_0x14febd930/1, E_0x14febd930/2;
L_0x14fed04c0 .part v0x14fec9b00_0, 26, 6;
L_0x14fed0560 .part v0x14fec9b00_0, 0, 6;
L_0x14fed0600 .part v0x14fec9b00_0, 15, 1;
LS_0x14fecdb50_0_0 .concat [ 1 1 1 1], L_0x14fed0600, L_0x14fed0600, L_0x14fed0600, L_0x14fed0600;
LS_0x14fecdb50_0_4 .concat [ 1 1 1 1], L_0x14fed0600, L_0x14fed0600, L_0x14fed0600, L_0x14fed0600;
LS_0x14fecdb50_0_8 .concat [ 1 1 1 1], L_0x14fed0600, L_0x14fed0600, L_0x14fed0600, L_0x14fed0600;
LS_0x14fecdb50_0_12 .concat [ 1 1 1 1], L_0x14fed0600, L_0x14fed0600, L_0x14fed0600, L_0x14fed0600;
L_0x14fecdb50 .concat [ 4 4 4 4], LS_0x14fecdb50_0_0, LS_0x14fecdb50_0_4, LS_0x14fecdb50_0_8, LS_0x14fecdb50_0_12;
L_0x14fed09b0 .part v0x14fec9b00_0, 0, 16;
L_0x14fed0cb0 .concat [ 16 0 0 0], L_0x14fed09b0;
L_0x14fed0d50 .concat [ 16 16 0 0], L_0x14fed0cb0, L_0x14fecdb50;
L_0x14fed0df0 .part v0x14fec9b00_0, 0, 16;
L_0x14fed0e90 .concat [ 16 16 0 0], L_0x14fed0df0, L_0x140088a78;
L_0x14fed0f30 .part v0x14fec9b00_0, 6, 5;
L_0x14fed0fd0 .part v0x14fec9b00_0, 16, 5;
S_0x14febee40 .scope module, "cpu_load_block" "load_block" 4 151, 6 1 0, S_0x14febd290;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x14febf090_0 .net "address", 31 0, v0x14febe2b0_0;  alias, 1 drivers
v0x14febf150_0 .net "datafromMem", 31 0, v0x14fec9800_0;  alias, 1 drivers
v0x14febf1f0_0 .net "instr_word", 31 0, v0x14fec9b00_0;  alias, 1 drivers
v0x14febf2c0_0 .net "opcode", 5 0, L_0x14fed1070;  1 drivers
v0x14febf360_0 .var "out_transformed", 31 0;
v0x14febf450_0 .net "whichbyte", 1 0, L_0x14fed1110;  1 drivers
E_0x14febf060 .event edge, v0x14febf2c0_0, v0x14febf150_0, v0x14febf450_0, v0x14febe150_0;
L_0x14fed1070 .part v0x14fec9b00_0, 26, 6;
L_0x14fed1110 .part v0x14febe2b0_0, 0, 2;
S_0x14febf540 .scope module, "dut" "store_block" 4 214, 7 1 0, S_0x14febd290;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x14febf810_0 .net *"_ivl_1", 1 0, L_0x14fed1c80;  1 drivers
L_0x140088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14febf8d0_0 .net *"_ivl_5", 0 0, L_0x140088c70;  1 drivers
v0x14febf980_0 .net "bytenum", 2 0, L_0x14fed2250;  1 drivers
v0x14febfa40_0 .net "dataword", 31 0, v0x14fec9800_0;  alias, 1 drivers
v0x14febfb00_0 .net "eff_addr", 31 0, v0x14febe2b0_0;  alias, 1 drivers
v0x14febfc10_0 .net "opcode", 5 0, L_0x14feca770;  alias, 1 drivers
v0x14febfca0_0 .net "regbyte", 7 0, L_0x14fed2330;  1 drivers
v0x14febfd50_0 .net "reghalfword", 15 0, L_0x14fed23f0;  1 drivers
v0x14febfe00_0 .net "regword", 31 0, L_0x14fed0100;  alias, 1 drivers
v0x14febff10_0 .var "storedata", 31 0;
E_0x14febf7b0/0 .event edge, v0x14febfc10_0, v0x14febfe00_0, v0x14febf980_0, v0x14febfca0_0;
E_0x14febf7b0/1 .event edge, v0x14febf150_0, v0x14febfd50_0;
E_0x14febf7b0 .event/or E_0x14febf7b0/0, E_0x14febf7b0/1;
L_0x14fed1c80 .part v0x14febe2b0_0, 0, 2;
L_0x14fed2250 .concat [ 2 1 0 0], L_0x14fed1c80, L_0x140088c70;
L_0x14fed2330 .part L_0x14fed0100, 0, 8;
L_0x14fed23f0 .part L_0x14fed0100, 0, 16;
S_0x14fec0040 .scope module, "hi" "hl_reg" 4 174, 8 1 0, S_0x14febd290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x14fec0280_0 .net "clk", 0 0, v0x14fec9540_0;  alias, 1 drivers
v0x14fec0310_0 .var "data", 31 0;
v0x14fec03a0_0 .net "data_in", 31 0, v0x14febe0a0_0;  alias, 1 drivers
v0x14fec0470_0 .net "data_out", 31 0, v0x14fec0310_0;  alias, 1 drivers
v0x14fec0510_0 .net "enable", 0 0, L_0x14fecfbb0;  alias, 1 drivers
v0x14fec05f0_0 .net "reset", 0 0, v0x14fec9c60_0;  alias, 1 drivers
S_0x14fec0710 .scope module, "lo" "hl_reg" 4 166, 8 1 0, S_0x14febd290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x14fec0990_0 .net "clk", 0 0, v0x14fec9540_0;  alias, 1 drivers
v0x14fec0a20_0 .var "data", 31 0;
v0x14fec0ab0_0 .net "data_in", 31 0, v0x14febe200_0;  alias, 1 drivers
v0x14fec0b80_0 .net "data_out", 31 0, v0x14fec0a20_0;  alias, 1 drivers
v0x14fec0c20_0 .net "enable", 0 0, L_0x14fecfbb0;  alias, 1 drivers
v0x14fec0cf0_0 .net "reset", 0 0, v0x14fec9c60_0;  alias, 1 drivers
S_0x14fec0e00 .scope module, "register" "regfile" 4 109, 9 1 0, S_0x14febd290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x14fecfe50 .functor BUFZ 32, L_0x14fecf9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14fed0100 .functor BUFZ 32, L_0x14fecff40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14fec1a60_2 .array/port v0x14fec1a60, 2;
L_0x14fed01b0 .functor BUFZ 32, v0x14fec1a60_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14fec1130_0 .net *"_ivl_0", 31 0, L_0x14fecf9e0;  1 drivers
v0x14fec11f0_0 .net *"_ivl_10", 6 0, L_0x14fecffe0;  1 drivers
L_0x140088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14fec1290_0 .net *"_ivl_13", 1 0, L_0x140088a30;  1 drivers
v0x14fec1330_0 .net *"_ivl_2", 6 0, L_0x14fecfd70;  1 drivers
L_0x1400889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14fec13e0_0 .net *"_ivl_5", 1 0, L_0x1400889e8;  1 drivers
v0x14fec14d0_0 .net *"_ivl_8", 31 0, L_0x14fecff40;  1 drivers
v0x14fec1580_0 .net "r_clk", 0 0, v0x14fec9540_0;  alias, 1 drivers
v0x14fec1650_0 .net "r_clk_enable", 0 0, v0x14fec9650_0;  alias, 1 drivers
v0x14fec16e0_0 .net "read_data1", 31 0, L_0x14fecfe50;  alias, 1 drivers
v0x14fec17f0_0 .net "read_data2", 31 0, L_0x14fed0100;  alias, 1 drivers
v0x14fec18a0_0 .net "read_reg1", 4 0, L_0x14feced70;  alias, 1 drivers
v0x14fec1930_0 .net "read_reg2", 4 0, L_0x14fece970;  alias, 1 drivers
v0x14fec19c0_0 .net "register_v0", 31 0, L_0x14fed01b0;  alias, 1 drivers
v0x14fec1a60 .array "registers", 0 31, 31 0;
v0x14fec1e00_0 .net "reset", 0 0, v0x14fec9c60_0;  alias, 1 drivers
v0x14fec1ed0_0 .net "write_control", 0 0, L_0x14fecf390;  alias, 1 drivers
v0x14fec1f70_0 .net "write_data", 31 0, L_0x14fecfb10;  alias, 1 drivers
v0x14fec2100_0 .net "write_reg", 4 0, L_0x14feceed0;  alias, 1 drivers
L_0x14fecf9e0 .array/port v0x14fec1a60, L_0x14fecfd70;
L_0x14fecfd70 .concat [ 5 2 0 0], L_0x14feced70, L_0x1400889e8;
L_0x14fecff40 .array/port v0x14fec1a60, L_0x14fecffe0;
L_0x14fecffe0 .concat [ 5 2 0 0], L_0x14fece970, L_0x140088a30;
S_0x14fea8ba0 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x14fea7930 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x1400536d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14fec9d70_0 .net "in", 31 0, o0x1400536d0;  0 drivers
v0x14fec9e00_0 .var "out", 31 0;
S_0x14fe94f10 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x140053790 .functor BUFZ 1, C4<z>; HiZ drive
v0x14fec9e90_0 .net "clk", 0 0, o0x140053790;  0 drivers
o0x1400537c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14fec9f20_0 .net "data_address", 31 0, o0x1400537c0;  0 drivers
o0x1400537f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14fec9fd0_0 .net "data_read", 0 0, o0x1400537f0;  0 drivers
v0x14feca080_0 .var "data_readdata", 31 0;
o0x140053850 .functor BUFZ 1, C4<z>; HiZ drive
v0x14feca130_0 .net "data_write", 0 0, o0x140053850;  0 drivers
o0x140053880 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14feca210_0 .net "data_writedata", 31 0, o0x140053880;  0 drivers
S_0x14fea6be0 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x1400539d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14feca350_0 .net "clk", 0 0, o0x1400539d0;  0 drivers
v0x14feca400_0 .var "curr_addr", 31 0;
o0x140053a30 .functor BUFZ 1, C4<z>; HiZ drive
v0x14feca4b0_0 .net "enable", 0 0, o0x140053a30;  0 drivers
o0x140053a60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14feca560_0 .net "next_addr", 31 0, o0x140053a60;  0 drivers
o0x140053a90 .functor BUFZ 1, C4<z>; HiZ drive
v0x14feca610_0 .net "reset", 0 0, o0x140053a90;  0 drivers
E_0x14fe8f3c0 .event posedge, v0x14feca350_0;
    .scope S_0x14fec0e00;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fec1a60, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x14fec0e00;
T_1 ;
    %wait E_0x14fea6dc0;
    %load/vec4 v0x14fec1e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14fec1650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x14fec1ed0_0;
    %load/vec4 v0x14fec2100_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x14fec1f70_0;
    %load/vec4 v0x14fec2100_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fec1a60, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14febd670;
T_2 ;
    %wait E_0x14febd930;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14febdef0_0, 0, 1;
    %load/vec4 v0x14febe570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x14febdf90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x14febe900_0;
    %ix/getv 4, v0x14febe790_0;
    %shiftl 4;
    %store/vec4 v0x14febecf0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x14febe900_0;
    %ix/getv 4, v0x14febe790_0;
    %shiftr 4;
    %store/vec4 v0x14febecf0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x14febe900_0;
    %ix/getv 4, v0x14febe790_0;
    %shiftr/s 4;
    %store/vec4 v0x14febecf0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x14febe900_0;
    %load/vec4 v0x14febeb40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x14febecf0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x14febe900_0;
    %load/vec4 v0x14febeb40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x14febecf0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x14febe900_0;
    %load/vec4 v0x14febeb40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x14febecf0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x14febe840_0;
    %pad/s 64;
    %load/vec4 v0x14febe900_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x14febe360_0, 0, 64;
    %load/vec4 v0x14febe360_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x14febe0a0_0, 0, 32;
    %load/vec4 v0x14febe360_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x14febe200_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x14febeb40_0;
    %pad/u 64;
    %load/vec4 v0x14febec10_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x14febe360_0, 0, 64;
    %load/vec4 v0x14febe360_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x14febe0a0_0, 0, 32;
    %load/vec4 v0x14febe360_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x14febe200_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x14febe840_0;
    %load/vec4 v0x14febe900_0;
    %mod/s;
    %store/vec4 v0x14febe0a0_0, 0, 32;
    %load/vec4 v0x14febe840_0;
    %load/vec4 v0x14febe900_0;
    %div/s;
    %store/vec4 v0x14febe200_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x14febeb40_0;
    %load/vec4 v0x14febec10_0;
    %mod;
    %store/vec4 v0x14febe0a0_0, 0, 32;
    %load/vec4 v0x14febeb40_0;
    %load/vec4 v0x14febec10_0;
    %div;
    %store/vec4 v0x14febe200_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x14febe410_0;
    %store/vec4 v0x14febe0a0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x14febe410_0;
    %store/vec4 v0x14febe200_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x14febe840_0;
    %load/vec4 v0x14febe900_0;
    %add;
    %store/vec4 v0x14febecf0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x14febeb40_0;
    %load/vec4 v0x14febec10_0;
    %add;
    %store/vec4 v0x14febecf0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x14febeb40_0;
    %load/vec4 v0x14febec10_0;
    %sub;
    %store/vec4 v0x14febecf0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x14febeb40_0;
    %load/vec4 v0x14febec10_0;
    %and;
    %store/vec4 v0x14febecf0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x14febeb40_0;
    %load/vec4 v0x14febec10_0;
    %or;
    %store/vec4 v0x14febecf0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x14febeb40_0;
    %load/vec4 v0x14febec10_0;
    %xor;
    %store/vec4 v0x14febecf0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x14febeb40_0;
    %load/vec4 v0x14febec10_0;
    %or;
    %inv;
    %store/vec4 v0x14febecf0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x14febe840_0;
    %load/vec4 v0x14febe900_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x14febecf0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x14febeb40_0;
    %load/vec4 v0x14febec10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x14febecf0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x14febde40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x14febe840_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14febdef0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14febdef0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x14febe840_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14febdef0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14febdef0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x14febe840_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14febdef0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14febdef0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x14febe840_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14febdef0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14febdef0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x14febe840_0;
    %load/vec4 v0x14febe900_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14febdef0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14febdef0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x14febe840_0;
    %load/vec4 v0x14febe4c0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14febdef0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14febdef0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x14febe840_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14febdef0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14febdef0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x14febe840_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14febdef0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14febdef0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x14febe840_0;
    %load/vec4 v0x14febe990_0;
    %add;
    %store/vec4 v0x14febecf0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x14febeb40_0;
    %load/vec4 v0x14febe990_0;
    %add;
    %store/vec4 v0x14febecf0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x14febe840_0;
    %load/vec4 v0x14febe990_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x14febecf0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x14febeb40_0;
    %load/vec4 v0x14febea20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x14febecf0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x14febeb40_0;
    %load/vec4 v0x14febeab0_0;
    %and;
    %store/vec4 v0x14febecf0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x14febeb40_0;
    %load/vec4 v0x14febeab0_0;
    %or;
    %store/vec4 v0x14febecf0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x14febeb40_0;
    %load/vec4 v0x14febeab0_0;
    %xor;
    %store/vec4 v0x14febecf0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x14febeab0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14febecf0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x14febe840_0;
    %load/vec4 v0x14febe990_0;
    %add;
    %store/vec4 v0x14febe2b0_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x14febe840_0;
    %load/vec4 v0x14febe990_0;
    %add;
    %store/vec4 v0x14febe2b0_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x14febe840_0;
    %load/vec4 v0x14febe990_0;
    %add;
    %store/vec4 v0x14febe2b0_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x14febe840_0;
    %load/vec4 v0x14febe990_0;
    %add;
    %store/vec4 v0x14febe2b0_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x14febe840_0;
    %load/vec4 v0x14febe990_0;
    %add;
    %store/vec4 v0x14febe2b0_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x14febe840_0;
    %load/vec4 v0x14febe990_0;
    %add;
    %store/vec4 v0x14febe2b0_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x14febe840_0;
    %load/vec4 v0x14febe990_0;
    %add;
    %store/vec4 v0x14febe2b0_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x14febe840_0;
    %load/vec4 v0x14febe990_0;
    %add;
    %store/vec4 v0x14febe2b0_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x14febecf0_0;
    %store/vec4 v0x14febe700_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14febee40;
T_3 ;
    %wait E_0x14febf060;
    %load/vec4 v0x14febf2c0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x14febf150_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14febf150_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14febf150_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14febf150_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14febf360_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x14febf450_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x14febf150_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x14febf150_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14febf360_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x14febf150_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x14febf150_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14febf360_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x14febf150_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x14febf150_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14febf360_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x14febf150_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x14febf150_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14febf360_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x14febf450_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14febf150_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14febf360_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14febf150_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14febf360_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14febf150_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14febf360_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14febf150_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14febf360_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x14febf450_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x14febf150_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14febf150_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14febf360_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x14febf150_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14febf150_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14febf360_0, 0, 32;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x14febf450_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14febf150_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14febf360_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14febf150_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14febf360_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x14febf1f0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x14febf360_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14fec0710;
T_4 ;
    %wait E_0x14fea6dc0;
    %load/vec4 v0x14fec0cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14fec0a20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x14fec0c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x14fec0ab0_0;
    %assign/vec4 v0x14fec0a20_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14fec0040;
T_5 ;
    %wait E_0x14fea6dc0;
    %load/vec4 v0x14fec05f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14fec0310_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14fec0510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x14fec03a0_0;
    %assign/vec4 v0x14fec0310_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14febf540;
T_6 ;
    %wait E_0x14febf7b0;
    %load/vec4 v0x14febfc10_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x14febfe00_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14febff10_0, 4, 8;
    %load/vec4 v0x14febfe00_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14febff10_0, 4, 8;
    %load/vec4 v0x14febfe00_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14febff10_0, 4, 8;
    %load/vec4 v0x14febfe00_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14febff10_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x14febfc10_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x14febf980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x14febfca0_0;
    %load/vec4 v0x14febfa40_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14febff10_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x14febfa40_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14febfca0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14febfa40_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x14febff10_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x14febfa40_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14febfca0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14febfa40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14febff10_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x14febfa40_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x14febfca0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14febff10_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x14febfc10_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x14febf980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x14febfd50_0;
    %load/vec4 v0x14febfa40_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14febff10_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x14febfa40_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14febfd50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14febff10_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14febd290;
T_7 ;
    %wait E_0x14febd620;
    %load/vec4 v0x14fec8060_0;
    %flag_set/vec4 8;
    %load/vec4 v0x14fec8100_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x14fec79f0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x14fec7670_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14fec7270_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x14febd290;
T_8 ;
Ewait_0 .event/or E_0x14febce60, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x14fec6e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x14fec75d0_0;
    %load/vec4 v0x14fec6fa0_0;
    %add;
    %store/vec4 v0x14fec84c0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x14fec7b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x14fec75d0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x14fec7a90_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14fec84c0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x14fec7c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x14fec86b0_0;
    %store/vec4 v0x14fec84c0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x14fec75d0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x14fec84c0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x14febd290;
T_9 ;
    %wait E_0x14fea6dc0;
    %load/vec4 v0x14fec70c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x14fec8d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x14fec71e0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x14fec75d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14fec7150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14fec9190_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x14fec7150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x14fec9190_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14fec9190_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x14fec9190_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14fec9190_0, 0;
    %load/vec4 v0x14fec75d0_0;
    %assign/vec4 v0x14fec71e0_0, 0;
    %load/vec4 v0x14fec84c0_0;
    %assign/vec4 v0x14fec75d0_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x14fec75d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14fec7150_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14fe73940;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fec9540_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14fec9540_0;
    %inv;
    %store/vec4 v0x14fec9540_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x14fe73940;
T_11 ;
    %fork t_1, S_0x14fe76640;
    %jmp t_0;
    .scope S_0x14fe76640;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fec9c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fec9650_0, 0, 1;
    %wait E_0x14fea6dc0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fec9c60_0, 0, 1;
    %wait E_0x14fea6dc0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14febcc70_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x14fec9800_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x14febcec0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14febcf70_0, 0, 5;
    %load/vec4 v0x14febcc70_0;
    %store/vec4 v0x14febd020_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14febcd20_0, 0, 16;
    %load/vec4 v0x14febcec0_0;
    %load/vec4 v0x14febcf70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14febd020_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14febcd20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14febcdd0_0, 0, 32;
    %load/vec4 v0x14febcdd0_0;
    %store/vec4 v0x14fec9b00_0, 0, 32;
    %load/vec4 v0x14fec9800_0;
    %load/vec4 v0x14febcc70_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x14fec9800_0, 0, 32;
    %wait E_0x14fea6dc0;
    %wait E_0x14fea6dc0;
    %delay 2, 0;
    %load/vec4 v0x14fec9890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.3 ;
    %load/vec4 v0x14fec9770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 90 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.5 ;
    %load/vec4 v0x14febcc70_0;
    %addi 1, 0, 5;
    %store/vec4 v0x14febcc70_0, 0, 5;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14febcc70_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_11.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.7, 5;
    %jmp/1 T_11.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x14febcec0_0, 0, 6;
    %load/vec4 v0x14febcc70_0;
    %store/vec4 v0x14febcf70_0, 0, 5;
    %load/vec4 v0x14febcc70_0;
    %addi 15, 0, 5;
    %store/vec4 v0x14febd020_0, 0, 5;
    %load/vec4 v0x14febcc70_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x14febcd20_0, 0, 16;
    %load/vec4 v0x14febcec0_0;
    %load/vec4 v0x14febcf70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14febd020_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14febcd20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14febcdd0_0, 0, 32;
    %load/vec4 v0x14febcdd0_0;
    %store/vec4 v0x14fec9b00_0, 0, 32;
    %wait E_0x14fea6dc0;
    %wait E_0x14fea6dc0;
    %delay 2, 0;
    %load/vec4 v0x14febcc70_0;
    %addi 1, 0, 5;
    %store/vec4 v0x14febcc70_0, 0, 5;
    %jmp T_11.6;
T_11.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14febcc70_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x14febd0d0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_11.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.9, 5;
    %jmp/1 T_11.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x14febcec0_0, 0, 6;
    %load/vec4 v0x14febcc70_0;
    %addi 15, 0, 5;
    %store/vec4 v0x14febcf70_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14febd020_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14febcd20_0, 0, 16;
    %load/vec4 v0x14febcec0_0;
    %load/vec4 v0x14febcf70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14febd020_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14febcd20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14febcdd0_0, 0, 32;
    %load/vec4 v0x14febcdd0_0;
    %store/vec4 v0x14fec9b00_0, 0, 32;
    %wait E_0x14fea6dc0;
    %delay 2, 0;
    %load/vec4 v0x14febcc70_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x14febd1e0_0, 0, 16;
    %load/vec4 v0x14febd1e0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %load/vec4 v0x14febd1e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14feb2e20_0, 0, 32;
    %vpi_call/w 3 129 "$display", "%b", v0x14feb2e20_0 {0 0 0};
    %load/vec4 v0x14febd0d0_0;
    %load/vec4 v0x14febcc70_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x14febd0d0_0, 0, 32;
    %load/vec4 v0x14febd0d0_0;
    %load/vec4 v0x14feb2e20_0;
    %add;
    %store/vec4 v0x14febcbd0_0, 0, 32;
    %load/vec4 v0x14fec9b90_0;
    %load/vec4 v0x14febcbd0_0;
    %cmp/e;
    %jmp/0xz  T_11.12, 4;
    %jmp T_11.13;
T_11.12 ;
    %vpi_call/w 3 133 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x14febcbd0_0, v0x14fec9b90_0 {0 0 0};
T_11.13 ;
    %load/vec4 v0x14febcc70_0;
    %addi 1, 0, 5;
    %store/vec4 v0x14febcc70_0, 0, 5;
    %jmp T_11.8;
T_11.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14fe73940;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x14fea6be0;
T_12 ;
    %wait E_0x14fe8f3c0;
    %load/vec4 v0x14feca610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x14feca400_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x14feca4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x14feca560_0;
    %assign/vec4 v0x14feca400_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
