{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479468885197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479468885197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 19:34:45 2016 " "Processing started: Fri Nov 18 19:34:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479468885197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479468885197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_LCD_12864 -c SPI_LCD_12864 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_LCD_12864 -c SPI_LCD_12864 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479468885197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479468885696 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "top_module.v(75) " "Verilog HDL warning at top_module.v(75): extended using \"x\" or \"z\"" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/top_module.v" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1479468885915 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top_module.v(70) " "Verilog HDL information at top_module.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/top_module.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1479468885915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/top_module.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479468885915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479468885915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_ctl_module.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_ctl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_CTL_MODULE " "Found entity 1: LCD_CTL_MODULE" {  } { { "LCD_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/LCD_CTL_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479468885915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479468885915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initial_module.v 1 1 " "Found 1 design units, including 1 entities, in source file initial_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 INITIAL_MODULE " "Found entity 1: INITIAL_MODULE" {  } { { "INITIAL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/INITIAL_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479468885915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479468885915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initial_ctl_module.v 1 1 " "Found 1 design units, including 1 entities, in source file initial_ctl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 INITIAL_CTL_MODULE " "Found entity 1: INITIAL_CTL_MODULE" {  } { { "INITIAL_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/INITIAL_CTL_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479468885915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479468885915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_module.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAW_MODULE " "Found entity 1: DRAW_MODULE" {  } { { "DRAW_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/DRAW_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479468885930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479468885930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_ctl_module.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_ctl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAW_CTL_MODULE " "Found entity 1: DRAW_CTL_MODULE" {  } { { "DRAW_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/DRAW_CTL_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479468885930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479468885930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_write_module.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_write_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_WRITE_MODULE " "Found entity 1: SPI_WRITE_MODULE" {  } { { "SPI_WRITE_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/SPI_WRITE_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479468885930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479468885930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479468885930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479468885930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1479468886055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_CTL_MODULE LCD_CTL_MODULE:U4 " "Elaborating entity \"LCD_CTL_MODULE\" for hierarchy \"LCD_CTL_MODULE:U4\"" {  } { { "top_module.v" "U4" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/top_module.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479468886055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INITIAL_MODULE INITIAL_MODULE:U5 " "Elaborating entity \"INITIAL_MODULE\" for hierarchy \"INITIAL_MODULE:U5\"" {  } { { "top_module.v" "U5" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/top_module.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479468886055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INITIAL_CTL_MODULE INITIAL_MODULE:U5\|INITIAL_CTL_MODULE:U1 " "Elaborating entity \"INITIAL_CTL_MODULE\" for hierarchy \"INITIAL_MODULE:U5\|INITIAL_CTL_MODULE:U1\"" {  } { { "INITIAL_MODULE.v" "U1" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/INITIAL_MODULE.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479468886055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_WRITE_MODULE INITIAL_MODULE:U5\|SPI_WRITE_MODULE:U2 " "Elaborating entity \"SPI_WRITE_MODULE\" for hierarchy \"INITIAL_MODULE:U5\|SPI_WRITE_MODULE:U2\"" {  } { { "INITIAL_MODULE.v" "U2" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/INITIAL_MODULE.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479468886055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRAW_MODULE DRAW_MODULE:U6 " "Elaborating entity \"DRAW_MODULE\" for hierarchy \"DRAW_MODULE:U6\"" {  } { { "top_module.v" "U6" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/top_module.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479468886055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRAW_CTL_MODULE DRAW_MODULE:U6\|DRAW_CTL_MODULE:U10 " "Elaborating entity \"DRAW_CTL_MODULE\" for hierarchy \"DRAW_MODULE:U6\|DRAW_CTL_MODULE:U10\"" {  } { { "DRAW_MODULE.v" "U10" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/DRAW_MODULE.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479468886071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM DRAW_MODULE:U6\|ROM:U2 " "Elaborating entity \"ROM\" for hierarchy \"DRAW_MODULE:U6\|ROM:U2\"" {  } { { "DRAW_MODULE.v" "U2" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/DRAW_MODULE.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479468886071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DRAW_MODULE:U6\|ROM:U2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DRAW_MODULE:U6\|ROM:U2\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479468886242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DRAW_MODULE:U6\|ROM:U2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DRAW_MODULE:U6\|ROM:U2\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479468886242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DRAW_MODULE:U6\|ROM:U2\|altsyncram:altsyncram_component " "Instantiated megafunction \"DRAW_MODULE:U6\|ROM:U2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479468886242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479468886242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479468886242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../MRI.mif " "Parameter \"init_file\" = \"../MRI.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479468886242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479468886242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479468886242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479468886242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479468886242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479468886242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479468886242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479468886242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479468886242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479468886242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479468886242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479468886242 ""}  } { { "ROM.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479468886242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_31b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_31b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_31b1 " "Found entity 1: altsyncram_31b1" {  } { { "db/altsyncram_31b1.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/db/altsyncram_31b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479468886320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479468886320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_31b1 DRAW_MODULE:U6\|ROM:U2\|altsyncram:altsyncram_component\|altsyncram_31b1:auto_generated " "Elaborating entity \"altsyncram_31b1\" for hierarchy \"DRAW_MODULE:U6\|ROM:U2\|altsyncram:altsyncram_component\|altsyncram_31b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479468886320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_st14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_st14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_st14 " "Found entity 1: altsyncram_st14" {  } { { "db/altsyncram_st14.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/db/altsyncram_st14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479468887864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479468887864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479468888036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479468888036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479468888145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479468888145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qei " "Found entity 1: cntr_qei" {  } { { "db/cntr_qei.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/db/cntr_qei.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479468888254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479468888254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479468888332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479468888332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479468888442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479468888442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479468888504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479468888504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479468888582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479468888582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479468888644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479468888644 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1479468888754 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "0 " "0 design partitions require synthesis" {  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "" 0 -1 1479468889019 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "3 " "3 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "" 0 -1 1479468889019 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "" 0 -1 1479468889019 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "" 0 -1 1479468889019 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "" 0 -1 1479468889019 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/output_files/SPI_LCD_12864.map.smsg " "Generated suppressed messages file D:/FPGA_PROC/ALTERA_MODULE_PROC/SPI_LCD_12864/output_files/SPI_LCD_12864.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1479468889175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "505 " "Peak virtual memory: 505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479468889190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 19:34:49 2016 " "Processing ended: Fri Nov 18 19:34:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479468889190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479468889190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479468889190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479468889190 ""}
