Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/ProgramFiles/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 64b08c32e03949e48c7ec3ee5b0b9db5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_tb_behav xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv
Compiling module xil_defaultlib.ControlPath
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.MUX2x1
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.Instr_Decoder_32
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Reg_file
Compiling module xil_defaultlib.BranchCond
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.MUX3x1
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_tb_behav
