;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* A */
A__0__DR EQU CYREG_GPIO_PRT3_DR
A__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
A__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
A__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
A__0__HSIOM_MASK EQU 0x000F0000
A__0__HSIOM_SHIFT EQU 16
A__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
A__0__INTR EQU CYREG_GPIO_PRT3_INTR
A__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
A__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
A__0__MASK EQU 0x10
A__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
A__0__OUT_SEL_SHIFT EQU 8
A__0__OUT_SEL_VAL EQU -1
A__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
A__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
A__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
A__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
A__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
A__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
A__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
A__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
A__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
A__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
A__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
A__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
A__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
A__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
A__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
A__0__PC EQU CYREG_GPIO_PRT3_PC
A__0__PC2 EQU CYREG_GPIO_PRT3_PC2
A__0__PORT EQU 3
A__0__PS EQU CYREG_GPIO_PRT3_PS
A__0__SHIFT EQU 4
A__DR EQU CYREG_GPIO_PRT3_DR
A__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
A__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
A__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
A__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
A__INTR EQU CYREG_GPIO_PRT3_INTR
A__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
A__INTSTAT EQU CYREG_GPIO_PRT3_INTR
A__MASK EQU 0x10
A__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
A__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
A__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
A__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
A__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
A__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
A__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
A__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
A__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
A__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
A__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
A__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
A__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
A__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
A__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
A__PC EQU CYREG_GPIO_PRT3_PC
A__PC2 EQU CYREG_GPIO_PRT3_PC2
A__PORT EQU 3
A__PS EQU CYREG_GPIO_PRT3_PS
A__SHIFT EQU 4

/* B */
B__0__DR EQU CYREG_GPIO_PRT2_DR
B__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
B__0__HSIOM_MASK EQU 0x000F0000
B__0__HSIOM_SHIFT EQU 16
B__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B__0__INTR EQU CYREG_GPIO_PRT2_INTR
B__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B__0__MASK EQU 0x10
B__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
B__0__OUT_SEL_SHIFT EQU 8
B__0__OUT_SEL_VAL EQU -1
B__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
B__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
B__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
B__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
B__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
B__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
B__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
B__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
B__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
B__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
B__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
B__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
B__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
B__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
B__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
B__0__PC EQU CYREG_GPIO_PRT2_PC
B__0__PC2 EQU CYREG_GPIO_PRT2_PC2
B__0__PORT EQU 2
B__0__PS EQU CYREG_GPIO_PRT2_PS
B__0__SHIFT EQU 4
B__DR EQU CYREG_GPIO_PRT2_DR
B__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B__INTR EQU CYREG_GPIO_PRT2_INTR
B__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B__MASK EQU 0x10
B__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
B__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
B__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
B__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
B__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
B__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
B__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
B__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
B__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
B__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
B__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
B__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
B__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
B__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
B__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
B__PC EQU CYREG_GPIO_PRT2_PC
B__PC2 EQU CYREG_GPIO_PRT2_PC2
B__PORT EQU 2
B__PS EQU CYREG_GPIO_PRT2_PS
B__SHIFT EQU 4

/* C */
C__0__DR EQU CYREG_GPIO_PRT2_DR
C__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
C__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
C__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
C__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
C__0__HSIOM_MASK EQU 0x0F000000
C__0__HSIOM_SHIFT EQU 24
C__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
C__0__INTR EQU CYREG_GPIO_PRT2_INTR
C__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
C__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
C__0__MASK EQU 0x40
C__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
C__0__OUT_SEL_SHIFT EQU 12
C__0__OUT_SEL_VAL EQU -1
C__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
C__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
C__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
C__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
C__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
C__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
C__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
C__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
C__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
C__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
C__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
C__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
C__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
C__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
C__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
C__0__PC EQU CYREG_GPIO_PRT2_PC
C__0__PC2 EQU CYREG_GPIO_PRT2_PC2
C__0__PORT EQU 2
C__0__PS EQU CYREG_GPIO_PRT2_PS
C__0__SHIFT EQU 6
C__DR EQU CYREG_GPIO_PRT2_DR
C__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
C__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
C__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
C__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
C__INTR EQU CYREG_GPIO_PRT2_INTR
C__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
C__INTSTAT EQU CYREG_GPIO_PRT2_INTR
C__MASK EQU 0x40
C__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
C__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
C__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
C__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
C__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
C__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
C__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
C__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
C__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
C__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
C__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
C__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
C__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
C__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
C__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
C__PC EQU CYREG_GPIO_PRT2_PC
C__PC2 EQU CYREG_GPIO_PRT2_PC2
C__PORT EQU 2
C__PS EQU CYREG_GPIO_PRT2_PS
C__SHIFT EQU 6

/* u */
u__0__DR EQU CYREG_GPIO_PRT0_DR
u__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
u__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
u__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
u__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
u__0__HSIOM_MASK EQU 0x0000F000
u__0__HSIOM_SHIFT EQU 12
u__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
u__0__INTR EQU CYREG_GPIO_PRT0_INTR
u__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
u__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
u__0__MASK EQU 0x08
u__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
u__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
u__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
u__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
u__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
u__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
u__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
u__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
u__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
u__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
u__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
u__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
u__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
u__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
u__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
u__0__PC EQU CYREG_GPIO_PRT0_PC
u__0__PC2 EQU CYREG_GPIO_PRT0_PC2
u__0__PORT EQU 0
u__0__PS EQU CYREG_GPIO_PRT0_PS
u__0__SHIFT EQU 3
u__DR EQU CYREG_GPIO_PRT0_DR
u__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
u__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
u__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
u__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
u__INTR EQU CYREG_GPIO_PRT0_INTR
u__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
u__INTSTAT EQU CYREG_GPIO_PRT0_INTR
u__MASK EQU 0x08
u__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
u__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
u__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
u__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
u__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
u__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
u__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
u__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
u__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
u__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
u__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
u__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
u__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
u__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
u__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
u__PC EQU CYREG_GPIO_PRT0_PC
u__PC2 EQU CYREG_GPIO_PRT0_PC2
u__PORT EQU 0
u__PS EQU CYREG_GPIO_PRT0_PS
u__SHIFT EQU 3
u__SNAP EQU CYREG_GPIO_PRT0_INTR

/* v */
v__0__DR EQU CYREG_GPIO_PRT0_DR
v__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
v__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
v__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
v__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
v__0__HSIOM_MASK EQU 0x00000F00
v__0__HSIOM_SHIFT EQU 8
v__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
v__0__INTR EQU CYREG_GPIO_PRT0_INTR
v__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
v__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
v__0__MASK EQU 0x04
v__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
v__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
v__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
v__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
v__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
v__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
v__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
v__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
v__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
v__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
v__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
v__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
v__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
v__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
v__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
v__0__PC EQU CYREG_GPIO_PRT0_PC
v__0__PC2 EQU CYREG_GPIO_PRT0_PC2
v__0__PORT EQU 0
v__0__PS EQU CYREG_GPIO_PRT0_PS
v__0__SHIFT EQU 2
v__DR EQU CYREG_GPIO_PRT0_DR
v__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
v__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
v__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
v__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
v__INTR EQU CYREG_GPIO_PRT0_INTR
v__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
v__INTSTAT EQU CYREG_GPIO_PRT0_INTR
v__MASK EQU 0x04
v__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
v__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
v__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
v__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
v__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
v__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
v__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
v__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
v__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
v__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
v__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
v__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
v__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
v__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
v__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
v__PC EQU CYREG_GPIO_PRT0_PC
v__PC2 EQU CYREG_GPIO_PRT0_PC2
v__PORT EQU 0
v__PS EQU CYREG_GPIO_PRT0_PS
v__SHIFT EQU 2
v__SNAP EQU CYREG_GPIO_PRT0_INTR

/* w */
w__0__DR EQU CYREG_GPIO_PRT0_DR
w__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
w__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
w__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
w__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
w__0__HSIOM_MASK EQU 0x0000000F
w__0__HSIOM_SHIFT EQU 0
w__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
w__0__INTR EQU CYREG_GPIO_PRT0_INTR
w__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
w__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
w__0__MASK EQU 0x01
w__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
w__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
w__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
w__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
w__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
w__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
w__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
w__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
w__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
w__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
w__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
w__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
w__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
w__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
w__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
w__0__PC EQU CYREG_GPIO_PRT0_PC
w__0__PC2 EQU CYREG_GPIO_PRT0_PC2
w__0__PORT EQU 0
w__0__PS EQU CYREG_GPIO_PRT0_PS
w__0__SHIFT EQU 0
w__DR EQU CYREG_GPIO_PRT0_DR
w__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
w__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
w__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
w__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
w__INTR EQU CYREG_GPIO_PRT0_INTR
w__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
w__INTSTAT EQU CYREG_GPIO_PRT0_INTR
w__MASK EQU 0x01
w__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
w__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
w__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
w__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
w__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
w__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
w__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
w__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
w__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
w__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
w__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
w__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
w__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
w__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
w__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
w__PC EQU CYREG_GPIO_PRT0_PC
w__PC2 EQU CYREG_GPIO_PRT0_PC2
w__PORT EQU 0
w__PS EQU CYREG_GPIO_PRT0_PS
w__SHIFT EQU 0
w__SNAP EQU CYREG_GPIO_PRT0_INTR

/* Blue */
Blue__0__DR EQU CYREG_GPIO_PRT5_DR
Blue__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Blue__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Blue__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Blue__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
Blue__0__HSIOM_MASK EQU 0x00F00000
Blue__0__HSIOM_SHIFT EQU 20
Blue__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Blue__0__INTR EQU CYREG_GPIO_PRT5_INTR
Blue__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Blue__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Blue__0__MASK EQU 0x20
Blue__0__PC EQU CYREG_GPIO_PRT5_PC
Blue__0__PC2 EQU CYREG_GPIO_PRT5_PC2
Blue__0__PORT EQU 5
Blue__0__PS EQU CYREG_GPIO_PRT5_PS
Blue__0__SHIFT EQU 5
Blue__DR EQU CYREG_GPIO_PRT5_DR
Blue__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Blue__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Blue__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Blue__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Blue__INTR EQU CYREG_GPIO_PRT5_INTR
Blue__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Blue__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Blue__MASK EQU 0x20
Blue__PC EQU CYREG_GPIO_PRT5_PC
Blue__PC2 EQU CYREG_GPIO_PRT5_PC2
Blue__PORT EQU 5
Blue__PS EQU CYREG_GPIO_PRT5_PS
Blue__SHIFT EQU 5

/* CTRL */
CTRL__0__DR EQU CYREG_GPIO_PRT0_DR
CTRL__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CTRL__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CTRL__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CTRL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CTRL__0__HSIOM_MASK EQU 0x0F000000
CTRL__0__HSIOM_SHIFT EQU 24
CTRL__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CTRL__0__INTR EQU CYREG_GPIO_PRT0_INTR
CTRL__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CTRL__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CTRL__0__MASK EQU 0x40
CTRL__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CTRL__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CTRL__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CTRL__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CTRL__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CTRL__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CTRL__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CTRL__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CTRL__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CTRL__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CTRL__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CTRL__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CTRL__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CTRL__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CTRL__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CTRL__0__PC EQU CYREG_GPIO_PRT0_PC
CTRL__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CTRL__0__PORT EQU 0
CTRL__0__PS EQU CYREG_GPIO_PRT0_PS
CTRL__0__SHIFT EQU 6
CTRL__DR EQU CYREG_GPIO_PRT0_DR
CTRL__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CTRL__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CTRL__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CTRL__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CTRL__INTR EQU CYREG_GPIO_PRT0_INTR
CTRL__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CTRL__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CTRL__MASK EQU 0x40
CTRL__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CTRL__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CTRL__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CTRL__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CTRL__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CTRL__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CTRL__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CTRL__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CTRL__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CTRL__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CTRL__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CTRL__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CTRL__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CTRL__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CTRL__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CTRL__PC EQU CYREG_GPIO_PRT0_PC
CTRL__PC2 EQU CYREG_GPIO_PRT0_PC2
CTRL__PORT EQU 0
CTRL__PS EQU CYREG_GPIO_PRT0_PS
CTRL__SHIFT EQU 6

/* INHA */
INHA__0__DR EQU CYREG_GPIO_PRT3_DR
INHA__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
INHA__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
INHA__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
INHA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
INHA__0__HSIOM_MASK EQU 0x00F00000
INHA__0__HSIOM_SHIFT EQU 20
INHA__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
INHA__0__INTR EQU CYREG_GPIO_PRT3_INTR
INHA__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
INHA__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
INHA__0__MASK EQU 0x20
INHA__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
INHA__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
INHA__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
INHA__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
INHA__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
INHA__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
INHA__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
INHA__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
INHA__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
INHA__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
INHA__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
INHA__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
INHA__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
INHA__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
INHA__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
INHA__0__PC EQU CYREG_GPIO_PRT3_PC
INHA__0__PC2 EQU CYREG_GPIO_PRT3_PC2
INHA__0__PORT EQU 3
INHA__0__PS EQU CYREG_GPIO_PRT3_PS
INHA__0__SHIFT EQU 5
INHA__DR EQU CYREG_GPIO_PRT3_DR
INHA__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
INHA__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
INHA__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
INHA__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
INHA__INTR EQU CYREG_GPIO_PRT3_INTR
INHA__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
INHA__INTSTAT EQU CYREG_GPIO_PRT3_INTR
INHA__MASK EQU 0x20
INHA__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
INHA__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
INHA__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
INHA__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
INHA__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
INHA__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
INHA__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
INHA__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
INHA__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
INHA__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
INHA__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
INHA__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
INHA__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
INHA__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
INHA__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
INHA__PC EQU CYREG_GPIO_PRT3_PC
INHA__PC2 EQU CYREG_GPIO_PRT3_PC2
INHA__PORT EQU 3
INHA__PS EQU CYREG_GPIO_PRT3_PS
INHA__SHIFT EQU 5

/* INHB */
INHB__0__DR EQU CYREG_GPIO_PRT2_DR
INHB__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
INHB__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
INHB__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
INHB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
INHB__0__HSIOM_MASK EQU 0x00F00000
INHB__0__HSIOM_SHIFT EQU 20
INHB__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
INHB__0__INTR EQU CYREG_GPIO_PRT2_INTR
INHB__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
INHB__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
INHB__0__MASK EQU 0x20
INHB__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
INHB__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
INHB__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
INHB__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
INHB__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
INHB__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
INHB__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
INHB__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
INHB__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
INHB__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
INHB__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
INHB__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
INHB__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
INHB__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
INHB__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
INHB__0__PC EQU CYREG_GPIO_PRT2_PC
INHB__0__PC2 EQU CYREG_GPIO_PRT2_PC2
INHB__0__PORT EQU 2
INHB__0__PS EQU CYREG_GPIO_PRT2_PS
INHB__0__SHIFT EQU 5
INHB__DR EQU CYREG_GPIO_PRT2_DR
INHB__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
INHB__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
INHB__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
INHB__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
INHB__INTR EQU CYREG_GPIO_PRT2_INTR
INHB__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
INHB__INTSTAT EQU CYREG_GPIO_PRT2_INTR
INHB__MASK EQU 0x20
INHB__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
INHB__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
INHB__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
INHB__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
INHB__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
INHB__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
INHB__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
INHB__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
INHB__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
INHB__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
INHB__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
INHB__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
INHB__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
INHB__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
INHB__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
INHB__PC EQU CYREG_GPIO_PRT2_PC
INHB__PC2 EQU CYREG_GPIO_PRT2_PC2
INHB__PORT EQU 2
INHB__PS EQU CYREG_GPIO_PRT2_PS
INHB__SHIFT EQU 5

/* INHC */
INHC__0__DR EQU CYREG_GPIO_PRT2_DR
INHC__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
INHC__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
INHC__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
INHC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
INHC__0__HSIOM_MASK EQU 0xF0000000
INHC__0__HSIOM_SHIFT EQU 28
INHC__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
INHC__0__INTR EQU CYREG_GPIO_PRT2_INTR
INHC__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
INHC__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
INHC__0__MASK EQU 0x80
INHC__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
INHC__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
INHC__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
INHC__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
INHC__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
INHC__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
INHC__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
INHC__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
INHC__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
INHC__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
INHC__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
INHC__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
INHC__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
INHC__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
INHC__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
INHC__0__PC EQU CYREG_GPIO_PRT2_PC
INHC__0__PC2 EQU CYREG_GPIO_PRT2_PC2
INHC__0__PORT EQU 2
INHC__0__PS EQU CYREG_GPIO_PRT2_PS
INHC__0__SHIFT EQU 7
INHC__DR EQU CYREG_GPIO_PRT2_DR
INHC__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
INHC__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
INHC__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
INHC__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
INHC__INTR EQU CYREG_GPIO_PRT2_INTR
INHC__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
INHC__INTSTAT EQU CYREG_GPIO_PRT2_INTR
INHC__MASK EQU 0x80
INHC__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
INHC__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
INHC__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
INHC__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
INHC__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
INHC__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
INHC__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
INHC__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
INHC__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
INHC__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
INHC__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
INHC__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
INHC__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
INHC__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
INHC__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
INHC__PC EQU CYREG_GPIO_PRT2_PC
INHC__PC2 EQU CYREG_GPIO_PRT2_PC2
INHC__PORT EQU 2
INHC__PS EQU CYREG_GPIO_PRT2_PS
INHC__SHIFT EQU 7

/* UART */
UART_rx__0__DR EQU CYREG_GPIO_PRT5_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT5_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_GPIO_PRT5_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT5_PC2
UART_rx__0__PORT EQU 5
UART_rx__0__PS EQU CYREG_GPIO_PRT5_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_GPIO_PRT5_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT5_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT5_INTR
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_GPIO_PRT5_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT5_PC2
UART_rx__PORT EQU 5
UART_rx__PS EQU CYREG_GPIO_PRT5_PS
UART_rx__SHIFT EQU 0
UART_SCB__CTRL EQU CYREG_SCB2_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB2_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB2_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB2_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB2_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB2_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB2_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB2_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB2_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB2_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB2_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB2_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB2_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB2_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB2_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB2_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB2_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB2_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB2_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB2_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB2_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB2_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB2_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB2_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB2_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB2_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB2_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB2_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB2_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB2_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB2_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB2_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB2_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB2_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB2_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB2_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB2_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB2_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB2_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB2_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB2_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB2_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB2_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB2_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB2_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB2_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB2_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB2_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB2_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB2_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB2_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB2_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB2_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB2_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB2_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB2_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB2_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB2_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB2_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB2_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB2_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB2_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB2_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB2_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB2_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB2_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB2_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB2_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB2_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB2_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB2_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB2_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB2_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB2_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB2_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB2_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB2_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB2_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB2_UART_TX_CTRL
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL4
UART_SCBCLK__DIV_ID EQU 0x00000044
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_tx__0__DR EQU CYREG_GPIO_PRT5_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT5_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_GPIO_PRT5_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT5_PC2
UART_tx__0__PORT EQU 5
UART_tx__0__PS EQU CYREG_GPIO_PRT5_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_GPIO_PRT5_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT5_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT5_INTR
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_GPIO_PRT5_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT5_PC2
UART_tx__PORT EQU 5
UART_tx__PS EQU CYREG_GPIO_PRT5_PS
UART_tx__SHIFT EQU 1

/* PWM_A */
PWM_A_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM_A_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM_A_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM_A_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM_A_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM_A_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM_A_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM_A_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM_A_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM_A_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM_A_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM_A_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM_A_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_A_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM_A_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM_A_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_A_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM_A_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM_A_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM_A_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM_A_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM_A_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* PWM_B */
PWM_B_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_B_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_B_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_B_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_B_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_B_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_B_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_B_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_B_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_B_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_B_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_B_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_B_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_B_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_B_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_B_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_B_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* PWM_C */
PWM_C_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_C_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_C_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_C_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_C_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_C_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_C_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_C_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_C_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_C_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_C_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_C_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_C_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_C_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_C_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_C_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_C_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* isr_uf */
isr_uf__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_uf__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_uf__INTC_MASK EQU 0x02
isr_uf__INTC_NUMBER EQU 1
isr_uf__INTC_PRIOR_MASK EQU 0xC000
isr_uf__INTC_PRIOR_NUM EQU 1
isr_uf__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_uf__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_uf__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_ur */
isr_ur__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_ur__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_ur__INTC_MASK EQU 0x04
isr_ur__INTC_NUMBER EQU 2
isr_ur__INTC_PRIOR_MASK EQU 0xC00000
isr_ur__INTC_PRIOR_NUM EQU 3
isr_ur__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_ur__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_ur__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_vf */
isr_vf__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_vf__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_vf__INTC_MASK EQU 0x08
isr_vf__INTC_NUMBER EQU 3
isr_vf__INTC_PRIOR_MASK EQU 0xC0000000
isr_vf__INTC_PRIOR_NUM EQU 1
isr_vf__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_vf__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_vf__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_vr */
isr_vr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_vr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_vr__INTC_MASK EQU 0x10
isr_vr__INTC_NUMBER EQU 4
isr_vr__INTC_PRIOR_MASK EQU 0xC0
isr_vr__INTC_PRIOR_NUM EQU 3
isr_vr__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
isr_vr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_vr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_wf */
isr_wf__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_wf__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_wf__INTC_MASK EQU 0x20
isr_wf__INTC_NUMBER EQU 5
isr_wf__INTC_PRIOR_MASK EQU 0xC000
isr_wf__INTC_PRIOR_NUM EQU 1
isr_wf__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
isr_wf__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_wf__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_wr */
isr_wr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_wr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_wr__INTC_MASK EQU 0x40
isr_wr__INTC_NUMBER EQU 6
isr_wr__INTC_PRIOR_MASK EQU 0xC00000
isr_wr__INTC_PRIOR_NUM EQU 3
isr_wr__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
isr_wr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_wr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL13
Clock_1__DIV_ID EQU 0x00000041
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_1__PA_DIV_ID EQU 0x000000FF

/* Clock_2 */
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Clock_2__DIV_ID EQU 0x00000040
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_2__PA_DIV_ID EQU 0x000000FF

/* Clock_3 */
Clock_3__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL12
Clock_3__DIV_ID EQU 0x00000042
Clock_3__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_3__PA_DIV_ID EQU 0x000000FF

/* isr_millis */
isr_millis__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_millis__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_millis__INTC_MASK EQU 0x01
isr_millis__INTC_NUMBER EQU 0
isr_millis__INTC_PRIOR_MASK EQU 0xC0
isr_millis__INTC_PRIOR_NUM EQU 0
isr_millis__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_millis__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_millis__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Clock_micros */
Clock_micros__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL19
Clock_micros__DIV_ID EQU 0x00000043
Clock_micros__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Clock_micros__PA_DIV_ID EQU 0x000000FF

/* Counter_micros */
Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A00
Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A10
Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D00
Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D10
Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F00
Counter_micros_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F10
Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0
Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1
Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0
Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1
Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0
Counter_micros_CounterUDB_sC32_counterdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1
Counter_micros_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A0
Counter_micros_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_UDB_W8_A00
Counter_micros_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_UDB_W8_A10
Counter_micros_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D0
Counter_micros_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_UDB_W8_D00
Counter_micros_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_UDB_W8_D10
Counter_micros_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
Counter_micros_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F0
Counter_micros_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_UDB_W8_F00
Counter_micros_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_UDB_W8_F10
Counter_micros_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Counter_micros_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A01
Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A11
Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D01
Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D11
Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F01
Counter_micros_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F11
Counter_micros_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A1
Counter_micros_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_UDB_W8_A01
Counter_micros_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_UDB_W8_A11
Counter_micros_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D1
Counter_micros_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_UDB_W8_D01
Counter_micros_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_UDB_W8_D11
Counter_micros_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
Counter_micros_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F1
Counter_micros_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_UDB_W8_F01
Counter_micros_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_UDB_W8_F11
Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_UDB_W16_A02
Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_UDB_W16_A12
Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_UDB_W16_D02
Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_UDB_W16_D12
Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_UDB_W16_F02
Counter_micros_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_UDB_W16_F12
Counter_micros_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_UDB_CAT16_A2
Counter_micros_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_UDB_W8_A02
Counter_micros_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_UDB_W8_A12
Counter_micros_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_UDB_CAT16_D2
Counter_micros_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_UDB_W8_D02
Counter_micros_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_UDB_W8_D12
Counter_micros_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
Counter_micros_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_UDB_CAT16_F2
Counter_micros_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_UDB_W8_F02
Counter_micros_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_UDB_W8_F12
Counter_micros_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_UDB_CAT16_A3
Counter_micros_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_UDB_W8_A03
Counter_micros_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_UDB_W8_A13
Counter_micros_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_UDB_CAT16_D3
Counter_micros_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_UDB_W8_D03
Counter_micros_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_UDB_W8_D13
Counter_micros_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
Counter_micros_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_UDB_CAT16_F3
Counter_micros_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_UDB_W8_F03
Counter_micros_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_UDB_W8_F13
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Counter_micros_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK0
Counter_micros_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_micros_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_micros_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_micros_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_micros_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_micros_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_micros_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_micros_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_micros_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_micros_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_micros_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Counter_micros_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK3
Counter_micros_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
Counter_micros_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST3

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x11E611A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
