Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Sep  4 18:17:15 2020
| Host         : pcgrp running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu19eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   438 |
|    Minimum number of control sets                        |   438 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   458 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   438 |
| >= 0 to < 4        |   116 |
| >= 4 to < 6        |    70 |
| >= 6 to < 8        |    14 |
| >= 8 to < 10       |    62 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     5 |
| >= 16              |   150 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3745 |          619 |
| No           | No                    | Yes                    |             125 |           31 |
| No           | Yes                   | No                     |            1220 |          344 |
| Yes          | No                    | No                     |            9410 |         1250 |
| Yes          | No                    | Yes                    |              99 |           22 |
| Yes          | Yes                   | No                     |            2507 |          489 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/AS[0]                                                                                                                                     |                1 |              1 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                       | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
| ~design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                          | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/AS[0]                                                                                                                                     |                1 |              1 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                   |                1 |              1 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                   |                1 |              1 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                    |                1 |              1 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/b_pipe/m_payload_i[2]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                 | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/skid_buffer[1133]_i_1_n_0                                                                                                   |                1 |              1 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_en                                                                                                                                                                               | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/SR[0]                                                                                                                                                            |                1 |              2 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                       |                2 |              2 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                            |                2 |              2 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              2 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                 | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/skid_buffer[181]_i_1__1_n_0                                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                          |                1 |              2 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                          |                1 |              2 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                           |                2 |              2 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_wsplitter.accum_bresp                                                                                | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/SR[0]                                                                                   |                1 |              2 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1039]_i_1__0_n_0                                                                                                                                            | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                              |                1 |              2 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                   | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                        |                2 |              2 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.r_last_offset_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.mesg_reg                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                   | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                        |                1 |              2 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                      |                2 |              2 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                      |                2 |              2 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                           |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                              | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/AS[0]                                                                                                                                     |                1 |              2 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                            |                2 |              2 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                      |                2 |              2 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_1[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_0[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1][0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                       |                2 |              2 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                              | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_areset_r_reg[0]                                                             |                1 |              2 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                             | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                            |                1 |              2 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                           |                1 |              2 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/axi_arready0                                                                                                                                                                      | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_2_in                                                                                                                                                                            | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                        |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg                                                                                            |                                                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                  | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                        |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                        |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.state                                                                                               | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                   | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                        |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                     |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                  | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                      |                1 |              3 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                     | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                      |                2 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                       |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                        |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                        | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                        |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/state[2]_i_1_n_0                                                                                                                                                                     | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         |                1 |              3 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[0][0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                        | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                        |                2 |              3 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                       |                3 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                            |                3 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                   | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                        |                1 |              3 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                        |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state                                                                                      | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                2 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i_reg_1[0]                                                                                         | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                2 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                   | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                        |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/state                                                                                                                                        | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                1 |              3 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/axi_stream_to_galapa_0/inst/FSM_onehot_r_core_state[2]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                                             | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                               | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                         | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/state                                                                                                                                        | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                1 |              3 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                                         | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                          | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                2 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                   | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                        |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                   | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                        |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                  | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                3 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                             | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                        |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.state                                                                                              | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                2 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                             | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                        |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                  | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                        |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                2 |              3 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/galapagos_to_axi_str_0/inst/FSM_onehot_r_core_state[2]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                            | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                2 |              4 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                       | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                1 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8_n_0                                                                            | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                  |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                     |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg_0[0]                                                                                            |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                                                               | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                1 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[3][0]                                                                                     | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                1 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push122_out                                                                                                           | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                          |                2 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                             | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                3 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                     | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1132]_i_1_n_0                                                                                    |                2 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                  | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1132]_i_1__0_n_0                                                                                 |                3 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                           |                2 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                     | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                        |                1 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                        | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                        |                2 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                      |                2 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__6_n_0                                                                                   | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                1 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1__2_n_0                                                                                    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                              |                1 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                              |                1 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                             | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                      |                1 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                       | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                1 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/first_beat                                                                                          |                                                                                                                                                                                                                                         |                3 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                             | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                              |                1 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/E[0]                                                                                               | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                              |                1 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/fifoaddr[3]_i_1__4_n_0                                                                                            | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                2 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/fifoaddr[3]_i_1__5_n_0                                                                                           | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                2 |              4 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                 |                2 |              4 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]_0                                                                                      |                4 |              4 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                              |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_0                                                                                      |                4 |              4 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                             |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                               |                1 |              4 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                               |                2 |              5 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_2[0]                                                                                                                                              | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                        |                2 |              5 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                   | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                2 |              5 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                        |                2 |              5 |
|  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_qual                                                                                                            |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/gen_endpoint.r_cnt_reg[4][0]                                                                                                                                           | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                        |                1 |              5 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/E[0]                                                                                                                                         | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                2 |              5 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/E[0]                                                                                                                                         | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                1 |              5 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                      | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                2 |              5 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/bit_count                                                                                                                                                                            | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/SR[0]                                                                                                                                                            |                2 |              5 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                 | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1__1_n_0                                                                                                 |                2 |              5 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                             | design_1_i/debug_core/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                               |                1 |              6 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                 | design_1_i/debug_core/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                   |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel                                                                                                                                                              | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/AS[0]                                                                                                                                     |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                      |                2 |              6 |
|  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tck | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEIR_O_reg_0[0]                                                                                                                                        | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/AS[0]                                                                                                                                     |                1 |              6 |
|  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tck | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                      |                2 |              7 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                              |                1 |              7 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                       |                                                                                                                                                                                                                                         |                4 |              7 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                               |                                                                                                                                                                                                                                         |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                              |                2 |              7 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         |                4 |              7 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                            | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                        |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/counter[7]_i_1_n_0                                                                                                                                              |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                       | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                4 |              8 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[31]_i_1_n_0                                                                                                                                                              | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         |                4 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[15]_i_1_n_0                                                                                                                                                              | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         |                5 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                        | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                       |                4 |              8 |
| ~design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tck |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][7][userdata][7]_i_1_n_0                                                                               |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][12][userdata][7]_i_1_n_0                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][11][userdata][7]_i_1_n_0                                                                              |                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[31]                                                                                                                                                                        | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                       |                2 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[23]                                                                                                                                                                        | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                       |                2 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[15]                                                                                                                                                                        | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                       |                3 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[0]                                                                                                                                                                         | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                       |                3 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/gen_pipelined.state_reg[2][0]                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[7]_i_1_n_0                                                                                                                                                               | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         |                5 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[31]_i_1_n_0                                                                                                                                                              | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         |                5 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[23]_i_1_n_0                                                                                                                                                              | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         |                6 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[15]_i_1_n_0                                                                                                                                                              | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         |                5 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[7]_i_1_n_0                                                                                                                                                               | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         |                2 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1_n_0                                                                                                                                                              | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         |                5 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[23]_i_1_n_0                                                                                                                                                              | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         |                3 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[7]_i_1_n_0                                                                                                                                                               | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         |                4 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[15]_i_1_n_0                                                                                                                                                              | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         |                4 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                            | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                4 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[23]_i_1_n_0                                                                                                                                                              | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         |                2 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[31]_i_1_n_0                                                                                                                                                              | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         |                5 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[7]_i_1_n_0                                                                                                                                                               | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         |                3 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[15]_i_1_n_0                                                                                                                                                              | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         |                4 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[23]_i_1_n_0                                                                                                                                                              | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         |                4 |              8 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[10]                                                                                                    |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[4]                                                                                                     |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[9]                                                                                                     |                                                                                                                                                                                                                                         |                5 |              9 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[3]                                                                                                     |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[2]                                                                                                     |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[11]                                                                                                    |                                                                                                                                                                                                                                         |                4 |              9 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[5]                                                                                                     |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[1]                                                                                                     |                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[0]                                                                                                     |                                                                                                                                                                                                                                         |                4 |              9 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                                                           | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                              |                2 |              9 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[6]                                                                                                     |                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[8]                                                                                                     |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                  | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                3 |              9 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[7]                                                                                                     |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                             | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/SR[0]                                                                             |                3 |              9 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                              |                5 |              9 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                        |                7 |              9 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                |                3 |              9 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                              |                2 |              9 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/count                                                                                               | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                     |                4 |              9 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/b_push                                                                                              |                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                               | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                4 |              9 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state_reg[1]_1[0]                                                                                              | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                3 |              9 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[14]                                                                                                    |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[13]                                                                                                    |                                                                                                                                                                                                                                         |                4 |              9 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg[12]                                                                                                    |                                                                                                                                                                                                                                         |                2 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                 |                3 |             10 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                3 |             10 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/state_reg[s_ready_i][0]                                                                                    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                4 |             10 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]                                                                                                                                                  |                2 |             10 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                   |                                                                                                                                                                                                                                         |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                      | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                           |                5 |             12 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                       | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                            |                5 |             12 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                               | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                            |                7 |             12 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                            |                                                                                                                                                                                                                                         |                2 |             12 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                             | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                            |                4 |             12 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                      | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                           |                3 |             12 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i[37]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                         |                4 |             12 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                               |                                                                                                                                                                                                                                         |                5 |             12 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                      |                                                                                                                                                                                                                                         |                2 |             12 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                 | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                7 |             13 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                              | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |                3 |             13 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/vio_0/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                       |                4 |             15 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                        |               12 |             15 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/axi_stream_to_galapa_0/inst/dwc/FSM_onehot_r_core_state[2]_i_1__0_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             15 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                8 |             15 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/m_payload_i[231]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                         |                2 |             15 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             16 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                        |                4 |             16 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1039]_i_1__0_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             16 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[15]_i_1__0_n_0                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                                                         |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[15]_i_1_n_0                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                                                         |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             16 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                            |                                                                                                                                                                                                                                         |                1 |             16 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             16 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                         |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                                                       | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                 | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             17 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             17 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             18 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                      |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1131]_1[0]                                                                                                     |                                                                                                                                                                                                                                         |                9 |             19 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/galapagos_to_axi_str_0/inst/dwc/FSM_onehot_r_core_state[2]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             20 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                          |                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                                                 |                                                                                                                                                                                                                                         |                3 |             20 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                              |               16 |             20 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                      |                6 |             21 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                9 |             22 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                       |                                                                                                                                                                                                                                         |               11 |             23 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                              |                                                                                                                                                                                                                                         |                4 |             23 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                              |                                                                                                                                                                                                                                         |                9 |             24 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                               |                                                                                                                                                                                                                                         |                7 |             24 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                               |                                                                                                                                                                                                                                         |                6 |             24 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             25 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1131]_1[0]                                                                                                     |                                                                                                                                                                                                                                         |               12 |             29 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                               |               26 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                          |                6 |             31 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push122_out                                                                                                           |                                                                                                                                                                                                                                         |               12 |             31 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/bit_count[0]_i_1_n_0                                                                                                                                                                 | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         |                4 |             32 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/deployment_test_sour_0/inst/r_num_transfers_sent[0]_i_2_n_0                                                                                                                                                                                   | design_1_i/deployment_test_sour_0/inst/r_core_state_reg_n_0                                                                                                                                                                             |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                            |               10 |             32 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                               |                                                                                                                                                                                                                                         |               11 |             32 |
|  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tck | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0                                                                                                                                            | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg_0                                                                                                                             |                3 |             32 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg_rden                                                                                                                                                                      | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         |               13 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                              | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/AS[0]                                                                                                                                     |                5 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.id_state[1]_i_1_n_0                                                                                                                                                                           | design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/AS[0]                                                                                                                                     |                6 |             34 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |               22 |             34 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             35 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             35 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                         |               13 |             36 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_2_n_0                                                                                                                                                | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                               |                9 |             36 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             36 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/sel                                                                                                       |                                                                                                                                                                                                                                         |                4 |             37 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i[35]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                5 |             39 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             40 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             41 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             41 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                  |                                                                                                                                                                                                                                         |               16 |             47 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                           |                                                                                                                                                                                                                                         |                3 |             48 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |               14 |             49 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |               14 |             49 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/deployment_test_sour_0/inst/r_test_axis_tdata[48]_i_2_n_0                                                                                                                                                                                     | design_1_i/deployment_test_sour_0/inst/r_test_axis_tdata[48]_i_1_n_0                                                                                                                                                                    |               26 |             49 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                                         |               16 |             49 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             49 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             51 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/galapagos_to_axi_str_0/inst/dwc/r_output_last_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             58 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/galapagos_to_axi_str_0/inst/r_dwc_output_ready                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               15 |             58 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             58 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             58 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |               16 |             62 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                        |                                                                                                                                                                                                                                         |               14 |             64 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             64 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output                                                                                                                                                                           | design_1_i/debug_core/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                         |               16 |             64 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                           |                                                                                                                                                                                                                                         |                4 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |             65 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |               14 |             73 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             73 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                         |               15 |             79 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |               15 |             79 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |               16 |             81 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |               15 |             85 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                         |               15 |             85 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               25 |            103 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/s_ready_i_reg                                                                        |                                                                                                                                                                                                                                         |               20 |            130 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                                   |                                                                                                                                                                                                                                         |               20 |            130 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                                               | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1184]_i_1_n_0                                                                                                                              |               50 |            130 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                    |                                                                                                                                                                                                                                         |               50 |            130 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               64 |            134 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                 |                                                                                                                                                                                                                                         |               40 |            135 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                        | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                       |               14 |            137 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/w_payld_push_d_reg                                                                                      |                                                                                                                                                                                                                                         |               20 |            144 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                         |                                                                                                                                                                                                                                         |               20 |            144 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                              |                                                                                                                                                                                                                                         |               32 |            145 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |               35 |            145 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                              |                                                                                                                                                                                                                                         |               55 |            147 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                 | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                       |               14 |            155 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                            |                                                                                                                                                                                                                                         |               10 |            160 |
|  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk0    | design_1_i/debug_core/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                            |                                                                                                                                                                                                                                         |               11 |            176 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |               44 |            529 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/axi_stream_to_galapa_0/inst/dwc/r_output_last_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              128 |            557 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/axi_stream_to_galapa_0/inst/r_dwc_output_ready                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               90 |            557 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/deployment_test_sour_0/inst/r_packet_to_send[734]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               98 |            625 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                         |              151 |            779 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/deployment_test_rece_0/inst/r_received_packet                                                                                                                                                                                                 | design_1_i/deployment_test_rece_0/inst/r_core_state_reg_n_0                                                                                                                                                                             |               83 |            816 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/axi_stream_to_galapa_0/inst/r_axis_packet                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              182 |            928 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/axi_stream_to_galapa_0/inst/dwc/r_input_data[895]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              207 |            938 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/galapagos_to_axi_str_0/inst/r_galapagos_packet                                                                                                                                                                                                |                                                                                                                                                                                                                                         |              232 |           1110 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            | design_1_i/galapagos_to_axi_str_0/inst/dwc/r_input_data[1023]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |              226 |           1131 |
|  design_1_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              530 |           4333 |
+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


