
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 2000000
Simulation Instructions: 5000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs dpc3_traces/628.pop2_s-17B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy

Warmup complete CPU 0 instructions: 2000001 cycles: 600692 (Simulation time: 0 hr 1 min 29 sec) 

Finished CPU 0 instructions: 5000001 cycles: 6383297 cumulative IPC: 0.783294 (Simulation time: 0 hr 4 min 58 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.783294 instructions: 5000001 cycles: 6383297
ITLB TOTAL     ACCESS:     786754  HIT:     786507  MISS:        247  HIT %:    99.9686  MISS %:  0.0313948   MPKI: 0.0494
ITLB LOAD TRANSLATION ACCESS:     786754  HIT:     786507  MISS:        247  HIT %:    99.9686  MISS %:  0.0313948   MPKI: 0.0494
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 9 cycles
ITLB RQ	ACCESS:     932650	FORWARD:          0	MERGED:     145825	TO_CACHE:     786825

ITLB_Dead_block_count 243 4
ITLB_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
ITLB_interactions 0 0 0
ITLB_positive 0 0 0
ITLB_negative 0 0 0
ITLB_neutral 0 0 0 0 0 0
DTLB TOTAL     ACCESS:    1121538  HIT:    1117475  MISS:       4063  HIT %:    99.6377  MISS %:    0.36227   MPKI: 0.8126
DTLB LOAD TRANSLATION ACCESS:    1121538  HIT:    1117475  MISS:       4063  HIT %:    99.6377  MISS %:    0.36227   MPKI: 0.8126
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 22.0249 cycles
DTLB RQ	ACCESS:    1241109	FORWARD:          0	MERGED:     119023	TO_CACHE:    1122086

DTLB_Dead_block_count 4059 4
DTLB_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
DTLB_interactions 0 0 0
DTLB_positive 0 0 0
DTLB_negative 0 0 0
DTLB_neutral 0 0 0 0 0 0
STLB TOTAL     ACCESS:     156212  HIT:     155967  MISS:        245  HIT %:    99.8432  MISS %:   0.156838   MPKI: 0.049
STLB LOAD TRANSLATION ACCESS:       4310  HIT:       4065  MISS:        245  HIT %:    94.3155  MISS %:    5.68445   MPKI: 0.049
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:     151902  HIT:     151902  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 213.159 cycles
STLB RQ	ACCESS:     508652	FORWARD:          0	MERGED:     352440	TO_CACHE:     156212

STLB_Dead_block_count 241 4
STLB_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
STLB_interactions 0 0 0
STLB_positive 0 0 0
STLB_negative 0 0 0
STLB_neutral 0 0 0 0 0 0
STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:    1693411  HIT:    1565947  MISS:     127464  HIT %:    92.4729  MISS %:    7.52706   MPKI: 25.4928
L1D LOAD      ACCESS:     862273  HIT:     851233  MISS:      11040  HIT %:    98.7197  MISS %:    1.28034   MPKI: 2.208
L1D RFO       ACCESS:     327417  HIT:     299797  MISS:      27620  HIT %:    91.5643  MISS %:    8.43573   MPKI: 5.524
L1D PREFETCH  ACCESS:     503721  HIT:     414917  MISS:      88804  HIT %:    82.3704  MISS %:    17.6296   MPKI: 17.7608
L1D PREFETCH  REQUESTED:    1063579  ISSUED:    1008714  USEFUL:      69093  USELESS:      20043
L1D USEFUL LOAD PREFETCHES:      69093 PREFETCH ISSUED TO LOWER LEVEL:      92041  ACCURACY: 75.0676
L1D TIMELY PREFETCHES:      69093 LATE PREFETCHES: 338 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 92041 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 10054.4 cycles
L1D RQ	ACCESS:    1118538	FORWARD:          0	MERGED:     247979	TO_CACHE:     864165
L1D WQ	ACCESS:     379672	FORWARD:       6401	MERGED:       2728	TO_CACHE:     376944
L1D PQ	ACCESS:     504372	FORWARD:          0	MERGED:         23	TO_CACHE:     504342

L1D_Dead_block_count 282 10420
L1D_inaccurate_prefetch_count 7406 81736
Interactions: positive negative neutral
L1D_interactions 4892 6559 83101
L1D_positive 490 1404 2998
L1D_negative 5326 22 1211
L1D_neutral 68617 4308 76 14 752 9334
L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 677992
L1D ROI Sum of L1D PQ occupancy: 7396936
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:     930501  HIT:     924604  MISS:       5897  HIT %:    99.3663  MISS %:   0.633745   MPKI: 1.1794
L1I LOAD      ACCESS:     930501  HIT:     924604  MISS:       5897  HIT %:    99.3663  MISS %:   0.633745   MPKI: 1.1794
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 43.9352 cycles
L1I RQ	ACCESS:    1403137	FORWARD:          0	MERGED:     470487	TO_CACHE:     932650

L1I_Dead_block_count 5893 4
L1I_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
L1I_interactions 0 0 0
L1I_positive 0 0 0
L1I_negative 0 0 0
L1I_neutral 0 0 0 0 0 0
BTB TOTAL     ACCESS:     542691  HIT:     539642  MISS:       3049  HIT %:    99.4382  MISS %:    0.56183   MPKI: 0.6098
BTB BRANCH_DIRECT_JUMP	ACCESS:      10570  HIT:      10489  MISS:         81
BTB BRANCH_INDIRECT	ACCESS:        316  HIT:        282  MISS:         34
BTB BRANCH_CONDITIONAL	ACCESS:     491945  HIT:     491293  MISS:        652
BTB BRANCH_DIRECT_CALL	ACCESS:      19931  HIT:      19592  MISS:        339
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:      19929  HIT:      17986  MISS:       1943
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:     501453  HIT:     436079  MISS:      65374  HIT %:    86.9631  MISS %:    13.0369   MPKI: 13.0748
L2C LOAD      ACCESS:      16599  HIT:       7447  MISS:       9152  HIT %:    44.8641  MISS %:    55.1359   MPKI: 1.8304
L2C DATA LOAD MPKI: 0.6678
L2C INSTRUCTION LOAD MPKI: 1.1626
L2C RFO       ACCESS:      27620  HIT:      16941  MISS:      10679  HIT %:     61.336  MISS %:     38.664   MPKI: 2.1358
L2C PREFETCH  ACCESS:     415915  HIT:     370653  MISS:      45262  HIT %:    89.1175  MISS %:    10.8825   MPKI: 9.0524
L2C DATA PREFETCH MPKI: 9.0524
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:      40991  HIT:      40967  MISS:         24  HIT %:    99.9415  MISS %:  0.0585494   MPKI: 0.0048
L2C LOAD TRANSLATION ACCESS:        328  HIT:         71  MISS:        257  HIT %:    21.6463  MISS %:    78.3537   MPKI: 0.0514
L2C PREFETCH  REQUESTED:     435668  ISSUED:     423891  USEFUL:       3408  USELESS:      41915
L2C USEFUL LOAD PREFETCHES:       3408 PREFETCH ISSUED TO LOWER LEVEL:      45346  ACCURACY: 7.51555
L2C TIMELY PREFETCHES:       3408 LATE PREFETCHES: 83 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 33686 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 63.3897 cycles
L2C RQ	ACCESS:      44547	FORWARD:          0	MERGED:          0	TO_CACHE:      44547
L2C WQ	ACCESS:      40991	FORWARD:          6	MERGED:          0	TO_CACHE:      40991
L2C PQ	ACCESS:     513033	FORWARD:          0	MERGED:      91600	TO_CACHE:     421427

L2C_Dead_block_count 13526 6479
L2C_inaccurate_prefetch_count 38707 6639
Interactions: positive negative neutral
L2C_interactions 7231 7263 43212
L2C_positive 1916 1784 3531
L2C_negative 2594 1217 3452
L2C_neutral 416 271 10884 9172 22046 423
L2C Instructions Evicting Data 5453
L2C Translations Evicting Data 236
L2C Data Evicting Data 53639
L2C Instructions Evicting Instructions 330
L2C Translations Evicting Instructions 21
L2C Data Evicting Instructions 5419
L2C Instructions Evicting Translations 30
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 222
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:        245  HIT:        245  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:        245  HIT:        245  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL5_Dead_block_count 0 0
PSCL5_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL5_interactions 0 0 0
PSCL5_positive 0 0 0
PSCL5_negative 0 0 0
PSCL5_neutral 0 0 0 0 0 0
PSCL4 TOTAL     ACCESS:        245  HIT:        245  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:        245  HIT:        245  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4_Dead_block_count 0 0
PSCL4_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL4_interactions 0 0 0
PSCL4_positive 0 0 0
PSCL4_negative 0 0 0
PSCL4_neutral 0 0 0 0 0 0
PSCL3 TOTAL     ACCESS:        245  HIT:        245  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:        245  HIT:        245  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3_Dead_block_count 0 0
PSCL3_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL3_interactions 0 0 0
PSCL3_positive 0 0 0
PSCL3_negative 0 0 0
PSCL3_neutral 0 0 0 0 0 0
PSCL2 TOTAL     ACCESS:        245  HIT:        162  MISS:         83  HIT %:    66.1224  MISS %:    33.8776   MPKI: 0.0166
PSCL2 LOAD TRANSLATION ACCESS:        245  HIT:        162  MISS:         83  HIT %:    66.1224  MISS %:    33.8776   MPKI: 0.0166
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2_Dead_block_count 0 0
PSCL2_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL2_interactions 0 0 0
PSCL2_positive 0 0 0
PSCL2_negative 0 0 0
PSCL2_neutral 0 0 0 0 0 0
LLC TOTAL     ACCESS:      84200  HIT:      66990  MISS:      17210  HIT %:    79.5606  MISS %:    20.4394   MPKI: 3.442
LLC LOAD      ACCESS:       9072  HIT:       8589  MISS:        483  HIT %:    94.6759  MISS %:    5.32407   MPKI: 0.0966
LLC RFO       ACCESS:      10676  HIT:       9601  MISS:       1075  HIT %:    89.9307  MISS %:    10.0693   MPKI: 0.215
LLC PREFETCH  ACCESS:      45345  HIT:      29774  MISS:      15571  HIT %:     65.661  MISS %:     34.339   MPKI: 3.1142
LLC WRITEBACK ACCESS:      18850  HIT:      18818  MISS:         32  HIT %:    99.8302  MISS %:   0.169761   MPKI: 0.0064
LLC LOAD TRANSLATION ACCESS:        257  HIT:        208  MISS:         49  HIT %:    80.9339  MISS %:    19.0661   MPKI: 0.0098
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        550  USELESS:       2839
LLC USEFUL LOAD PREFETCHES:        550 PREFETCH ISSUED TO LOWER LEVEL:      15571  ACCURACY: 3.53221
LLC TIMELY PREFETCHES:        550 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 126.175 cycles
LLC RQ	ACCESS:      20005	FORWARD:          0	MERGED:          0	TO_CACHE:      20005
LLC WQ	ACCESS:      18850	FORWARD:          0	MERGED:          0	TO_CACHE:      18850
LLC PQ	ACCESS:      45346	FORWARD:          0	MERGED:          0	TO_CACHE:      45346

LLC_Dead_block_count 921 686
LLC_inaccurate_prefetch_count 6254 9317
Interactions: positive negative neutral
LLC_interactions 62 12317 3409
LLC_positive 13 17 32
LLC_negative 11260 80 977
LLC_neutral 1192 6 512 114 1550 35
LLC Dense regions hint to LLC: 0

RAW hits: 19609
Loads Generated: 1138148
Loads sent to L1D: 1118538
Stores Generated: 379672
Stores sent to L1D: 379672
Major fault: 0 Minor fault: 961
Allocated PAGES: 961

stream: 
stream:times selected: 256746
stream:pref_filled: 119728
stream:pref_useful: 93790
stream:pref_late: 349
stream:misses: 297
stream:misses_by_poll: 0

CS: 
CS:times selected: 227451
CS:pref_filled: 1617
CS:pref_useful: 897
CS:pref_late: 12
CS:misses: 4673
CS:misses_by_poll: 6

CPLX: 
CPLX:times selected: 29164
CPLX:pref_filled: 966
CPLX:pref_useful: 393
CPLX:pref_late: 3
CPLX:misses: 2620
CPLX:misses_by_poll: 0

NL_L1: 
NL:times selected: 35
NL:pref_filled: 9
NL:pref_useful: 8
NL:pref_late: 0
NL:misses: 8
NL:misses_by_poll: 0

total selections: 513396
total_filled: 88804
total_useful: 69093
total_late: 443
total_polluted: 6
total_misses_after_warmup: 12932
conflicts: 12737
Degree Incremented Times: 13993
Degree Decremented Times: 2438

L1 IP Table Write Accesses: 847518
L1 IP Table Read Accesses: 834781
L1 RST Write Accesses: 184633
L1 RST Read Accesses: 369266
L1 CSPT Write Accesses: 184633
L1 CSPT Read Accesses: 205220
L1 RR Filter Tag Write Accesses: 559237
L1 RR Filter Tag Read Accesses: 41552509
L1 IP Table Tag Write Accesses: 864165
L1 IP Table Tag Read Accesses: 864165
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 1727970
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 1534080
test: 11353
L2 IP Table Read Accesses: 165825
L2 IP Table Write Accesses: 162868
L2 IP Table Tag Read Accesses: 85714
L2 IP Table Tag Write Accesses: 85714

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      11423  ROW_BUFFER_MISS:       5755
 DBUS_CONGESTED:         42
 WQ ROW_BUFFER_HIT:        260  ROW_BUFFER_MISS:        742  FULL:          0

 AVG_CONGESTED_CYCLE: 5
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 5606649
0banks busy for write cycles: 231
1banks busy for read cycles: 426515
1banks busy for write cycles: 31816
2banks busy for read cycles: 122850
2banks busy for write cycles: 16615
3banks busy for read cycles: 43149
3banks busy for write cycles: 9395
4banks busy for read cycles: 20153
4banks busy for write cycles: 7317
5banks busy for read cycles: 14277
5banks busy for write cycles: 7348
6banks busy for read cycles: 12044
6banks busy for write cycles: 3550
7banks busy for read cycles: 24220
7banks busy for write cycles: 2273
8banks busy for read cycles: 29905
8banks busy for write cycles: 4991

CPU 0 Branch Prediction Accuracy: 96.5736% MPKI: 3.915 Average ROB Occupancy at Mispredict: 23.4751
Branch types
NOT_BRANCH: 4428423 88.5684%
BRANCH_DIRECT_JUMP: 10570 0.2114%
BRANCH_INDIRECT: 316 0.00632%
BRANCH_CONDITIONAL: 520554 10.4111%
BRANCH_DIRECT_CALL: 19931 0.39862%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 19929 0.39858%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D     69093       338     20043     88804   1008714   1063579
@Sumon_Early_by_class_L1D     67619       685       260         0
@Sumon_Late_by_class_L1D       260         3         2         0

@Sumon_Early_by_cycle_L1D      1995     10061     15401      4921      6240     26532      2960       168       410       278        86        41
@Sumon_Late_by_cycle_L1D       275        61         2         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L1D      1779      9690     15152      4837      6155     26305      2829       124       364       265        78        41
@Sumon_Early_CS_L1D        60       167        75        46        67       109        81        38        39         3         0         0
@Sumon_Early_CPLX_L1D        26         4        31         3        18       114        48         6         3         3         4         0
@Sumon_Late_stream_L1D       202        57         1         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L1D         3         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         2         0         0         0         0         0         0         0         0         0         0         0
@sumon_overall_L2C      3408        83     41915     45262    423891    435668
@Sumon_Early_by_class_L2C      2674        53        10         0
@Sumon_Late_by_class_L2C        13         0         0         0

@Sumon_Early_by_cycle_L2C       200       186       146        92        43       145        36        23       140       105       458      1834
@Sumon_Late_by_cycle_L2C        79         4         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L2C        26        63        22        19        15       126        28        19       129        94       410      1723
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         4         0         3        46
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         1         3         6
@Sumon_Late_stream_L2C        10         3         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 961
