// Seed: 1347292427
`timescale 1ps / 1 ps
module module_0 (
    input id_0
    , id_4,
    input id_1,
    input id_2,
    output logic id_3
);
  type_7(
      id_2, ~id_3, 1
  );
  logic id_5;
  always @(posedge 1 or posedge 1 != 1) begin
    id_5 = 1'b0;
  end
endmodule
