{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643924564075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643924564087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 03 13:42:43 2022 " "Processing started: Thu Feb 03 13:42:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643924564087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643924564087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643924564087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1643924564497 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643924564497 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endcase\";  expecting \"end\" controlSignals.sv(137) " "Verilog HDL syntax error at controlSignals.sv(137) near text: \"endcase\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "controlSignals.sv" "" { Text "D:/EE/ee469labs/lab3/controlSignals.sv" 137 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1643924573591 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \":\", or \",\" controlSignals.sv(142) " "Verilog HDL syntax error at controlSignals.sv(142) near text: \";\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "controlSignals.sv" "" { Text "D:/EE/ee469labs/lab3/controlSignals.sv" 142 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1643924573591 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \":\", or \",\" controlSignals.sv(144) " "Verilog HDL syntax error at controlSignals.sv(144) near text: \";\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "controlSignals.sv" "" { Text "D:/EE/ee469labs/lab3/controlSignals.sv" 144 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1643924573591 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" controlSignals.sv(147) " "Verilog HDL syntax error at controlSignals.sv(147) near text: \")\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "controlSignals.sv" "" { Text "D:/EE/ee469labs/lab3/controlSignals.sv" 147 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1643924573591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlsignals.sv 0 0 " "Found 0 design units, including 0 entities, in source file controlsignals.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643924573592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/nor_in64.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu/nor_in64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor_in64 " "Found entity 1: nor_in64" {  } { { "alu/nor_in64.sv" "" { Text "D:/EE/ee469labs/lab3/alu/nor_in64.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573594 ""} { "Info" "ISGN_ENTITY_NAME" "2 nor_in64_testbench " "Found entity 2: nor_in64_testbench" {  } { { "alu/nor_in64.sv" "" { Text "D:/EE/ee469labs/lab3/alu/nor_in64.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643924573594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/math.sv 4 4 " "Found 4 design units, including 4 entities, in source file alu/math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "alu/math.sv" "" { Text "D:/EE/ee469labs/lab3/alu/math.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573596 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "alu/math.sv" "" { Text "D:/EE/ee469labs/lab3/alu/math.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573596 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "alu/math.sv" "" { Text "D:/EE/ee469labs/lab3/alu/math.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573596 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "alu/math.sv" "" { Text "D:/EE/ee469labs/lab3/alu/math.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643924573596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "alu/fullAdder.sv" "" { Text "D:/EE/ee469labs/lab3/alu/fullAdder.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643924573598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu_1bit_slice.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu_1bit_slice.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_1bit_slice " "Found entity 1: alu_1bit_slice" {  } { { "alu/alu_1bit_slice.sv" "" { Text "D:/EE/ee469labs/lab3/alu/alu_1bit_slice.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643924573600 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting a description alu.sv(10) " "Verilog HDL syntax error at alu.sv(10) near text: \";\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "alu/alu.sv" "" { Text "D:/EE/ee469labs/lab3/alu/alu.sv" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1643924573601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.sv 0 0 " "Found 0 design units, including 0 entities, in source file alu/alu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643924573601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoders/decoder5to32.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoders/decoder5to32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32 " "Found entity 1: decoder5to32" {  } { { "decoders/decoder5to32.sv" "" { Text "D:/EE/ee469labs/lab3/decoders/decoder5to32.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573602 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder5to32_testbench " "Found entity 2: decoder5to32_testbench" {  } { { "decoders/decoder5to32.sv" "" { Text "D:/EE/ee469labs/lab3/decoders/decoder5to32.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643924573602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoders/decoder4to16.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoders/decoder4to16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4to16 " "Found entity 1: decoder4to16" {  } { { "decoders/decoder4to16.sv" "" { Text "D:/EE/ee469labs/lab3/decoders/decoder4to16.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643924573604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoders/decoder2to4.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoders/decoder2to4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Found entity 1: decoder2to4" {  } { { "decoders/decoder2to4.sv" "" { Text "D:/EE/ee469labs/lab3/decoders/decoder2to4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573605 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder2to4_testbench " "Found entity 2: decoder2to4_testbench" {  } { { "decoders/decoder2to4.sv" "" { Text "D:/EE/ee469labs/lab3/decoders/decoder2to4.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643924573605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoders/decoder1to2.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoders/decoder1to2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder1to2 " "Found entity 1: decoder1to2" {  } { { "decoders/decoder1to2.sv" "" { Text "D:/EE/ee469labs/lab3/decoders/decoder1to2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573606 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder1to2_testbench " "Found entity 2: decoder1to2_testbench" {  } { { "decoders/decoder1to2.sv" "" { Text "D:/EE/ee469labs/lab3/decoders/decoder1to2.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643924573606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexors/multiplexor64of32to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexors/multiplexor64of32to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor64of32to1 " "Found entity 1: multiplexor64of32to1" {  } { { "multiplexors/multiplexor64of32to1.sv" "" { Text "D:/EE/ee469labs/lab3/multiplexors/multiplexor64of32to1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643924573608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexors/multiplexor32to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file multiplexors/multiplexor32to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor32to1 " "Found entity 1: multiplexor32to1" {  } { { "multiplexors/multiplexor32to1.sv" "" { Text "D:/EE/ee469labs/lab3/multiplexors/multiplexor32to1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573609 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "multiplexors/multiplexor32to1.sv" "" { Text "D:/EE/ee469labs/lab3/multiplexors/multiplexor32to1.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643924573609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexors/multiplexor16to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file multiplexors/multiplexor16to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor16to1 " "Found entity 1: multiplexor16to1" {  } { { "multiplexors/multiplexor16to1.sv" "" { Text "D:/EE/ee469labs/lab3/multiplexors/multiplexor16to1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573611 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1_testbench " "Found entity 2: mux16_1_testbench" {  } { { "multiplexors/multiplexor16to1.sv" "" { Text "D:/EE/ee469labs/lab3/multiplexors/multiplexor16to1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643924573611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexors/multiplexor4to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file multiplexors/multiplexor4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor4to1 " "Found entity 1: multiplexor4to1" {  } { { "multiplexors/multiplexor4to1.sv" "" { Text "D:/EE/ee469labs/lab3/multiplexors/multiplexor4to1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573612 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "multiplexors/multiplexor4to1.sv" "" { Text "D:/EE/ee469labs/lab3/multiplexors/multiplexor4to1.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643924573612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexors/multiplexor2to1.sv 2 2 " "Found 2 design units, including 2 entities, in source file multiplexors/multiplexor2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor2to1 " "Found entity 1: multiplexor2to1" {  } { { "multiplexors/multiplexor2to1.sv" "" { Text "D:/EE/ee469labs/lab3/multiplexors/multiplexor2to1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573614 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplexor2to1_testbench " "Found entity 2: multiplexor2to1_testbench" {  } { { "multiplexors/multiplexor2to1.sv" "" { Text "D:/EE/ee469labs/lab3/multiplexors/multiplexor2to1.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643924573614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registers/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "registers/regfile.sv" "" { Text "D:/EE/ee469labs/lab3/registers/regfile.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643924573615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "D:/EE/ee469labs/lab3/instructmem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573616 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "D:/EE/ee469labs/lab3/instructmem.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643924573616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "D:/EE/ee469labs/lab3/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573618 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "D:/EE/ee469labs/lab3/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643924573618 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE1_SoC.sv " "Can't analyze file -- file DE1_SoC.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1643924573619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexors/mux_8to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexors/mux_8to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8to1 " "Found entity 1: mux_8to1" {  } { { "multiplexors/mux_8to1.sv" "" { Text "D:/EE/ee469labs/lab3/multiplexors/mux_8to1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643924573620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643924573620 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EE/ee469labs/lab3/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file D:/EE/ee469labs/lab3/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643924573642 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643924573717 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 03 13:42:53 2022 " "Processing ended: Thu Feb 03 13:42:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643924573717 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643924573717 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643924573717 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643924573717 ""}
