git clone --depth 1 --no-tags https://github.com/saisumanthpamujula/Synchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543485825
git clone --depth 1 --no-tags https://github.com/Alapati-Venkat/BINARY_SEARCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543625103
git clone --depth 1 --no-tags https://github.com/MehrabToghani/ComputerArchitectureLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539138819
git clone --depth 1 --no-tags https://github.com/arq-org-computadores/mips-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539190801
git clone --depth 1 --no-tags https://github.com/Ahmed00Gaber/FPGA-Stegnography.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539531146
git clone --depth 1 --no-tags https://github.com/IngilizAdam/FPGA_Scientific_Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545318260
git clone --depth 1 --no-tags https://github.com/Zebio/CPU_Assincrona.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544975717
git clone --depth 1 --no-tags https://github.com/abdulmannan05/Design-and-Implementation-of-Mixed-Signal-Circuit-2-1-MUX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545380730
git clone --depth 1 --no-tags https://github.com/kgarima1234/Synchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541094356
git clone --depth 1 --no-tags https://github.com/datachiii/master-chi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542122327
git clone --depth 1 --no-tags https://github.com/diegob94/ulx3s_blink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542864259
git clone --depth 1 --no-tags https://github.com/kenkey101/Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543193233
git clone --depth 1 --no-tags https://github.com/deepthi7799/project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540023705
git clone --depth 1 --no-tags https://github.com/chungen04/Digital-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539884595
git clone --depth 1 --no-tags https://github.com/ECEahnbin/ECEexp4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539877339
git clone --depth 1 --no-tags https://github.com/Mishrasuyash14/Moving_avg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543954684
git clone --depth 1 --no-tags https://github.com/amichai-bd/CPUGarageChallenge_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544952869
git clone --depth 1 --no-tags https://github.com/yuantian94/Multi-user-Game-Based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544345530
git clone --depth 1 --no-tags https://github.com/gbalaratnaswamy/Elevator_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544085829
git clone --depth 1 --no-tags https://github.com/jian-fang/a2p-mpw7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542452876
git clone --depth 1 --no-tags https://github.com/h-enes-simsek/SimpleSinglePurposeProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538219082
git clone --depth 1 --no-tags https://github.com/yarakhalaf/Pipelined_MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538306251
git clone --depth 1 --no-tags https://github.com/Rylan-Bumbasi/MIPSPipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538336413
git clone --depth 1 --no-tags https://github.com/ZhuohaoXu/ECE-385---Digital-Systems-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540260999
git clone --depth 1 --no-tags https://github.com/Jerry0708/ICC_2016_grad_cell.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541687711
git clone --depth 1 --no-tags https://github.com/brucechanglongxu/ComputerArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541696622
git clone --depth 1 --no-tags https://github.com/jefferyxu1/Multihat-Gaussian-Random-Number-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545509910
git clone --depth 1 --no-tags https://github.com/TinyTapeout/tinytapeout-02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550380922
git clone --depth 1 --no-tags https://github.com/PacktPublishing/Architecting-and-Building-High-Speed-SoCs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550739190
git clone --depth 1 --no-tags https://github.com/BigPig-Bro/Cyclone-IV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547121130
git clone --depth 1 --no-tags https://github.com/tsnlab/npu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546507463
git clone --depth 1 --no-tags https://github.com/briansune/Kintex-7-OV13850-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552601595
git clone --depth 1 --no-tags https://github.com/RicoLi424/CNN-Digit-Recognition-Accelerated-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551623742
git clone --depth 1 --no-tags https://github.com/opengateware/arcade-bankp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547800360
git clone --depth 1 --no-tags https://github.com/EECS150/fpga_project_skeleton_fa22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550525542
git clone --depth 1 --no-tags https://github.com/CSI-SCT-SB/CSL-202-Digital-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555397523
git clone --depth 1 --no-tags https://github.com/wanderingnail/AXI_DMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548148950
git clone --depth 1 --no-tags https://github.com/learn-cocotb/tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545859211
git clone --depth 1 --no-tags https://github.com/mjmaher987/Digital-Systems-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555452252
git clone --depth 1 --no-tags https://github.com/dkgrizzly/pano_term.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550397893
git clone --depth 1 --no-tags https://github.com/romavis/lwdo-sdr-fw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549012535
git clone --depth 1 --no-tags https://github.com/Zzzz0zzzZ/hardware-course-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555859915
git clone --depth 1 --no-tags https://github.com/yathAg/Physical_Verification_SKY130A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549739957
git clone --depth 1 --no-tags https://github.com/va7deo/alpha68k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550487050
git clone --depth 1 --no-tags https://github.com/Roodaki/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554878396
git clone --depth 1 --no-tags https://github.com/Abd1997-Dev/Design-of-Area-Effcient-Low-Latency-5G-Compliant-LDPC-Decoder-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554419260
git clone --depth 1 --no-tags https://github.com/rvem/itmo-comp-arch-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550901589
git clone --depth 1 --no-tags https://github.com/fluctlight001/Nova164_RV_I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554309546
git clone --depth 1 --no-tags https://github.com/xiachunqiudong/my86_pipe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554260152
git clone --depth 1 --no-tags https://github.com/wld2000/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553940592
git clone --depth 1 --no-tags https://github.com/hnyls2002/Gnosis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555667759
git clone --depth 1 --no-tags https://github.com/wanderingnail/APB_ASYNCHRONOUS_BRIDGE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548150448
git clone --depth 1 --no-tags https://github.com/Jayanth-sharma/Mixed-signal-Two-Step-Flash-ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547332072
git clone --depth 1 --no-tags https://github.com/xeonds/xeonds.github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549697979
git clone --depth 1 --no-tags https://github.com/yfjobs97/MSDAP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546490572
git clone --depth 1 --no-tags https://github.com/qweryy0566/Toy-CPU-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553315493
git clone --depth 1 --no-tags https://github.com/HurleyResearch/nRFICE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547573215
git clone --depth 1 --no-tags https://github.com/SJTU-ECTL/HEDALS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547940076
git clone --depth 1 --no-tags https://github.com/dkgrizzly/nespc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551319280
git clone --depth 1 --no-tags https://github.com/santoslucas/Processador-RAM-ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547486487
git clone --depth 1 --no-tags https://github.com/vini-2205/Hierarquia-de-Memoria-Inclusiva.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551792584
git clone --depth 1 --no-tags https://github.com/MadhuriKadam9/Phase-Locked-Loop-Design-in-Sky130nm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547360057
git clone --depth 1 --no-tags https://github.com/vini-2205/Processador-Uniciclo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551799874
git clone --depth 1 --no-tags https://github.com/yfjobs97/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546515216
git clone --depth 1 --no-tags https://github.com/inderjit303/32-bit-SRAM-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547404488
git clone --depth 1 --no-tags https://github.com/1024th/RV32I-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552372462
git clone --depth 1 --no-tags https://github.com/vini-2205/Processador-Verilog-RAM-ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550660810
git clone --depth 1 --no-tags https://github.com/Abd1997-Dev/32_bit_MIPS_Single_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555776335
git clone --depth 1 --no-tags https://github.com/QinfendeDD/verilog-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555745631
git clone --depth 1 --no-tags https://github.com/panxxhub/verilator-unisims.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549937913
git clone --depth 1 --no-tags https://github.com/Yaoshangshang96/FPGA-based_approx_mult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552931475
git clone --depth 1 --no-tags https://github.com/eduglez03/Estructura_de_Computadores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546706748
git clone --depth 1 --no-tags https://github.com/jc-bao/comm_sys_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555253673
git clone --depth 1 --no-tags https://github.com/V-Emanuel/MIPS.Processor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552125986
git clone --depth 1 --no-tags https://github.com/microdynamics-cpu/tree-core-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551858198
git clone --depth 1 --no-tags https://github.com/Seyviour/fpga_spectrometer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551555917
git clone --depth 1 --no-tags https://github.com/Theparia/Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549465571
git clone --depth 1 --no-tags https://github.com/MahmoudRedaSayed/SPI_Serial-Peripheral-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552731738
git clone --depth 1 --no-tags https://github.com/Zathura1sanky/8X8-SRAM-Mixed-Signal-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547781412
git clone --depth 1 --no-tags https://github.com/IEEE-NITK/Password-Cracker-On-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545930605
git clone --depth 1 --no-tags https://github.com/lvzhengde/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554657153
git clone --depth 1 --no-tags https://github.com/kei-seu/I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547647500
git clone --depth 1 --no-tags https://github.com/asdplk0410/b-icc-2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550722829
git clone --depth 1 --no-tags https://github.com/gjghlinix/dds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553605757
git clone --depth 1 --no-tags https://github.com/huertma/NanoCMOS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546953983
git clone --depth 1 --no-tags https://github.com/ishanagg2001/Hardware-modelling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549696397
git clone --depth 1 --no-tags https://github.com/KOTOKORURU/ETC2_Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550744481
git clone --depth 1 --no-tags https://github.com/LauYeeYu/RV32I-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552663873
git clone --depth 1 --no-tags https://github.com/kimna16/CSE3016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546497610
git clone --depth 1 --no-tags https://github.com/NYU-MLDA/ALMOST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554436040
git clone --depth 1 --no-tags https://github.com/siddharth062022/Power-Efficient-Approximate-4-2-Compressors-for-Imprecise-8-BIT-Multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555700934
git clone --depth 1 --no-tags https://github.com/antoniovillena/2nduserio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549044273
