============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sun Oct 30 02:20:09 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_vga_display/display_number_area_syn_2 will be merged with clock u_vga_display/display_number_area
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 59 feed throughs used by 47 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  6.926143s wall, 6.781250s user + 0.218750s system = 7.000000s CPU (101.1%)

RUN-1004 : used memory is 564 MB, reserved memory is 538 MB, peak memory is 605 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.281243s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (102.4%)

RUN-1004 : used memory is 597 MB, reserved memory is 568 MB, peak memory is 605 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.702634s wall, 1.718750s user + 0.015625s system = 1.734375s CPU (101.9%)

RUN-1004 : used memory is 573 MB, reserved memory is 546 MB, peak memory is 605 MB
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'lcd_en', assumed default net type 'wire' in RTL/test_camera.v(204)
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.293954s wall, 0.265625s user + 0.171875s system = 0.437500s CPU (7.0%)

RUN-1004 : used memory is 110 MB, reserved memory is 589 MB, peak memory is 605 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.607334s wall, 0.375000s user + 0.218750s system = 0.593750s CPU (9.0%)

RUN-1004 : used memory is 110 MB, reserved memory is 589 MB, peak memory is 605 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : undeclared symbol 'lcd_en', assumed default net type 'wire' in RTL/test_camera.v(204)
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1
RUN-6001 WARNING: Failed to reset syn_1: some files can't be removed in C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/syn_1
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_vga_display/display_number_area_syn_2 will be merged with clock u_vga_display/display_number_area
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 47 feed throughs used by 44 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.561463s wall, 3.078125s user + 0.531250s system = 3.609375s CPU (101.3%)

RUN-1004 : used memory is 543 MB, reserved memory is 597 MB, peak memory is 605 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.291810s wall, 1.265625s user + 0.031250s system = 1.296875s CPU (100.4%)

RUN-1004 : used memory is 583 MB, reserved memory is 618 MB, peak memory is 605 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.583678s wall, 1.531250s user + 0.062500s system = 1.593750s CPU (100.6%)

RUN-1004 : used memory is 587 MB, reserved memory is 622 MB, peak memory is 605 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.279465s wall, 0.140625s user + 0.234375s system = 0.375000s CPU (6.0%)

RUN-1004 : used memory is 591 MB, reserved memory is 623 MB, peak memory is 609 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.580034s wall, 0.250000s user + 0.234375s system = 0.484375s CPU (7.4%)

RUN-1004 : used memory is 591 MB, reserved memory is 623 MB, peak memory is 609 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 56 feed throughs used by 51 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.157685s wall, 3.015625s user + 0.265625s system = 3.281250s CPU (103.9%)

RUN-1004 : used memory is 608 MB, reserved memory is 642 MB, peak memory is 610 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.265743s wall, 1.265625s user + 0.062500s system = 1.328125s CPU (104.9%)

RUN-1004 : used memory is 608 MB, reserved memory is 642 MB, peak memory is 610 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.541104s wall, 1.546875s user + 0.062500s system = 1.609375s CPU (104.4%)

RUN-1004 : used memory is 608 MB, reserved memory is 642 MB, peak memory is 610 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.312084s wall, 0.093750s user + 0.187500s system = 0.281250s CPU (4.5%)

RUN-1004 : used memory is 72 MB, reserved memory is 643 MB, peak memory is 610 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.623805s wall, 0.187500s user + 0.265625s system = 0.453125s CPU (6.8%)

RUN-1004 : used memory is 72 MB, reserved memory is 643 MB, peak memory is 610 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 46 feed throughs used by 31 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.337480s wall, 3.203125s user + 0.187500s system = 3.390625s CPU (101.6%)

RUN-1004 : used memory is 518 MB, reserved memory is 646 MB, peak memory is 610 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.294174s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (102.6%)

RUN-1004 : used memory is 533 MB, reserved memory is 646 MB, peak memory is 610 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.573393s wall, 1.578125s user + 0.031250s system = 1.609375s CPU (102.3%)

RUN-1004 : used memory is 534 MB, reserved memory is 647 MB, peak memory is 610 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.365182s wall, 0.218750s user + 0.203125s system = 0.421875s CPU (6.6%)

RUN-1004 : used memory is 560 MB, reserved memory is 647 MB, peak memory is 610 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.680645s wall, 0.328125s user + 0.218750s system = 0.546875s CPU (8.2%)

RUN-1004 : used memory is 560 MB, reserved memory is 647 MB, peak memory is 610 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 58 feed throughs used by 44 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.506636s wall, 3.250000s user + 0.312500s system = 3.562500s CPU (101.6%)

RUN-1004 : used memory is 552 MB, reserved memory is 652 MB, peak memory is 610 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.278566s wall, 1.234375s user + 0.046875s system = 1.281250s CPU (100.2%)

RUN-1004 : used memory is 570 MB, reserved memory is 652 MB, peak memory is 610 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.556530s wall, 1.515625s user + 0.046875s system = 1.562500s CPU (100.4%)

RUN-1004 : used memory is 571 MB, reserved memory is 652 MB, peak memory is 610 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.343479s wall, 0.109375s user + 0.171875s system = 0.281250s CPU (4.4%)

RUN-1004 : used memory is 593 MB, reserved memory is 652 MB, peak memory is 611 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.656668s wall, 0.234375s user + 0.203125s system = 0.437500s CPU (6.6%)

RUN-1004 : used memory is 593 MB, reserved memory is 652 MB, peak memory is 611 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(45)
HDL-5007 WARNING: 'cnt_x' is not declared in RTL/image_select.v(34)
HDL-5007 WARNING: 'per_frame_clken' is not declared in RTL/image_select.v(36)
HDL-5007 WARNING: 'cnt_x' is not declared in RTL/image_select.v(36)
HDL-5007 WARNING: 'ROW_CNT' is not declared in RTL/image_select.v(36)
HDL-5007 WARNING: 'cnt_x' is not declared in RTL/image_select.v(37)
HDL-5007 WARNING: 'per_frame_clken' is not declared in RTL/image_select.v(38)
HDL-5007 WARNING: 'cnt_x' is not declared in RTL/image_select.v(39)
HDL-5007 WARNING: 'cnt_x' is not declared in RTL/image_select.v(39)
HDL-5007 WARNING: 'cnt_x' is not declared in RTL/image_select.v(42)
HDL-5007 WARNING: 'cnt_x' is not declared in RTL/image_select.v(42)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(48)
HDL-5007 WARNING: 'cnt_x' is not declared in RTL/image_select.v(37)
HDL-5007 WARNING: 'cnt_x' is not declared in RTL/image_select.v(39)
HDL-5007 WARNING: 'cnt_x' is not declared in RTL/image_select.v(40)
HDL-5007 WARNING: 'per_frame_clken' is not declared in RTL/image_select.v(41)
HDL-5007 WARNING: 'cnt_x' is not declared in RTL/image_select.v(42)
HDL-5007 WARNING: 'cnt_x' is not declared in RTL/image_select.v(42)
HDL-5007 WARNING: 'cnt_x' is not declared in RTL/image_select.v(45)
HDL-5007 WARNING: 'cnt_x' is not declared in RTL/image_select.v(45)
HDL-5007 WARNING: 'per_frame_clken' is not declared in RTL/image_select.v(48)
HDL-5007 WARNING: 'cnt_x' is not declared in RTL/image_select.v(48)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(49)
HDL-5007 WARNING: 'per_frame_clken' is not declared in RTL/image_select.v(42)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-5007 WARNING: 'per_frame_clken' is not declared in RTL/image_select.v(47)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-5007 WARNING: 'per_frame_clken' is not declared in RTL/image_select.v(47)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 80 feed throughs used by 43 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.552299s wall, 3.203125s user + 0.406250s system = 3.609375s CPU (101.6%)

RUN-1004 : used memory is 529 MB, reserved memory is 670 MB, peak memory is 611 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.371865s wall, 1.359375s user + 0.046875s system = 1.406250s CPU (102.5%)

RUN-1004 : used memory is 546 MB, reserved memory is 671 MB, peak memory is 611 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.657252s wall, 1.640625s user + 0.046875s system = 1.687500s CPU (101.8%)

RUN-1004 : used memory is 547 MB, reserved memory is 671 MB, peak memory is 611 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.363025s wall, 0.171875s user + 0.187500s system = 0.359375s CPU (5.6%)

RUN-1004 : used memory is 582 MB, reserved memory is 674 MB, peak memory is 611 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.694419s wall, 0.296875s user + 0.265625s system = 0.562500s CPU (8.4%)

RUN-1004 : used memory is 582 MB, reserved memory is 674 MB, peak memory is 611 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 40 feed throughs used by 34 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.209646s wall, 3.125000s user + 0.140625s system = 3.265625s CPU (101.7%)

RUN-1004 : used memory is 599 MB, reserved memory is 674 MB, peak memory is 611 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.280682s wall, 1.265625s user + 0.046875s system = 1.312500s CPU (102.5%)

RUN-1004 : used memory is 600 MB, reserved memory is 674 MB, peak memory is 611 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.565676s wall, 1.531250s user + 0.046875s system = 1.578125s CPU (100.8%)

RUN-1004 : used memory is 600 MB, reserved memory is 674 MB, peak memory is 611 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.349734s wall, 0.140625s user + 0.109375s system = 0.250000s CPU (3.9%)

RUN-1004 : used memory is 619 MB, reserved memory is 692 MB, peak memory is 637 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.650474s wall, 0.218750s user + 0.125000s system = 0.343750s CPU (5.2%)

RUN-1004 : used memory is 619 MB, reserved memory is 692 MB, peak memory is 637 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 43 feed throughs used by 40 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.454683s wall, 3.218750s user + 0.265625s system = 3.484375s CPU (100.9%)

RUN-1004 : used memory is 553 MB, reserved memory is 691 MB, peak memory is 637 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.369115s wall, 1.390625s user + 0.031250s system = 1.421875s CPU (103.9%)

RUN-1004 : used memory is 571 MB, reserved memory is 691 MB, peak memory is 637 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.656795s wall, 1.671875s user + 0.031250s system = 1.703125s CPU (102.8%)

RUN-1004 : used memory is 572 MB, reserved memory is 691 MB, peak memory is 637 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.356510s wall, 0.046875s user + 0.125000s system = 0.171875s CPU (2.7%)

RUN-1004 : used memory is 595 MB, reserved memory is 692 MB, peak memory is 637 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.659197s wall, 0.156250s user + 0.125000s system = 0.281250s CPU (4.2%)

RUN-1004 : used memory is 595 MB, reserved memory is 692 MB, peak memory is 637 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 65 feed throughs used by 42 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.386443s wall, 3.140625s user + 0.328125s system = 3.468750s CPU (102.4%)

RUN-1004 : used memory is 550 MB, reserved memory is 696 MB, peak memory is 637 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.300085s wall, 1.281250s user + 0.031250s system = 1.312500s CPU (101.0%)

RUN-1004 : used memory is 568 MB, reserved memory is 698 MB, peak memory is 637 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.583735s wall, 1.546875s user + 0.031250s system = 1.578125s CPU (99.6%)

RUN-1004 : used memory is 569 MB, reserved memory is 698 MB, peak memory is 637 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.343481s wall, 0.187500s user + 0.421875s system = 0.609375s CPU (9.6%)

RUN-1004 : used memory is 603 MB, reserved memory is 698 MB, peak memory is 637 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.648981s wall, 0.281250s user + 0.500000s system = 0.781250s CPU (11.7%)

RUN-1004 : used memory is 603 MB, reserved memory is 698 MB, peak memory is 637 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 67 feed throughs used by 50 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.344100s wall, 3.187500s user + 0.156250s system = 3.343750s CPU (100.0%)

RUN-1004 : used memory is 559 MB, reserved memory is 699 MB, peak memory is 637 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.341107s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (100.2%)

RUN-1004 : used memory is 578 MB, reserved memory is 700 MB, peak memory is 637 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.628014s wall, 1.593750s user + 0.031250s system = 1.625000s CPU (99.8%)

RUN-1004 : used memory is 579 MB, reserved memory is 700 MB, peak memory is 637 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.352528s wall, 0.187500s user + 0.125000s system = 0.312500s CPU (4.9%)

RUN-1004 : used memory is 612 MB, reserved memory is 700 MB, peak memory is 637 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.657793s wall, 0.281250s user + 0.171875s system = 0.453125s CPU (6.8%)

RUN-1004 : used memory is 612 MB, reserved memory is 700 MB, peak memory is 637 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 55 feed throughs used by 44 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.283791s wall, 3.281250s user + 0.031250s system = 3.312500s CPU (100.9%)

RUN-1004 : used memory is 631 MB, reserved memory is 715 MB, peak memory is 637 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.291878s wall, 1.328125s user + 0.078125s system = 1.406250s CPU (108.9%)

RUN-1004 : used memory is 634 MB, reserved memory is 716 MB, peak memory is 637 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.575970s wall, 1.609375s user + 0.078125s system = 1.687500s CPU (107.1%)

RUN-1004 : used memory is 634 MB, reserved memory is 716 MB, peak memory is 637 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode program_spi -v -spd 7 -sec 64 -cable 0 -flashsize 128"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
PRG-1001 : SPI Flash ID is:  68
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit" in  1.704748s wall, 1.609375s user + 0.078125s system = 1.687500s CPU (99.0%)

RUN-1004 : used memory is 950 MB, reserved memory is 1043 MB, peak memory is 960 MB
RUN-1002 : start command "program_spi -cable 0 -spd 7"
RUN-1003 : finish command "program_spi -cable 0 -spd 7" in  94.710594s wall, 5.296875s user + 1.296875s system = 6.593750s CPU (7.0%)

RUN-1004 : used memory is 267 MB, reserved memory is 1043 MB, peak memory is 960 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  25.834970s wall, 0.468750s user + 0.421875s system = 0.890625s CPU (3.4%)

RUN-1004 : used memory is 187 MB, reserved memory is 832 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode program_spi -v -spd 7 -sec 64 -cable 0 -flashsize 128" in  125.620026s wall, 8.984375s user + 2.015625s system = 11.000000s CPU (8.8%)

RUN-1004 : used memory is 187 MB, reserved memory is 832 MB, peak memory is 960 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-5007 WARNING: overwrite current module 'ip_pll' in al_ip/ip_pll.v(26)
HDL-1007 : previous definition of design element 'ip_pll' is here in al_ip/ip_pll.v(26)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-5007 WARNING: overwrite current module 'softfifo' in al_ip/softfifo.v(25)
HDL-1007 : previous definition of design element 'softfifo' is here in al_ip/softfifo.v(25)
HDL-5007 WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_softfifo' in al_ip/softfifo.v(289)
HDL-1007 : previous definition of design element 'fifo_cross_domain_addr_process_al_softfifo' is here in al_ip/softfifo.v(289)
HDL-5007 WARNING: overwrite current module 'ram_infer_softfifo' in al_ip/softfifo.v(377)
HDL-1007 : previous definition of design element 'ram_infer_softfifo' is here in al_ip/softfifo.v(377)
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-5007 WARNING: overwrite current module 'fifo_1' in al_ip/fifo_1.v(14)
HDL-1007 : previous definition of design element 'fifo_1' is here in al_ip/fifo_1.v(14)
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-5007 WARNING: overwrite current module 'fifo_2' in al_ip/fifo_2.v(14)
HDL-1007 : previous definition of design element 'fifo_2' is here in al_ip/fifo_2.v(14)
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-5007 WARNING: overwrite current module 'camera_init' in RTL/camera_init.v(14)
HDL-1007 : previous definition of design element 'camera_init' is here in RTL/camera_init.v(14)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-5007 WARNING: overwrite current module 'camera_reader' in RTL/camera_reader.v(14)
HDL-1007 : previous definition of design element 'camera_reader' is here in RTL/camera_reader.v(14)
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-5007 WARNING: overwrite current module 'i2c_module' in RTL/i2c_module.v(2)
HDL-1007 : previous definition of design element 'i2c_module' is here in RTL/i2c_module.v(2)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-5007 WARNING: overwrite current module 'command' in RTL/Sdram_Control_4Port/command.v(1)
HDL-1007 : previous definition of design element 'command' is here in RTL/Sdram_Control_4Port/command.v(1)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-5007 WARNING: overwrite current module 'control_interface' in RTL/Sdram_Control_4Port/control_interface.v(1)
HDL-1007 : previous definition of design element 'control_interface' is here in RTL/Sdram_Control_4Port/control_interface.v(1)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-5007 WARNING: overwrite current module 'sdr_data_path' in RTL/Sdram_Control_4Port/sdr_data_path.v(1)
HDL-1007 : previous definition of design element 'sdr_data_path' is here in RTL/Sdram_Control_4Port/sdr_data_path.v(1)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-5007 WARNING: overwrite current module 'Sdram_Control_4Port' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(1)
HDL-1007 : previous definition of design element 'Sdram_Control_4Port' is here in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(1)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-5007 WARNING: overwrite current module 'Sdram_RD_FIFO' in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(39)
HDL-1007 : previous definition of design element 'Sdram_RD_FIFO' is here in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(39)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-5007 WARNING: overwrite current module 'Sdram_WR_FIFO' in RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v(39)
HDL-1007 : previous definition of design element 'Sdram_WR_FIFO' is here in RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v(39)
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-5007 WARNING: overwrite current module 'sdram' in al_ip/sdram.v(14)
HDL-1007 : previous definition of design element 'sdram' is here in al_ip/sdram.v(14)
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-5007 WARNING: overwrite current module 'Driver' in RTL/Driver.v(11)
HDL-1007 : previous definition of design element 'Driver' is here in RTL/Driver.v(11)
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-5007 WARNING: overwrite current module 'ramfifo' in al_ip/ramfifo.v(14)
HDL-1007 : previous definition of design element 'ramfifo' is here in al_ip/ramfifo.v(14)
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-5007 WARNING: overwrite current module 'RGBYCbCr' in RTL/RGBYCbCr.v(1)
HDL-1007 : previous definition of design element 'RGBYCbCr' is here in RTL/RGBYCbCr.v(1)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-5007 WARNING: overwrite current module 'image_process' in RTL/image_process.v(1)
HDL-1007 : previous definition of design element 'image_process' is here in RTL/image_process.v(1)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-5007 WARNING: overwrite current module 'test_camera' in RTL/test_camera.v(14)
HDL-1007 : previous definition of design element 'test_camera' is here in RTL/test_camera.v(14)
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-5007 WARNING: overwrite current module 'Mode_Switch' in RTL/Mode_Switch.v(1)
HDL-1007 : previous definition of design element 'Mode_Switch' is here in RTL/Mode_Switch.v(1)
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-5007 WARNING: overwrite current module 'image_select' in RTL/image_select.v(1)
HDL-1007 : previous definition of design element 'image_select' is here in RTL/image_select.v(1)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-5007 WARNING: overwrite current module 'Median_Gray' in RTL/Median_Gray.v(1)
HDL-1007 : previous definition of design element 'Median_Gray' is here in RTL/Median_Gray.v(1)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-5007 WARNING: overwrite current module 'three_martix' in RTL/three_martix.v(1)
HDL-1007 : previous definition of design element 'three_martix' is here in RTL/three_martix.v(1)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-5007 WARNING: overwrite current module 'Median_Filter_3X3' in RTL/Median_Filter_3X3.v(1)
HDL-1007 : previous definition of design element 'Median_Filter_3X3' is here in RTL/Median_Filter_3X3.v(1)
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-5007 WARNING: overwrite current module 'Sort3' in RTL/Sort3.v(1)
HDL-1007 : previous definition of design element 'Sort3' is here in RTL/Sort3.v(1)
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-5007 WARNING: overwrite current module 'Sobel_Process' in RTL/Sobel_Process.v(1)
HDL-1007 : previous definition of design element 'Sobel_Process' is here in RTL/Sobel_Process.v(1)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-5007 WARNING: overwrite current module 'Caculate_Sobel' in RTL/Caculate_Sobel.v(1)
HDL-1007 : previous definition of design element 'Caculate_Sobel' is here in RTL/Caculate_Sobel.v(1)
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-5007 WARNING: overwrite current module 'Erosion_Detector' in RTL/Erosion_Detector.v(1)
HDL-1007 : previous definition of design element 'Erosion_Detector' is here in RTL/Erosion_Detector.v(1)
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-5007 WARNING: overwrite current module 'Dilation_Detector' in RTL/Dilation_Detector.v(1)
HDL-1007 : previous definition of design element 'Dilation_Detector' is here in RTL/Dilation_Detector.v(1)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-5007 WARNING: overwrite current module 'Gesture_detech' in RTL/Gesture_detech.v(1)
HDL-1007 : previous definition of design element 'Gesture_detech' is here in RTL/Gesture_detech.v(1)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-5007 WARNING: overwrite current module 'vga_display' in RTL/vga_display.v(14)
HDL-1007 : previous definition of design element 'vga_display' is here in RTL/vga_display.v(14)
HDL-1007 : analyze verilog file ov2640_sdram_Runs/phy_1/Hu_Invariant moment.v
HDL-8007 ERROR: syntax error near 'moment' in ov2640_sdram_Runs/phy_1/Hu_Invariant moment.v(1)
HDL-1007 : Verilog file 'ov2640_sdram_Runs/phy_1/Hu_Invariant moment.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(201)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(202)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(203)
HDL-1007 : undeclared symbol 'finger_img', assumed default net type 'wire' in RTL/image_process.v(204)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 201 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 202 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 203 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'finger_img' is already implicitly declared on line 204 in RTL/image_process.v(243)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-1007 : analyze verilog file ov2640_sdram_Runs/phy_1/Hu_Invariant moment.v
HDL-8007 ERROR: syntax error near 'moment' in ov2640_sdram_Runs/phy_1/Hu_Invariant moment.v(1)
HDL-1007 : Verilog file 'ov2640_sdram_Runs/phy_1/Hu_Invariant moment.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(201)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(202)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(203)
HDL-1007 : undeclared symbol 'finger_img', assumed default net type 'wire' in RTL/image_process.v(204)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 201 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 202 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 203 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'finger_img' is already implicitly declared on line 204 in RTL/image_process.v(243)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-1007 : analyze verilog file ov2640_sdram_Runs/phy_1/Hu_Invariant moment.v
HDL-8007 ERROR: syntax error near 'moment' in ov2640_sdram_Runs/phy_1/Hu_Invariant moment.v(1)
HDL-1007 : Verilog file 'ov2640_sdram_Runs/phy_1/Hu_Invariant moment.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(201)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(202)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(203)
HDL-1007 : undeclared symbol 'finger_img', assumed default net type 'wire' in RTL/image_process.v(204)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 201 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 202 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 203 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'finger_img' is already implicitly declared on line 204 in RTL/image_process.v(243)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-1007 : analyze verilog file ov2640_sdram_Runs/phy_1/Hu_Invariant moment.v
HDL-8007 ERROR: syntax error near 'moment' in ov2640_sdram_Runs/phy_1/Hu_Invariant moment.v(1)
HDL-1007 : Verilog file 'ov2640_sdram_Runs/phy_1/Hu_Invariant moment.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(201)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(202)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(203)
HDL-1007 : undeclared symbol 'finger_img', assumed default net type 'wire' in RTL/image_process.v(204)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 201 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 202 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 203 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'finger_img' is already implicitly declared on line 204 in RTL/image_process.v(243)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/u_RGBYCbCr/pre_frame_vsync_d[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_RGBYCbCr/pre_frame_vsync_d[2] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 54 feed throughs used by 45 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.759234s wall, 3.093750s user + 0.703125s system = 3.796875s CPU (101.0%)

RUN-1004 : used memory is 569 MB, reserved memory is 865 MB, peak memory is 960 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.269317s wall, 1.281250s user + 0.031250s system = 1.312500s CPU (103.4%)

RUN-1004 : used memory is 583 MB, reserved memory is 865 MB, peak memory is 960 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.550672s wall, 1.562500s user + 0.031250s system = 1.593750s CPU (102.8%)

RUN-1004 : used memory is 587 MB, reserved memory is 869 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.376418s wall, 0.156250s user + 0.140625s system = 0.296875s CPU (4.7%)

RUN-1004 : used memory is 618 MB, reserved memory is 871 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.686449s wall, 0.250000s user + 0.156250s system = 0.406250s CPU (6.1%)

RUN-1004 : used memory is 618 MB, reserved memory is 871 MB, peak memory is 960 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(201)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(202)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(203)
HDL-1007 : undeclared symbol 'finger_img', assumed default net type 'wire' in RTL/image_process.v(204)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 201 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 202 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 203 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'finger_img' is already implicitly declared on line 204 in RTL/image_process.v(243)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 81 feed throughs used by 56 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.366241s wall, 3.250000s user + 0.203125s system = 3.453125s CPU (102.6%)

RUN-1004 : used memory is 536 MB, reserved memory is 870 MB, peak memory is 960 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.287280s wall, 1.281250s user + 0.062500s system = 1.343750s CPU (104.4%)

RUN-1004 : used memory is 565 MB, reserved memory is 877 MB, peak memory is 960 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.572487s wall, 1.562500s user + 0.062500s system = 1.625000s CPU (103.3%)

RUN-1004 : used memory is 568 MB, reserved memory is 879 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.355210s wall, 0.171875s user + 0.296875s system = 0.468750s CPU (7.4%)

RUN-1004 : used memory is 599 MB, reserved memory is 880 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.663184s wall, 0.250000s user + 0.359375s system = 0.609375s CPU (9.1%)

RUN-1004 : used memory is 599 MB, reserved memory is 880 MB, peak memory is 960 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(201)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(202)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(203)
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(204)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 204 in RTL/image_process.v(238)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 201 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 202 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 203 in RTL/image_process.v(241)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : stop_run phy_1.
RUN-1001 : reset_run phy_1 -step opt_route.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_place.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_place.db" in  1.088477s wall, 1.062500s user + 0.109375s system = 1.171875s CPU (107.7%)

RUN-1004 : used memory is 500 MB, reserved memory is 749 MB, peak memory is 960 MB
RUN-1002 : start command "report_timing -mode manhattan"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.282458s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (99.9%)

RUN-1004 : used memory is 502 MB, reserved memory is 749 MB, peak memory is 960 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing -mode manhattan" in  1.436619s wall, 1.421875s user + 0.015625s system = 1.437500s CPU (100.1%)

RUN-1004 : used memory is 502 MB, reserved memory is 749 MB, peak memory is 960 MB
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(201)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(202)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(203)
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(204)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 204 in RTL/image_process.v(238)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 201 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 202 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 203 in RTL/image_process.v(241)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(201)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(202)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(203)
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(204)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 204 in RTL/image_process.v(238)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 201 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 202 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 203 in RTL/image_process.v(241)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 58 feed throughs used by 45 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.265468s wall, 3.015625s user + 0.312500s system = 3.328125s CPU (101.9%)

RUN-1004 : used memory is 564 MB, reserved memory is 886 MB, peak memory is 960 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.298451s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (102.3%)

RUN-1004 : used memory is 593 MB, reserved memory is 886 MB, peak memory is 960 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.582183s wall, 1.593750s user + 0.031250s system = 1.625000s CPU (102.7%)

RUN-1004 : used memory is 596 MB, reserved memory is 886 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.369245s wall, 0.109375s user + 0.140625s system = 0.250000s CPU (3.9%)

RUN-1004 : used memory is 628 MB, reserved memory is 886 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.676751s wall, 0.187500s user + 0.171875s system = 0.359375s CPU (5.4%)

RUN-1004 : used memory is 628 MB, reserved memory is 886 MB, peak memory is 960 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(201)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(202)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(203)
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(204)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 204 in RTL/image_process.v(238)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 201 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 202 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 203 in RTL/image_process.v(241)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 58 feed throughs used by 45 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.719927s wall, 3.203125s user + 0.515625s system = 3.718750s CPU (100.0%)

RUN-1004 : used memory is 472 MB, reserved memory is 885 MB, peak memory is 960 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.281308s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (100.0%)

RUN-1004 : used memory is 517 MB, reserved memory is 892 MB, peak memory is 960 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.572377s wall, 1.546875s user + 0.031250s system = 1.578125s CPU (100.4%)

RUN-1004 : used memory is 519 MB, reserved memory is 892 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.369284s wall, 0.093750s user + 0.203125s system = 0.296875s CPU (4.7%)

RUN-1004 : used memory is 573 MB, reserved memory is 892 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.681776s wall, 0.171875s user + 0.234375s system = 0.406250s CPU (6.1%)

RUN-1004 : used memory is 573 MB, reserved memory is 892 MB, peak memory is 960 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(201)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(202)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(203)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 201 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 202 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 203 in RTL/image_process.v(241)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 43 feed throughs used by 40 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.341963s wall, 3.140625s user + 0.234375s system = 3.375000s CPU (101.0%)

RUN-1004 : used memory is 533 MB, reserved memory is 909 MB, peak memory is 960 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.283701s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (101.0%)

RUN-1004 : used memory is 558 MB, reserved memory is 909 MB, peak memory is 960 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.572196s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (100.4%)

RUN-1004 : used memory is 559 MB, reserved memory is 909 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.364820s wall, 0.203125s user + 0.218750s system = 0.421875s CPU (6.6%)

RUN-1004 : used memory is 604 MB, reserved memory is 909 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.671185s wall, 0.296875s user + 0.234375s system = 0.531250s CPU (8.0%)

RUN-1004 : used memory is 604 MB, reserved memory is 909 MB, peak memory is 960 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(201)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(202)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(203)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 201 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 202 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 203 in RTL/image_process.v(241)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(201)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(202)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(203)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 201 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 202 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 203 in RTL/image_process.v(241)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 89 feed throughs used by 63 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.469372s wall, 3.156250s user + 0.390625s system = 3.546875s CPU (102.2%)

RUN-1004 : used memory is 558 MB, reserved memory is 896 MB, peak memory is 960 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.318757s wall, 1.281250s user + 0.078125s system = 1.359375s CPU (103.1%)

RUN-1004 : used memory is 583 MB, reserved memory is 900 MB, peak memory is 960 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.616656s wall, 1.562500s user + 0.078125s system = 1.640625s CPU (101.5%)

RUN-1004 : used memory is 585 MB, reserved memory is 901 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.374909s wall, 0.203125s user + 0.140625s system = 0.343750s CPU (5.4%)

RUN-1004 : used memory is 615 MB, reserved memory is 902 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.684486s wall, 0.296875s user + 0.187500s system = 0.484375s CPU (7.2%)

RUN-1004 : used memory is 615 MB, reserved memory is 902 MB, peak memory is 960 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 55 feed throughs used by 44 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.203043s wall, 3.156250s user + 0.109375s system = 3.265625s CPU (102.0%)

RUN-1004 : used memory is 646 MB, reserved memory is 913 MB, peak memory is 960 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.284998s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (103.4%)

RUN-1004 : used memory is 652 MB, reserved memory is 914 MB, peak memory is 960 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.569891s wall, 1.593750s user + 0.031250s system = 1.625000s CPU (103.5%)

RUN-1004 : used memory is 654 MB, reserved memory is 917 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.364522s wall, 0.156250s user + 0.109375s system = 0.265625s CPU (4.2%)

RUN-1004 : used memory is 655 MB, reserved memory is 918 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.666609s wall, 0.218750s user + 0.140625s system = 0.359375s CPU (5.4%)

RUN-1004 : used memory is 655 MB, reserved memory is 918 MB, peak memory is 960 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 65 feed throughs used by 42 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.462309s wall, 3.156250s user + 0.406250s system = 3.562500s CPU (102.9%)

RUN-1004 : used memory is 559 MB, reserved memory is 912 MB, peak memory is 960 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.314614s wall, 1.328125s user + 0.031250s system = 1.359375s CPU (103.4%)

RUN-1004 : used memory is 587 MB, reserved memory is 919 MB, peak memory is 960 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.598190s wall, 1.609375s user + 0.046875s system = 1.656250s CPU (103.6%)

RUN-1004 : used memory is 588 MB, reserved memory is 920 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.365759s wall, 0.109375s user + 0.203125s system = 0.312500s CPU (4.9%)

RUN-1004 : used memory is 617 MB, reserved memory is 920 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.676962s wall, 0.218750s user + 0.218750s system = 0.437500s CPU (6.6%)

RUN-1004 : used memory is 617 MB, reserved memory is 920 MB, peak memory is 960 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post2_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(202)
HDL-1007 : undeclared symbol 'post2_frame_href', assumed default net type 'wire' in RTL/image_process.v(203)
HDL-1007 : undeclared symbol 'post2_frame_clken', assumed default net type 'wire' in RTL/image_process.v(204)
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post2_frame_vsync' is already implicitly declared on line 202 in RTL/image_process.v(216)
HDL-7007 CRITICAL-WARNING: 'post2_frame_href' is already implicitly declared on line 203 in RTL/image_process.v(217)
HDL-7007 CRITICAL-WARNING: 'post2_frame_clken' is already implicitly declared on line 204 in RTL/image_process.v(218)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in RTL/image_process.v(242)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 67 feed throughs used by 45 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.326013s wall, 3.218750s user + 0.218750s system = 3.437500s CPU (103.4%)

RUN-1004 : used memory is 563 MB, reserved memory is 928 MB, peak memory is 960 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.311454s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (100.1%)

RUN-1004 : used memory is 582 MB, reserved memory is 928 MB, peak memory is 960 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.602374s wall, 1.593750s user + 0.031250s system = 1.625000s CPU (101.4%)

RUN-1004 : used memory is 583 MB, reserved memory is 928 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.370662s wall, 0.109375s user + 0.109375s system = 0.218750s CPU (3.4%)

RUN-1004 : used memory is 623 MB, reserved memory is 928 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.674957s wall, 0.203125s user + 0.125000s system = 0.328125s CPU (4.9%)

RUN-1004 : used memory is 623 MB, reserved memory is 928 MB, peak memory is 960 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post2_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(202)
HDL-1007 : undeclared symbol 'post2_frame_href', assumed default net type 'wire' in RTL/image_process.v(203)
HDL-1007 : undeclared symbol 'post2_frame_clken', assumed default net type 'wire' in RTL/image_process.v(204)
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post2_frame_vsync' is already implicitly declared on line 202 in RTL/image_process.v(216)
HDL-7007 CRITICAL-WARNING: 'post2_frame_href' is already implicitly declared on line 203 in RTL/image_process.v(217)
HDL-7007 CRITICAL-WARNING: 'post2_frame_clken' is already implicitly declared on line 204 in RTL/image_process.v(218)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in RTL/image_process.v(242)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 49 feed throughs used by 37 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.181222s wall, 3.109375s user + 0.109375s system = 3.218750s CPU (101.2%)

RUN-1004 : used memory is 661 MB, reserved memory is 937 MB, peak memory is 960 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.309529s wall, 1.281250s user + 0.046875s system = 1.328125s CPU (101.4%)

RUN-1004 : used memory is 665 MB, reserved memory is 937 MB, peak memory is 960 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.602245s wall, 1.578125s user + 0.046875s system = 1.625000s CPU (101.4%)

RUN-1004 : used memory is 665 MB, reserved memory is 937 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.370915s wall, 0.125000s user + 0.093750s system = 0.218750s CPU (3.4%)

RUN-1004 : used memory is 666 MB, reserved memory is 937 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.673641s wall, 0.203125s user + 0.109375s system = 0.312500s CPU (4.7%)

RUN-1004 : used memory is 666 MB, reserved memory is 937 MB, peak memory is 960 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post2_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(202)
HDL-1007 : undeclared symbol 'post2_frame_href', assumed default net type 'wire' in RTL/image_process.v(203)
HDL-1007 : undeclared symbol 'post2_frame_clken', assumed default net type 'wire' in RTL/image_process.v(204)
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post2_frame_vsync' is already implicitly declared on line 202 in RTL/image_process.v(216)
HDL-7007 CRITICAL-WARNING: 'post2_frame_href' is already implicitly declared on line 203 in RTL/image_process.v(217)
HDL-7007 CRITICAL-WARNING: 'post2_frame_clken' is already implicitly declared on line 204 in RTL/image_process.v(218)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in RTL/image_process.v(242)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in RTL/image_process.v(242)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post2_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post2_frame_vsync is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 39 feed throughs used by 31 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  2.889368s wall, 2.640625s user + 0.343750s system = 2.984375s CPU (103.3%)

RUN-1004 : used memory is 565 MB, reserved memory is 904 MB, peak memory is 960 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.202384s wall, 1.203125s user + 0.031250s system = 1.234375s CPU (102.7%)

RUN-1004 : used memory is 591 MB, reserved memory is 906 MB, peak memory is 960 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.433381s wall, 1.437500s user + 0.031250s system = 1.468750s CPU (102.5%)

RUN-1004 : used memory is 595 MB, reserved memory is 906 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.374882s wall, 0.203125s user + 0.140625s system = 0.343750s CPU (5.4%)

RUN-1004 : used memory is 628 MB, reserved memory is 907 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.681949s wall, 0.328125s user + 0.156250s system = 0.484375s CPU (7.2%)

RUN-1004 : used memory is 628 MB, reserved memory is 907 MB, peak memory is 960 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post2_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(202)
HDL-1007 : undeclared symbol 'post2_frame_href', assumed default net type 'wire' in RTL/image_process.v(203)
HDL-1007 : undeclared symbol 'post2_frame_clken', assumed default net type 'wire' in RTL/image_process.v(204)
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post2_frame_vsync' is already implicitly declared on line 202 in RTL/image_process.v(216)
HDL-7007 CRITICAL-WARNING: 'post2_frame_href' is already implicitly declared on line 203 in RTL/image_process.v(217)
HDL-7007 CRITICAL-WARNING: 'post2_frame_clken' is already implicitly declared on line 204 in RTL/image_process.v(218)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in RTL/image_process.v(242)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 34 feed throughs used by 26 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  2.727482s wall, 2.593750s user + 0.171875s system = 2.765625s CPU (101.4%)

RUN-1004 : used memory is 519 MB, reserved memory is 914 MB, peak memory is 960 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.178608s wall, 1.187500s user + 0.046875s system = 1.234375s CPU (104.7%)

RUN-1004 : used memory is 549 MB, reserved memory is 914 MB, peak memory is 960 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.407242s wall, 1.406250s user + 0.046875s system = 1.453125s CPU (103.3%)

RUN-1004 : used memory is 552 MB, reserved memory is 914 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.345259s wall, 0.140625s user + 0.171875s system = 0.312500s CPU (4.9%)

RUN-1004 : used memory is 604 MB, reserved memory is 914 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.656169s wall, 0.265625s user + 0.218750s system = 0.484375s CPU (7.3%)

RUN-1004 : used memory is 604 MB, reserved memory is 914 MB, peak memory is 960 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in RTL/image_process.v(242)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 49 feed throughs used by 33 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  2.586280s wall, 2.484375s user + 0.109375s system = 2.593750s CPU (100.3%)

RUN-1004 : used memory is 608 MB, reserved memory is 892 MB, peak memory is 960 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.243034s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (101.8%)

RUN-1004 : used memory is 612 MB, reserved memory is 893 MB, peak memory is 960 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.471938s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (103.0%)

RUN-1004 : used memory is 612 MB, reserved memory is 893 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.382812s wall, 0.093750s user + 0.187500s system = 0.281250s CPU (4.4%)

RUN-1004 : used memory is 615 MB, reserved memory is 894 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.684185s wall, 0.187500s user + 0.203125s system = 0.390625s CPU (5.8%)

RUN-1004 : used memory is 615 MB, reserved memory is 894 MB, peak memory is 960 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in RTL/image_process.v(242)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 49 feed throughs used by 33 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  2.675453s wall, 2.609375s user + 0.140625s system = 2.750000s CPU (102.8%)

RUN-1004 : used memory is 556 MB, reserved memory is 907 MB, peak memory is 960 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.223948s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (103.4%)

RUN-1004 : used memory is 585 MB, reserved memory is 907 MB, peak memory is 960 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.457409s wall, 1.453125s user + 0.046875s system = 1.500000s CPU (102.9%)

RUN-1004 : used memory is 588 MB, reserved memory is 908 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.382632s wall, 0.078125s user + 0.171875s system = 0.250000s CPU (3.9%)

RUN-1004 : used memory is 622 MB, reserved memory is 908 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.686282s wall, 0.156250s user + 0.187500s system = 0.343750s CPU (5.1%)

RUN-1004 : used memory is 622 MB, reserved memory is 908 MB, peak memory is 960 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in RTL/image_process.v(242)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 42 feed throughs used by 33 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  2.790641s wall, 2.687500s user + 0.140625s system = 2.828125s CPU (101.3%)

RUN-1004 : used memory is 553 MB, reserved memory is 911 MB, peak memory is 960 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.205380s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (99.8%)

RUN-1004 : used memory is 581 MB, reserved memory is 911 MB, peak memory is 960 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.436479s wall, 1.390625s user + 0.046875s system = 1.437500s CPU (100.1%)

RUN-1004 : used memory is 585 MB, reserved memory is 911 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.357183s wall, 0.203125s user + 0.156250s system = 0.359375s CPU (5.7%)

RUN-1004 : used memory is 611 MB, reserved memory is 911 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.665836s wall, 0.328125s user + 0.156250s system = 0.484375s CPU (7.3%)

RUN-1004 : used memory is 611 MB, reserved memory is 911 MB, peak memory is 960 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in RTL/image_process.v(242)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 49 feed throughs used by 33 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  2.557201s wall, 2.531250s user + 0.140625s system = 2.671875s CPU (104.5%)

RUN-1004 : used memory is 610 MB, reserved memory is 904 MB, peak memory is 960 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.198520s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (104.3%)

RUN-1004 : used memory is 615 MB, reserved memory is 905 MB, peak memory is 960 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.433871s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (104.6%)

RUN-1004 : used memory is 615 MB, reserved memory is 905 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.377491s wall, 0.046875s user + 0.140625s system = 0.187500s CPU (2.9%)

RUN-1004 : used memory is 617 MB, reserved memory is 906 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.684434s wall, 0.140625s user + 0.156250s system = 0.296875s CPU (4.4%)

RUN-1004 : used memory is 617 MB, reserved memory is 906 MB, peak memory is 960 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in RTL/image_process.v(242)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in RTL/image_process.v(242)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-5007 WARNING: 'cnt_x' is not declared in RTL/vga_display.v(34)
HDL-5007 WARNING: 'cnt_x' is not declared in RTL/vga_display.v(34)
HDL-5007 WARNING: 'cnt_y' is not declared in RTL/vga_display.v(34)
HDL-5007 WARNING: 'cnt_y' is not declared in RTL/vga_display.v(34)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in RTL/image_process.v(242)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 38 feed throughs used by 33 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  2.743918s wall, 2.750000s user + 0.125000s system = 2.875000s CPU (104.8%)

RUN-1004 : used memory is 566 MB, reserved memory is 916 MB, peak memory is 960 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.185980s wall, 1.187500s user + 0.062500s system = 1.250000s CPU (105.4%)

RUN-1004 : used memory is 595 MB, reserved memory is 917 MB, peak memory is 960 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.424614s wall, 1.453125s user + 0.062500s system = 1.515625s CPU (106.4%)

RUN-1004 : used memory is 598 MB, reserved memory is 921 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.377839s wall, 0.109375s user + 0.218750s system = 0.328125s CPU (5.1%)

RUN-1004 : used memory is 636 MB, reserved memory is 923 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.680523s wall, 0.203125s user + 0.234375s system = 0.437500s CPU (6.5%)

RUN-1004 : used memory is 636 MB, reserved memory is 923 MB, peak memory is 960 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in RTL/image_process.v(242)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 38 feed throughs used by 29 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  2.757632s wall, 2.609375s user + 0.203125s system = 2.812500s CPU (102.0%)

RUN-1004 : used memory is 552 MB, reserved memory is 910 MB, peak memory is 960 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.195542s wall, 1.218750s user + 0.031250s system = 1.250000s CPU (104.6%)

RUN-1004 : used memory is 580 MB, reserved memory is 911 MB, peak memory is 960 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.442155s wall, 1.468750s user + 0.046875s system = 1.515625s CPU (105.1%)

RUN-1004 : used memory is 584 MB, reserved memory is 911 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.372594s wall, 0.109375s user + 0.109375s system = 0.218750s CPU (3.4%)

RUN-1004 : used memory is 610 MB, reserved memory is 912 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.674824s wall, 0.203125s user + 0.109375s system = 0.312500s CPU (4.7%)

RUN-1004 : used memory is 610 MB, reserved memory is 912 MB, peak memory is 960 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in RTL/image_process.v(242)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 43 feed throughs used by 31 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  2.525785s wall, 2.515625s user + 0.078125s system = 2.593750s CPU (102.7%)

RUN-1004 : used memory is 615 MB, reserved memory is 913 MB, peak memory is 960 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.188115s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (102.6%)

RUN-1004 : used memory is 616 MB, reserved memory is 913 MB, peak memory is 960 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.416993s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (101.4%)

RUN-1004 : used memory is 616 MB, reserved memory is 913 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.364988s wall, 0.125000s user + 0.093750s system = 0.218750s CPU (3.4%)

RUN-1004 : used memory is 617 MB, reserved memory is 914 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.670385s wall, 0.218750s user + 0.125000s system = 0.343750s CPU (5.2%)

RUN-1004 : used memory is 617 MB, reserved memory is 914 MB, peak memory is 960 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in RTL/image_process.v(242)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 39 feed throughs used by 31 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  2.670082s wall, 2.453125s user + 0.265625s system = 2.718750s CPU (101.8%)

RUN-1004 : used memory is 572 MB, reserved memory is 922 MB, peak memory is 960 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.192311s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (100.9%)

RUN-1004 : used memory is 600 MB, reserved memory is 922 MB, peak memory is 960 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.425405s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (99.8%)

RUN-1004 : used memory is 603 MB, reserved memory is 923 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.376461s wall, 0.171875s user + 0.093750s system = 0.265625s CPU (4.2%)

RUN-1004 : used memory is 117 MB, reserved memory is 924 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.700507s wall, 0.328125s user + 0.187500s system = 0.515625s CPU (7.7%)

RUN-1004 : used memory is 117 MB, reserved memory is 924 MB, peak memory is 960 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in RTL/image_process.v(242)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 28 feed throughs used by 26 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.030821s wall, 2.515625s user + 0.578125s system = 3.093750s CPU (102.1%)

RUN-1004 : used memory is 530 MB, reserved memory is 920 MB, peak memory is 960 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.198830s wall, 1.203125s user + 0.031250s system = 1.234375s CPU (103.0%)

RUN-1004 : used memory is 555 MB, reserved memory is 921 MB, peak memory is 960 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.441243s wall, 1.421875s user + 0.031250s system = 1.453125s CPU (100.8%)

RUN-1004 : used memory is 558 MB, reserved memory is 924 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.379622s wall, 0.031250s user + 0.156250s system = 0.187500s CPU (2.9%)

RUN-1004 : used memory is 598 MB, reserved memory is 925 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.690446s wall, 0.093750s user + 0.203125s system = 0.296875s CPU (4.4%)

RUN-1004 : used memory is 598 MB, reserved memory is 925 MB, peak memory is 960 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-5007 WARNING: overwrite current module 'ip_pll' in al_ip/ip_pll.v(26)
HDL-1007 : previous definition of design element 'ip_pll' is here in al_ip/ip_pll.v(26)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-5007 WARNING: overwrite current module 'softfifo' in al_ip/softfifo.v(25)
HDL-1007 : previous definition of design element 'softfifo' is here in al_ip/softfifo.v(25)
HDL-5007 WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_softfifo' in al_ip/softfifo.v(289)
HDL-1007 : previous definition of design element 'fifo_cross_domain_addr_process_al_softfifo' is here in al_ip/softfifo.v(289)
HDL-5007 WARNING: overwrite current module 'ram_infer_softfifo' in al_ip/softfifo.v(377)
HDL-1007 : previous definition of design element 'ram_infer_softfifo' is here in al_ip/softfifo.v(377)
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-5007 WARNING: overwrite current module 'fifo_1' in al_ip/fifo_1.v(14)
HDL-1007 : previous definition of design element 'fifo_1' is here in al_ip/fifo_1.v(14)
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-5007 WARNING: overwrite current module 'fifo_2' in al_ip/fifo_2.v(14)
HDL-1007 : previous definition of design element 'fifo_2' is here in al_ip/fifo_2.v(14)
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-5007 WARNING: overwrite current module 'camera_init' in RTL/camera_init.v(14)
HDL-1007 : previous definition of design element 'camera_init' is here in RTL/camera_init.v(14)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-5007 WARNING: overwrite current module 'camera_reader' in RTL/camera_reader.v(14)
HDL-1007 : previous definition of design element 'camera_reader' is here in RTL/camera_reader.v(14)
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-5007 WARNING: overwrite current module 'i2c_module' in RTL/i2c_module.v(2)
HDL-1007 : previous definition of design element 'i2c_module' is here in RTL/i2c_module.v(2)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-5007 WARNING: overwrite current module 'command' in RTL/Sdram_Control_4Port/command.v(1)
HDL-1007 : previous definition of design element 'command' is here in RTL/Sdram_Control_4Port/command.v(1)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-5007 WARNING: overwrite current module 'control_interface' in RTL/Sdram_Control_4Port/control_interface.v(1)
HDL-1007 : previous definition of design element 'control_interface' is here in RTL/Sdram_Control_4Port/control_interface.v(1)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-5007 WARNING: overwrite current module 'sdr_data_path' in RTL/Sdram_Control_4Port/sdr_data_path.v(1)
HDL-1007 : previous definition of design element 'sdr_data_path' is here in RTL/Sdram_Control_4Port/sdr_data_path.v(1)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-5007 WARNING: overwrite current module 'Sdram_Control_4Port' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(1)
HDL-1007 : previous definition of design element 'Sdram_Control_4Port' is here in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(1)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-5007 WARNING: overwrite current module 'Sdram_RD_FIFO' in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(39)
HDL-1007 : previous definition of design element 'Sdram_RD_FIFO' is here in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(39)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-5007 WARNING: overwrite current module 'Sdram_WR_FIFO' in RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v(39)
HDL-1007 : previous definition of design element 'Sdram_WR_FIFO' is here in RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v(39)
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-5007 WARNING: overwrite current module 'sdram' in al_ip/sdram.v(14)
HDL-1007 : previous definition of design element 'sdram' is here in al_ip/sdram.v(14)
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-5007 WARNING: overwrite current module 'Driver' in RTL/Driver.v(11)
HDL-1007 : previous definition of design element 'Driver' is here in RTL/Driver.v(11)
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-5007 WARNING: overwrite current module 'ramfifo' in al_ip/ramfifo.v(14)
HDL-1007 : previous definition of design element 'ramfifo' is here in al_ip/ramfifo.v(14)
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-5007 WARNING: overwrite current module 'RGBYCbCr' in RTL/RGBYCbCr.v(1)
HDL-1007 : previous definition of design element 'RGBYCbCr' is here in RTL/RGBYCbCr.v(1)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in RTL/image_process.v(242)
HDL-5007 WARNING: overwrite current module 'image_process' in RTL/image_process.v(1)
HDL-1007 : previous definition of design element 'image_process' is here in RTL/image_process.v(1)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-5007 WARNING: overwrite current module 'test_camera' in RTL/test_camera.v(14)
HDL-1007 : previous definition of design element 'test_camera' is here in RTL/test_camera.v(14)
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-5007 WARNING: overwrite current module 'Mode_Switch' in RTL/Mode_Switch.v(1)
HDL-1007 : previous definition of design element 'Mode_Switch' is here in RTL/Mode_Switch.v(1)
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-5007 WARNING: overwrite current module 'image_select' in RTL/image_select.v(1)
HDL-1007 : previous definition of design element 'image_select' is here in RTL/image_select.v(1)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-5007 WARNING: overwrite current module 'Median_Gray' in RTL/Median_Gray.v(1)
HDL-1007 : previous definition of design element 'Median_Gray' is here in RTL/Median_Gray.v(1)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-5007 WARNING: overwrite current module 'three_martix' in RTL/three_martix.v(1)
HDL-1007 : previous definition of design element 'three_martix' is here in RTL/three_martix.v(1)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-5007 WARNING: overwrite current module 'Median_Filter_3X3' in RTL/Median_Filter_3X3.v(1)
HDL-1007 : previous definition of design element 'Median_Filter_3X3' is here in RTL/Median_Filter_3X3.v(1)
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-5007 WARNING: overwrite current module 'Sort3' in RTL/Sort3.v(1)
HDL-1007 : previous definition of design element 'Sort3' is here in RTL/Sort3.v(1)
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-5007 WARNING: overwrite current module 'Sobel_Process' in RTL/Sobel_Process.v(1)
HDL-1007 : previous definition of design element 'Sobel_Process' is here in RTL/Sobel_Process.v(1)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-5007 WARNING: overwrite current module 'Caculate_Sobel' in RTL/Caculate_Sobel.v(1)
HDL-1007 : previous definition of design element 'Caculate_Sobel' is here in RTL/Caculate_Sobel.v(1)
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-5007 WARNING: overwrite current module 'Erosion_Detector' in RTL/Erosion_Detector.v(1)
HDL-1007 : previous definition of design element 'Erosion_Detector' is here in RTL/Erosion_Detector.v(1)
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-5007 WARNING: overwrite current module 'Dilation_Detector' in RTL/Dilation_Detector.v(1)
HDL-1007 : previous definition of design element 'Dilation_Detector' is here in RTL/Dilation_Detector.v(1)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-5007 WARNING: overwrite current module 'Gesture_detech' in RTL/Gesture_detech.v(1)
HDL-1007 : previous definition of design element 'Gesture_detech' is here in RTL/Gesture_detech.v(1)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-5007 WARNING: overwrite current module 'vga_display' in RTL/vga_display.v(14)
HDL-1007 : previous definition of design element 'vga_display' is here in RTL/vga_display.v(14)
HDL-1007 : analyze verilog file RTL/Hu_Invariant_moment.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in RTL/image_process.v(242)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-1007 : analyze verilog file RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/Hu_Invariant_moment.v(39)
HDL-5007 WARNING: 'Sobel_Erosion_Dilation_clk' is not declared in RTL/Hu_Invariant_moment.v(30)
HDL-5007 WARNING: 'Sobel_Erosion_Dilation_clk' is not declared in RTL/Hu_Invariant_moment.v(32)
HDL-5007 WARNING: 'Sobel_Erosion_Dilation_clk' is not declared in RTL/Hu_Invariant_moment.v(39)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in RTL/image_process.v(242)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-1007 : analyze verilog file RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/Hu_Invariant_moment.v(39)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in RTL/image_process.v(242)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-1007 : analyze verilog file RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/Hu_Invariant_moment.v(38)
HDL-8007 ERROR: syntax error near 'always' in RTL/Hu_Invariant_moment.v(60)
HDL-8007 ERROR: Verilog 2000 keyword 'always' used in incorrect context in RTL/Hu_Invariant_moment.v(60)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/Hu_Invariant_moment.v(1)
HDL-1007 : Verilog file 'RTL/Hu_Invariant_moment.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in RTL/image_process.v(242)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-1007 : analyze verilog file RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/Hu_Invariant_moment.v(38)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in RTL/image_process.v(242)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-1007 : analyze verilog file RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/Hu_Invariant_moment.v(38)
HDL-8007 ERROR: procedural assignment to a non-register 'M_00' is not permitted in RTL/Hu_Invariant_moment.v(149)
HDL-8007 ERROR: procedural assignment to a non-register 'M_10' is not permitted in RTL/Hu_Invariant_moment.v(150)
HDL-8007 ERROR: procedural assignment to a non-register 'M_01' is not permitted in RTL/Hu_Invariant_moment.v(151)
HDL-8007 ERROR: procedural assignment to a non-register 'M_11' is not permitted in RTL/Hu_Invariant_moment.v(152)
HDL-8007 ERROR: procedural assignment to a non-register 'M_20' is not permitted in RTL/Hu_Invariant_moment.v(153)
HDL-8007 ERROR: procedural assignment to a non-register 'M_02' is not permitted in RTL/Hu_Invariant_moment.v(154)
HDL-8007 ERROR: procedural assignment to a non-register 'M_00' is not permitted in RTL/Hu_Invariant_moment.v(167)
HDL-8007 ERROR: procedural assignment to a non-register 'M_01' is not permitted in RTL/Hu_Invariant_moment.v(168)
HDL-8007 ERROR: procedural assignment to a non-register 'M_10' is not permitted in RTL/Hu_Invariant_moment.v(169)
HDL-8007 ERROR: procedural assignment to a non-register 'M_11' is not permitted in RTL/Hu_Invariant_moment.v(170)
HDL-8007 ERROR: procedural assignment to a non-register 'M_20' is not permitted in RTL/Hu_Invariant_moment.v(171)
HDL-8007 ERROR: procedural assignment to a non-register 'M_02' is not permitted in RTL/Hu_Invariant_moment.v(172)
HDL-8007 ERROR: procedural assignment to a non-register 'X_0' is not permitted in RTL/Hu_Invariant_moment.v(182)
HDL-8007 ERROR: procedural assignment to a non-register 'Y_0' is not permitted in RTL/Hu_Invariant_moment.v(183)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/Hu_Invariant_moment.v(1)
HDL-1007 : Verilog file 'RTL/Hu_Invariant_moment.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
GUI-5005 WARNING: Unknown file icon ...
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file al_ip/softfifo.v
HDL-1007 : analyze verilog file al_ip/fifo_1.v
HDL-1007 : analyze verilog file al_ip/fifo_2.v
HDL-1007 : analyze verilog file RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in RTL/camera_init.v(74)
HDL-1007 : analyze verilog file RTL/camera_reader.v
HDL-1007 : analyze verilog file RTL/i2c_module.v
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/command.v' in RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/control_interface.v' in RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/sdr_data_path.v' in RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file RTL/Sdram_Control_4Port/Sdram_Params.h in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file 'RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file al_ip/sdram.v
HDL-1007 : analyze verilog file RTL/Driver.v
HDL-1007 : analyze verilog file al_ip/ramfifo.v
HDL-1007 : analyze verilog file RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in RTL/image_process.v(242)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/Mode_Switch.v
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/image_select.v(54)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(234)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file RTL/Sort3.v
HDL-1007 : analyze verilog file RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in RTL/Sobel_Process.v(48)
HDL-1007 : analyze verilog file RTL/Caculate_Sobel.v
HDL-1007 : analyze verilog file RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file RTL/Gesture_detech.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-1007 : analyze verilog file RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/Hu_Invariant_moment.v(38)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
