#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Mar 15 18:56:07 2018
# Process ID: 7328
# Current directory: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6772 C:\Users\jfa49\180315_INTEGRATEwithoutVGAupdated\180315_INTEGRATEwithoutVGAupdated.xpr
# Log file: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/vivado.log
# Journal file: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jfa49/Downloads/Audio003'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'dma_design_1_xbar_0' generated file not found 'c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_xbar_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 916.516 ; gain = 145.777
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/imports/hdl/vga_logic.v] -no_script -reset -force -quiet
remove_files  C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/imports/hdl/vga_logic.v
file delete -force C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/imports/hdl/vga_logic.v
open_bd_design {C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd}
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding cell -- xilinx.com:module_ref:LSFR:1.0 - LSFR_0
Adding cell -- xilinx.com:module_ref:Debounce:1.0 - Debounce_0
Adding cell -- sfu.ca:user:audio_testbench:1.1 - audio_testbench_0
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:module_ref:try_vga:1.0 - try_vga_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /audio_testbench_0/clk_100(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /try_vga_0/clk25(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <dma_design_1> from BD file <C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1047.879 ; gain = 62.129
close [ open C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/Pixel_On_Text.vhd w ]
add_files C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/Pixel_On_Text.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/Font_Rom.vhd w ]
add_files C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/Font_Rom.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/commonPak.vhd w ]
add_files C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/commonPak.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/wrapper.vhd w ]
add_files C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/wrapper.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/math_real.vhd w ]
add_files C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/math_real.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference wrapper wrapper_0
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jfa49/Downloads/Audio003'.
set_property location {5 1911 661} [get_bd_cells wrapper_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins wrapper_0/clk]
update_module_reference dma_design_1_wrapper_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jfa49/Downloads/Audio003'.
Upgrading 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded dma_design_1_wrapper_0_0 from wrapper_v1_0 1.0 to wrapper_v1_0 1.0
Wrote  : <C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd> 
Wrote  : <C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ui/bd_f986eb17.ui> 
update_compile_order -fileset sources_1
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
export_ip_user_files -of_objects  [get_files C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/Font_Rom.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/Font_Rom.vhd
file delete -force C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/Font_Rom.vhd
update_module_reference dma_design_1_wrapper_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jfa49/Downloads/Audio003'.
Upgrading 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded dma_design_1_wrapper_0_0 from wrapper_v1_0 1.0 to wrapper_v1_0 1.0
Wrote  : <C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd> 
delete_bd_objs [get_bd_cells wrapper_0]
regenerate_bd_layout
export_ip_user_files -of_objects  [get_files C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/Pixel_On_Text.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/Pixel_On_Text.vhd
file delete -force C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/Pixel_On_Text.vhd
export_ip_user_files -of_objects  [get_files C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/wrapper.vhd
file delete -force C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/wrapper.vhd
update_module_reference dma_design_1_wrapper_0_0
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'wrapper'.
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1247.195 ; gain = 0.000
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_compile_order -fileset sources_1
save_bd_design
Wrote  : <C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd> 
Wrote  : <C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ui/bd_f986eb17.ui> 
