
*** Running vivado
    with args -log oledSystem_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source oledSystem_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source oledSystem_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/ee.cooper.edu/user/l/lei.chi/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top oledSystem_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.srcs/sources_1/bd/oledSystem/ip/oledSystem_oledControl_0_0/oledSystem_oledControl_0_0.dcp' for cell 'oledSystem_i/oledControl_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.srcs/sources_1/bd/oledSystem/ip/oledSystem_processing_system7_0_0/oledSystem_processing_system7_0_0.dcp' for cell 'oledSystem_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.srcs/sources_1/bd/oledSystem/ip/oledSystem_rst_ps7_0_100M_0/oledSystem_rst_ps7_0_100M_0.dcp' for cell 'oledSystem_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.srcs/sources_1/bd/oledSystem/ip/oledSystem_auto_pc_0/oledSystem_auto_pc_0.dcp' for cell 'oledSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.srcs/sources_1/bd/oledSystem/ip/oledSystem_processing_system7_0_0/oledSystem_processing_system7_0_0.xdc] for cell 'oledSystem_i/processing_system7_0/inst'
Finished Parsing XDC File [/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.srcs/sources_1/bd/oledSystem/ip/oledSystem_processing_system7_0_0/oledSystem_processing_system7_0_0.xdc] for cell 'oledSystem_i/processing_system7_0/inst'
Parsing XDC File [/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.srcs/sources_1/bd/oledSystem/ip/oledSystem_rst_ps7_0_100M_0/oledSystem_rst_ps7_0_100M_0_board.xdc] for cell 'oledSystem_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.srcs/sources_1/bd/oledSystem/ip/oledSystem_rst_ps7_0_100M_0/oledSystem_rst_ps7_0_100M_0_board.xdc] for cell 'oledSystem_i/rst_ps7_0_100M/U0'
Parsing XDC File [/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.srcs/sources_1/bd/oledSystem/ip/oledSystem_rst_ps7_0_100M_0/oledSystem_rst_ps7_0_100M_0.xdc] for cell 'oledSystem_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.srcs/sources_1/bd/oledSystem/ip/oledSystem_rst_ps7_0_100M_0/oledSystem_rst_ps7_0_100M_0.xdc] for cell 'oledSystem_i/rst_ps7_0_100M/U0'
Parsing XDC File [/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.srcs/constrs_1/new/oledConstraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'clock'. [/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.srcs/constrs_1/new/oledConstraints.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.srcs/constrs_1/new/oledConstraints.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clock'. [/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.srcs/constrs_1/new/oledConstraints.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.srcs/constrs_1/new/oledConstraints.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.srcs/constrs_1/new/oledConstraints.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.srcs/constrs_1/new/oledConstraints.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.srcs/constrs_1/new/oledConstraints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.srcs/constrs_1/new/oledConstraints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-663] port, pin or net 'clock' not found. [/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.srcs/constrs_1/new/oledConstraints.xdc:17]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects clock'. [/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.srcs/constrs_1/new/oledConstraints.xdc:17]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.srcs/constrs_1/new/oledConstraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1798.121 ; gain = 0.000 ; free physical = 3529 ; free virtual = 23210
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1798.121 ; gain = 433.562 ; free physical = 3529 ; free virtual = 23210
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1798.121 ; gain = 0.000 ; free physical = 3526 ; free virtual = 23208

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 126a05718

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2213.617 ; gain = 415.496 ; free physical = 3146 ; free virtual = 22828

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17bae907c

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2327.586 ; gain = 0.000 ; free physical = 3023 ; free virtual = 22705
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 47 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 217763697

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2327.586 ; gain = 0.000 ; free physical = 3023 ; free virtual = 22705
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18b2e5f0f

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2327.586 ; gain = 0.000 ; free physical = 3023 ; free virtual = 22705
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 385 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18b2e5f0f

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2327.586 ; gain = 0.000 ; free physical = 3023 ; free virtual = 22705
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18b2e5f0f

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2327.586 ; gain = 0.000 ; free physical = 3023 ; free virtual = 22705
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18b2e5f0f

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2327.586 ; gain = 0.000 ; free physical = 3023 ; free virtual = 22705
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              47  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             385  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.586 ; gain = 0.000 ; free physical = 3023 ; free virtual = 22705
Ending Logic Optimization Task | Checksum: 2206c8173

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2327.586 ; gain = 0.000 ; free physical = 3023 ; free virtual = 22705

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2206c8173

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2327.586 ; gain = 0.000 ; free physical = 3023 ; free virtual = 22704

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2206c8173

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.586 ; gain = 0.000 ; free physical = 3023 ; free virtual = 22704

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.586 ; gain = 0.000 ; free physical = 3023 ; free virtual = 22704
Ending Netlist Obfuscation Task | Checksum: 2206c8173

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.586 ; gain = 0.000 ; free physical = 3023 ; free virtual = 22704
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2327.586 ; gain = 529.465 ; free physical = 3023 ; free virtual = 22704
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.586 ; gain = 0.000 ; free physical = 3023 ; free virtual = 22704
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2359.602 ; gain = 0.000 ; free physical = 3013 ; free virtual = 22699
INFO: [Common 17-1381] The checkpoint '/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.runs/impl_1/oledSystem_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file oledSystem_wrapper_drc_opted.rpt -pb oledSystem_wrapper_drc_opted.pb -rpx oledSystem_wrapper_drc_opted.rpx
Command: report_drc -file oledSystem_wrapper_drc_opted.rpt -pb oledSystem_wrapper_drc_opted.pb -rpx oledSystem_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.runs/impl_1/oledSystem_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 3007 ; free virtual = 22692
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19afd391f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 3007 ; free virtual = 22692
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 3008 ; free virtual = 22692

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e37d60bf

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2992 ; free virtual = 22677

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10fe2a8ad

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 3003 ; free virtual = 22688

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10fe2a8ad

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 3003 ; free virtual = 22688
Phase 1 Placer Initialization | Checksum: 10fe2a8ad

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 3003 ; free virtual = 22688

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ee152ddf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2998 ; free virtual = 22682

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2980 ; free virtual = 22664

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: f2e67add

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2980 ; free virtual = 22665
Phase 2.2 Global Placement Core | Checksum: bbf70a51

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2980 ; free virtual = 22665
Phase 2 Global Placement | Checksum: bbf70a51

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2980 ; free virtual = 22665

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ae159c5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2980 ; free virtual = 22665

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19069c04b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2981 ; free virtual = 22666

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18ad6fdc5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2981 ; free virtual = 22666

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1106eaa15

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2981 ; free virtual = 22666

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12cd36bb7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2978 ; free virtual = 22662

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 838febe1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2978 ; free virtual = 22662

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 142081831

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2978 ; free virtual = 22662
Phase 3 Detail Placement | Checksum: 142081831

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2978 ; free virtual = 22662

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: afcb5535

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: afcb5535

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2978 ; free virtual = 22663
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.616. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11df6a48f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2978 ; free virtual = 22663
Phase 4.1 Post Commit Optimization | Checksum: 11df6a48f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2978 ; free virtual = 22663

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11df6a48f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2978 ; free virtual = 22663

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11df6a48f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2978 ; free virtual = 22663

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2978 ; free virtual = 22663
Phase 4.4 Final Placement Cleanup | Checksum: 101e4f0cb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2978 ; free virtual = 22663
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 101e4f0cb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2978 ; free virtual = 22663
Ending Placer Task | Checksum: 33f673ae

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2978 ; free virtual = 22663
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2994 ; free virtual = 22679
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2979 ; free virtual = 22671
INFO: [Common 17-1381] The checkpoint '/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.runs/impl_1/oledSystem_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file oledSystem_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 2992 ; free virtual = 22679
INFO: [runtcl-4] Executing : report_utilization -file oledSystem_wrapper_utilization_placed.rpt -pb oledSystem_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file oledSystem_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2476.395 ; gain = 0.000 ; free physical = 3003 ; free virtual = 22690
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1e512bf2 ConstDB: 0 ShapeSum: 15a547bc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b870070d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2509.711 ; gain = 0.000 ; free physical = 2876 ; free virtual = 22559
Post Restoration Checksum: NetGraph: 4f3eda96 NumContArr: 69312c77 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b870070d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2509.711 ; gain = 0.000 ; free physical = 2852 ; free virtual = 22536

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b870070d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2538.695 ; gain = 28.984 ; free physical = 2817 ; free virtual = 22501

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b870070d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2538.695 ; gain = 28.984 ; free physical = 2817 ; free virtual = 22501
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1143b2d7e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2564.750 ; gain = 55.039 ; free physical = 2809 ; free virtual = 22493
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.822  | TNS=0.000  | WHS=-0.220 | THS=-15.763|

Phase 2 Router Initialization | Checksum: 1e9febf90

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2564.750 ; gain = 55.039 ; free physical = 2808 ; free virtual = 22492

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00025888 %
  Global Horizontal Routing Utilization  = 0.000591616 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1258
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1257
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d28f18bb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2564.750 ; gain = 55.039 ; free physical = 2809 ; free virtual = 22493

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.143  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f4c971d0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2564.750 ; gain = 55.039 ; free physical = 2808 ; free virtual = 22492
Phase 4 Rip-up And Reroute | Checksum: 1f4c971d0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2564.750 ; gain = 55.039 ; free physical = 2808 ; free virtual = 22492

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 290398101

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2564.750 ; gain = 55.039 ; free physical = 2808 ; free virtual = 22492
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.143  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 290398101

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2564.750 ; gain = 55.039 ; free physical = 2808 ; free virtual = 22492

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 290398101

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2564.750 ; gain = 55.039 ; free physical = 2808 ; free virtual = 22492
Phase 5 Delay and Skew Optimization | Checksum: 290398101

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2564.750 ; gain = 55.039 ; free physical = 2808 ; free virtual = 22492

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21a278b84

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2564.750 ; gain = 55.039 ; free physical = 2808 ; free virtual = 22492
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.143  | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2770b6672

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2564.750 ; gain = 55.039 ; free physical = 2808 ; free virtual = 22492
Phase 6 Post Hold Fix | Checksum: 2770b6672

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2564.750 ; gain = 55.039 ; free physical = 2808 ; free virtual = 22492

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.28047 %
  Global Horizontal Routing Utilization  = 0.206981 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 292b5b810

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2564.750 ; gain = 55.039 ; free physical = 2808 ; free virtual = 22492

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 292b5b810

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2564.750 ; gain = 55.039 ; free physical = 2806 ; free virtual = 22490

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c15b84d9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2564.750 ; gain = 55.039 ; free physical = 2806 ; free virtual = 22490

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.143  | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c15b84d9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2564.750 ; gain = 55.039 ; free physical = 2807 ; free virtual = 22491
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2564.750 ; gain = 55.039 ; free physical = 2844 ; free virtual = 22528

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2564.750 ; gain = 88.355 ; free physical = 2844 ; free virtual = 22528
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2564.750 ; gain = 0.000 ; free physical = 2844 ; free virtual = 22528
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2564.750 ; gain = 0.000 ; free physical = 2831 ; free virtual = 22524
INFO: [Common 17-1381] The checkpoint '/afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.runs/impl_1/oledSystem_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file oledSystem_wrapper_drc_routed.rpt -pb oledSystem_wrapper_drc_routed.pb -rpx oledSystem_wrapper_drc_routed.rpx
Command: report_drc -file oledSystem_wrapper_drc_routed.rpt -pb oledSystem_wrapper_drc_routed.pb -rpx oledSystem_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.runs/impl_1/oledSystem_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file oledSystem_wrapper_methodology_drc_routed.rpt -pb oledSystem_wrapper_methodology_drc_routed.pb -rpx oledSystem_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file oledSystem_wrapper_methodology_drc_routed.rpt -pb oledSystem_wrapper_methodology_drc_routed.pb -rpx oledSystem_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /afs/ee.cooper.edu/user/l/lei.chi/oledControlTest/oledControlTest.runs/impl_1/oledSystem_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file oledSystem_wrapper_power_routed.rpt -pb oledSystem_wrapper_power_summary_routed.pb -rpx oledSystem_wrapper_power_routed.rpx
Command: report_power -file oledSystem_wrapper_power_routed.rpt -pb oledSystem_wrapper_power_summary_routed.pb -rpx oledSystem_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file oledSystem_wrapper_route_status.rpt -pb oledSystem_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file oledSystem_wrapper_timing_summary_routed.rpt -pb oledSystem_wrapper_timing_summary_routed.pb -rpx oledSystem_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file oledSystem_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file oledSystem_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file oledSystem_wrapper_bus_skew_routed.rpt -pb oledSystem_wrapper_bus_skew_routed.pb -rpx oledSystem_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force oledSystem_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./oledSystem_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 5 Warnings, 5 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2912.191 ; gain = 210.035 ; free physical = 2800 ; free virtual = 22497
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 18:57:29 2023...
