\doxysection{stm32f4xx\+\_\+ll\+\_\+iwdg.\+h}
\hypertarget{stm32f4xx__ll__iwdg_8h_source}{}\label{stm32f4xx__ll__iwdg_8h_source}\index{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_iwdg.h@{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_iwdg.h}}
\mbox{\hyperlink{stm32f4xx__ll__iwdg_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ STM32F4xx\_LL\_IWDG\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ STM32F4xx\_LL\_IWDG\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.h}}"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#if\ defined(IWDG)}}
\DoxyCodeLine{00035\ }
\DoxyCodeLine{00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00042\ }
\DoxyCodeLine{00043\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00047\ \textcolor{preprocessor}{\#define\ LL\_IWDG\_KEY\_RELOAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000AAAAU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\#define\ LL\_IWDG\_KEY\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000CCCCU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00049\ \textcolor{preprocessor}{\#define\ LL\_IWDG\_KEY\_WR\_ACCESS\_ENABLE\ \ \ \ \ \ \ 0x00005555U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00050\ \textcolor{preprocessor}{\#define\ LL\_IWDG\_KEY\_WR\_ACCESS\_DISABLE\ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00055\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00056\ }
\DoxyCodeLine{00057\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00058\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\#define\ LL\_IWDG\_SR\_PVU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IWDG\_SR\_PVU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#define\ LL\_IWDG\_SR\_RVU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ IWDG\_SR\_RVU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\#define\ LL\_IWDG\_PRESCALER\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\#define\ LL\_IWDG\_PRESCALER\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (IWDG\_PR\_PR\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\#define\ LL\_IWDG\_PRESCALER\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (IWDG\_PR\_PR\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\#define\ LL\_IWDG\_PRESCALER\_32\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (IWDG\_PR\_PR\_1\ |\ IWDG\_PR\_PR\_0)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#define\ LL\_IWDG\_PRESCALER\_64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (IWDG\_PR\_PR\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\#define\ LL\_IWDG\_PRESCALER\_128\ \ \ \ \ \ \ \ \ \ \ \ \ \ (IWDG\_PR\_PR\_2\ |\ IWDG\_PR\_PR\_0)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00082\ \textcolor{preprocessor}{\#define\ LL\_IWDG\_PRESCALER\_256\ \ \ \ \ \ \ \ \ \ \ \ \ \ (IWDG\_PR\_PR\_2\ |\ IWDG\_PR\_PR\_1)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00091\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#define\ LL\_IWDG\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{00108\ }
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\#define\ LL\_IWDG\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_)}}
\DoxyCodeLine{00125\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00140\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_IWDG\_Enable(\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}}\ *IWDGx)}
\DoxyCodeLine{00141\ \{}
\DoxyCodeLine{00142\ \ \ WRITE\_REG(IWDGx-\/>\mbox{\hyperlink{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}{KR}},\ LL\_IWDG\_KEY\_ENABLE);}
\DoxyCodeLine{00143\ \}}
\DoxyCodeLine{00144\ }
\DoxyCodeLine{00151\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_IWDG\_ReloadCounter(\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}}\ *IWDGx)}
\DoxyCodeLine{00152\ \{}
\DoxyCodeLine{00153\ \ \ WRITE\_REG(IWDGx-\/>\mbox{\hyperlink{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}{KR}},\ LL\_IWDG\_KEY\_RELOAD);}
\DoxyCodeLine{00154\ \}}
\DoxyCodeLine{00155\ }
\DoxyCodeLine{00162\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_IWDG\_EnableWriteAccess(\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}}\ *IWDGx)}
\DoxyCodeLine{00163\ \{}
\DoxyCodeLine{00164\ \ \ WRITE\_REG(IWDGx-\/>\mbox{\hyperlink{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}{KR}},\ LL\_IWDG\_KEY\_WR\_ACCESS\_ENABLE);}
\DoxyCodeLine{00165\ \}}
\DoxyCodeLine{00166\ }
\DoxyCodeLine{00173\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_IWDG\_DisableWriteAccess(\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}}\ *IWDGx)}
\DoxyCodeLine{00174\ \{}
\DoxyCodeLine{00175\ \ \ WRITE\_REG(IWDGx-\/>\mbox{\hyperlink{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}{KR}},\ LL\_IWDG\_KEY\_WR\_ACCESS\_DISABLE);}
\DoxyCodeLine{00176\ \}}
\DoxyCodeLine{00177\ }
\DoxyCodeLine{00192\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_IWDG\_SetPrescaler(\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}}\ *IWDGx,\ uint32\_t\ Prescaler)}
\DoxyCodeLine{00193\ \{}
\DoxyCodeLine{00194\ \ \ WRITE\_REG(IWDGx-\/>\mbox{\hyperlink{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}{PR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}{IWDG\_PR\_PR}}\ \&\ Prescaler);}
\DoxyCodeLine{00195\ \}}
\DoxyCodeLine{00196\ }
\DoxyCodeLine{00210\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_IWDG\_GetPrescaler(\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}}\ *IWDGx)}
\DoxyCodeLine{00211\ \{}
\DoxyCodeLine{00212\ \ \ \textcolor{keywordflow}{return}\ (READ\_REG(IWDGx-\/>\mbox{\hyperlink{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}{PR}}));}
\DoxyCodeLine{00213\ \}}
\DoxyCodeLine{00214\ }
\DoxyCodeLine{00222\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_IWDG\_SetReloadCounter(\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}}\ *IWDGx,\ uint32\_t\ Counter)}
\DoxyCodeLine{00223\ \{}
\DoxyCodeLine{00224\ \ \ WRITE\_REG(IWDGx-\/>\mbox{\hyperlink{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}{RLR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}{IWDG\_RLR\_RL}}\ \&\ Counter);}
\DoxyCodeLine{00225\ \}}
\DoxyCodeLine{00226\ }
\DoxyCodeLine{00233\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_IWDG\_GetReloadCounter(\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}}\ *IWDGx)}
\DoxyCodeLine{00234\ \{}
\DoxyCodeLine{00235\ \ \ \textcolor{keywordflow}{return}\ (READ\_REG(IWDGx-\/>\mbox{\hyperlink{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}{RLR}}));}
\DoxyCodeLine{00236\ \}}
\DoxyCodeLine{00237\ }
\DoxyCodeLine{00252\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_IWDG\_IsActiveFlag\_PVU(\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}}\ *IWDGx)}
\DoxyCodeLine{00253\ \{}
\DoxyCodeLine{00254\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(IWDGx-\/>\mbox{\hyperlink{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}{IWDG\_SR\_PVU}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}{IWDG\_SR\_PVU}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00255\ \}}
\DoxyCodeLine{00256\ }
\DoxyCodeLine{00263\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_IWDG\_IsActiveFlag\_RVU(\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}}\ *IWDGx)}
\DoxyCodeLine{00264\ \{}
\DoxyCodeLine{00265\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(IWDGx-\/>\mbox{\hyperlink{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}{IWDG\_SR\_RVU}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}{IWDG\_SR\_RVU}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00266\ \}}
\DoxyCodeLine{00267\ }
\DoxyCodeLine{00275\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_IWDG\_IsReady(\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}}\ *IWDGx)}
\DoxyCodeLine{00276\ \{}
\DoxyCodeLine{00277\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(IWDGx-\/>\mbox{\hyperlink{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}{IWDG\_SR\_PVU}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}{IWDG\_SR\_RVU}})\ ==\ 0U)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{00278\ \}}
\DoxyCodeLine{00279\ }
\DoxyCodeLine{00292\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ IWDG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00293\ }
\DoxyCodeLine{00298\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00299\ \}}
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00301\ }
\DoxyCodeLine{00302\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F4xx\_LL\_IWDG\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
