I 000049 55 1745          1512519013323 behavior
(_unit VHDL (alu 0 8 (behavior 0 19 ))
	(_version vb4)
	(_time 1512519013324 2017.12.05 19:10:13)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dad5db88d88c8bccd98999818edcdbdc89dddfdcdb)
	(_entity
		(_time 1512517848129)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal b ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal m ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal sel ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_process 0 )))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000045 55 1078          1512519012126 behv
(_unit VHDL (comparator 0 11 (behv 0 21 ))
	(_version vb4)
	(_time 1512519012127 2017.12.05 19:10:12)
	(_source (\./../src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3836683d666f382f396d29636b3e393f3c3e6e3f3a)
	(_entity
		(_time 1512517270768)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal result ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behv 1 -1
	)
)
I 000045 55 1070          1512519012282 behv
(_unit VHDL (complt 0 11 (behv 0 21 ))
	(_version vb4)
	(_time 1512519012283 2017.12.05 19:10:12)
	(_source (\./../src/compLT.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d4da84868683d4c3d581978f81d2d7d282d280d3d4)
	(_entity
		(_time 1512517271541)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal result ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behv 1 -1
	)
)
V 000049 55 15023         1512519013192 dataPath
(_unit VHDL (datapath 0 31 (datapath 0 55 ))
	(_version vb4)
	(_time 1512519013193 2017.12.05 19:10:13)
	(_source (\./../compile/dataPath.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5d52595e080b0d4b080c4d070d5a595b555b595b5c)
	(_entity
		(_time 1512518814123)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(inMux
			(_object
				(_port (_internal I0 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 84 (_entity (_in ))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 85 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 87 (_entity (_out ))))
			)
		)
		(selector
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 120 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 121 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 123 (_entity (_out ))))
			)
		)
		(reg_file
			(_object
				(_generic (_internal adrw ~extSTD.STANDARD.NATURAL 0 101 (_entity -1 ((i 3)))))
				(_generic (_internal dw ~extSTD.STANDARD.NATURAL 0 102 (_entity -1 ((i 8)))))
				(_generic (_internal size ~extSTD.STANDARD.NATURAL 0 103 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{adrw-1~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal raa ~STD_LOGIC_VECTOR{adrw-1~downto~0}~13 0 108 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal rab ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1324 0 109 (_entity (_in ))))
				(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1326 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal wa ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1326 0 112 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~1328 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal busA ~STD_LOGIC_VECTOR{dw-1~downto~0}~1328 0 114 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~1330 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal busB ~STD_LOGIC_VECTOR{dw-1~downto~0}~1330 0 115 (_entity (_out ))))
			)
		)
		(CompLT
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 78 (_entity (_in ))))
				(_port (_internal result ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
			)
		)
		(Comparator
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~136 0 70 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~138 0 71 (_entity (_in ))))
				(_port (_internal result ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{7~downto~0}~132 0 62 (_entity (_in ))))
				(_port (_internal m ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~134 0 65 (_entity (_out ))))
			)
		)
		(shifter
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 135 (_entity (_in ))))
				(_port (_internal in_left ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal in_right ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{2~downto~0}~13 0 138 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 139 (_entity (_out ))))
			)
		)
		(triBuf
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 128 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 130 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 92 (_entity (_in ))))
				(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 161 (_component inMux )
		(_port
			((I0)(x))
			((I1)(y))
			((s)(in_sel))
			((output)(BUS93))
		)
		(_use (_entity . inMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((output)(output))
				((s)(s))
			)
		)
	)
	(_instantiation U2 0 169 (_component selector )
		(_port
			((a)(BUS509))
			((b)(BUS93))
			((s)(selector_sel))
			((output)(BUS129))
		)
		(_use (_entity . selector)
			(_port
				((a)(a))
				((b)(b))
				((output)(output))
				((s)(s))
			)
		)
	)
	(_instantiation U3 0 177 (_component reg_file )
		(_port
			((clk)(clk))
			((data)(BUS129(d_7_0)))
			((raa)(raa(d_2_0)))
			((rab)(rab(d_2_0)))
			((rea)(rea))
			((reb)(reb))
			((wa)(wa(d_2_0)))
			((we)(we))
			((busA)(BUS352(d_7_0)))
			((busB)(BUS364(d_7_0)))
		)
		(_use (_entity . reg_file)
			(_generic
				((dw)((i 8)))
				((size)((i 8)))
				((adrw)((i 3)))
			)
			(_port
				((wa)(wa))
				((raa)(raa))
				((rab)(rab))
				((data)(data))
				((we)(we))
				((rea)(rea))
				((reb)(reb))
				((clk)(clk))
				((busA)(busA))
				((busB)(busB))
			)
		)
	)
	(_instantiation U4 0 191 (_component CompLT )
		(_port
			((A)(BUS352))
			((B)(BUS364))
			((result)(x_lt_y))
		)
		(_use (_entity . CompLT)
		)
	)
	(_instantiation U5 0 198 (_component Comparator )
		(_port
			((A)(BUS352))
			((B)(BUS364))
			((result)(x_neq_y))
		)
		(_use (_entity . Comparator)
		)
	)
	(_instantiation U6 0 205 (_component ALU )
		(_port
			((a)(BUS352))
			((b)(BUS364))
			((m)(ALU_mode))
			((sel)(ALU_sel))
			((output)(BUS487))
		)
		(_use (_entity . ALU)
		)
	)
	(_instantiation U7 0 214 (_component shifter )
		(_port
			((a)(BUS487))
			((in_left)(GND))
			((in_right)(GND))
			((s)(shifter_sel))
			((output)(BUS509))
		)
		(_use (_entity . shifter)
			(_port
				((in_right)(in_right))
				((in_left)(in_left))
				((s)(s))
				((a)(a))
				((output)(output))
			)
		)
	)
	(_instantiation U8 0 223 (_component triBuf )
		(_port
			((a)(BUS509))
			((s)(outSel))
			((output)(BUS673))
		)
		(_use (_entity . triBuf)
			(_port
				((a)(a))
				((output)(output))
				((s)(s))
			)
		)
	)
	(_instantiation U9 0 230 (_component reg )
		(_port
			((I)(BUS673))
			((clear)(clear))
			((clock)(clk))
			((load)(outSel))
			((Q)(output))
		)
		(_use (_entity . reg)
			(_port
				((I)(I))
				((load)(load))
				((clock)(clock))
				((clear)(clear))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port (_internal ALU_mode ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal in_sel ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal outSel ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal selector_sel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ALU_sel ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal raa ~STD_LOGIC_VECTOR{2~downto~0}~12 0 43 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal rab ~STD_LOGIC_VECTOR{2~downto~0}~122 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal shifter_sel ~STD_LOGIC_VECTOR{2~downto~0}~124 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~126 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal wa ~STD_LOGIC_VECTOR{2~downto~0}~126 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~128 0 48 (_entity (_in ))))
		(_port (_internal x_lt_y ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal x_neq_y ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 51 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 121 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 144 (_architecture ((i 2)))))
		(_signal (_internal GND ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal BUS129 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 149 (_architecture (_uni ))))
		(_signal (_internal BUS352 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 150 (_architecture (_uni ))))
		(_signal (_internal BUS364 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 151 (_architecture (_uni ))))
		(_signal (_internal BUS487 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 152 (_architecture (_uni ))))
		(_signal (_internal BUS509 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 153 (_architecture (_uni ))))
		(_signal (_internal BUS673 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 154 (_architecture (_uni ))))
		(_signal (_internal BUS93 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 155 (_architecture (_uni ))))
		(_process
			(line__242(_architecture 0 0 242 (_assignment (_simple)(_target(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataPath 7 -1
	)
)
I 000051 55 3451          1513728714210 behavioral
(_unit VHDL (dispmux 0 6 (behavioral 0 14 ))
	(_version vb4)
	(_time 1513728714211 2017.12.19 19:11:54)
	(_source (\./../src/dispmux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e3e4b4b0e9b5b4f4e7e4a7b8b7e4ebe5e7e5eae4e0)
	(_entity
		(_time 1513728628818)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(hex_display
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal segs ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation u1 0 27 (_component hex_display )
		(_port
			((data)(digit_data))
			((segs)(display))
		)
		(_use (_entity . hex_display)
		)
	)
	(_object
		(_port (_internal mux_clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal display ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digits ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cur_digit ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digit_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{13~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_variable (_internal d_clk ~UNSIGNED{13~downto~0}~13 0 34 (_process 0 (_string \"00000000000000"\))))
		(_process
			(gen_display(_architecture 0 0 33 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(5)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(6))(_sensitivity(5)(2(d_15_12))(2(d_11_8))(2(d_7_4))(2(d_3_0))))))
			(line__61(_architecture 2 0 61 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(33686018 33686018 33686018 514 )
		(770 )
		(515 )
		(33751811 )
		(50463491 )
		(50528771 )
		(50529026 )
	)
	(_model . behavioral 3 -1
	)
)
I 000045 55 2266          1513728842956 behv
(_unit VHDL (fsm 0 5 (behv 0 13 ))
	(_version vb4)
	(_time 1513728842957 2017.12.19 19:14:02)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cfc8ca9b9a98cfd9cdc0dc95cac9c9c8ccc99bc9c9)
	(_entity
		(_time 1513728842954)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal x_neq_y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal x_lt_y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal in_sel ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_port (_internal Cntrl_word ~STD_LOGIC_VECTOR{19~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal states 0 15 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal nState states 0 17 (_architecture (_uni ))))
		(_signal (_internal cState states 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(8))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
			(line__29(_architecture 1 0 29 (_process (_simple)(_target(7)(5)(6))(_sensitivity(8)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
		(50463235 33686019 33686018 33686018 33686018 )
		(33751555 33686019 33686018 33686018 33686018 )
		(33686018 50463234 33751555 33686019 33686018 )
		(50463234 50463235 33751555 33751811 33686018 )
		(33751554 33751555 50463235 33751811 33686018 )
		(33686018 50463234 33686019 50528770 50463234 )
	)
	(_model . behv 2 -1
	)
)
V 000044 55 11033         1513728861116 GPP
(_unit VHDL (gpp 0 28 (gpp 0 39 ))
	(_version vb4)
	(_time 1513728861117 2017.12.19 19:14:21)
	(_source (\./../compile/GPP.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bdbeebe8e9ebe9abb3b8ade6ecbbbababdbabdbbba)
	(_entity
		(_time 1513728857262)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(dataPath
			(_object
				(_port (_internal ALU_mode ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal ALU_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal in_sel ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal outSel ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal raa ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal rab ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_in ))))
				(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal selector_select ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal shifter_sel ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_entity (_in ))))
				(_port (_internal wa ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~138 0 60 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 61 (_entity (_out ))))
				(_port (_internal x_lt_y ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal x_neq_y ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(FSM
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal x_lt_y ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal x_neq_y ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal Cntrl_word ~STD_LOGIC_VECTOR{19~downto~0}~13 0 73 (_entity (_out ))))
				(_port (_internal in_sel ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
			)
		)
		(instDecoder
			(_object
				(_port (_internal cntrlWord ~STD_LOGIC_VECTOR{19~downto~0}~1312 0 79 (_entity (_in ))))
				(_port (_internal ALU_mode ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal ALU_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 81 (_entity (_out ))))
				(_port (_internal outSel ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal raa ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 83 (_entity (_out ))))
				(_port (_internal rab ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 84 (_entity (_out ))))
				(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal selector_sel ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal shifter_sel ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 88 (_entity (_out ))))
				(_port (_internal wa ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 89 (_entity (_out ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 116 (_component dataPath )
		(_port
			((ALU_mode)(NET453))
			((ALU_sel)(BUS518))
			((clear)(reset))
			((clk)(clock))
			((in_sel)(NET350))
			((outSel)(NET462))
			((raa)(BUS476))
			((rab)(BUS491))
			((rea)(NET435))
			((reb)(NET444))
			((selector_select)(NET359))
			((shifter_sel)(BUS505))
			((wa)(BUS467))
			((we)(NET368))
			((x)(x))
			((y)(y))
			((output)(output))
			((x_lt_y)(NET275))
			((x_neq_y)(NET262))
		)
		(_use (_implicit)
			(_port
				((ALU_mode)(ALU_mode))
				((ALU_sel)(ALU_sel))
				((clear)(clear))
				((clk)(clk))
				((in_sel)(in_sel))
				((outSel)(outSel))
				((raa)(raa))
				((rab)(rab))
				((rea)(rea))
				((reb)(reb))
				((selector_select)(selector_select))
				((shifter_sel)(shifter_sel))
				((wa)(wa))
				((we)(we))
				((x)(x))
				((y)(y))
				((output)(output))
				((x_lt_y)(x_lt_y))
				((x_neq_y)(x_neq_y))
			)
		)
	)
	(_instantiation U2 0 139 (_component FSM )
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((x_lt_y)(NET275))
			((x_neq_y)(NET262))
			((Cntrl_word)(BUS289))
			((in_sel)(NET350))
		)
		(_use (_entity . FSM)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((x_neq_y)(x_neq_y))
				((x_lt_y)(x_lt_y))
				((in_sel)(in_sel))
				((Cntrl_word)(Cntrl_word))
			)
		)
	)
	(_instantiation U3 0 150 (_component instDecoder )
		(_port
			((cntrlWord)(BUS289))
			((ALU_mode)(NET453))
			((ALU_sel)(BUS518))
			((outSel)(NET462))
			((raa)(BUS476))
			((rab)(BUS491))
			((rea)(NET435))
			((reb)(NET444))
			((selector_sel)(NET359))
			((shifter_sel)(BUS505))
			((wa)(BUS467))
			((we)(NET368))
		)
		(_use (_entity . instDecoder)
			(_port
				((cntrlWord)(cntrlWord))
				((selector_sel)(selector_sel))
				((we)(we))
				((rea)(rea))
				((reb)(reb))
				((ALU_mode)(ALU_mode))
				((outSel)(outSel))
				((wa)(wa))
				((raa)(raa))
				((rab)(rab))
				((shifter_sel)(shifter_sel))
				((ALU_sel)(ALU_sel))
			)
		)
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~1312 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal NET262 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal NET275 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal NET350 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal NET359 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal NET368 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal NET435 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal NET444 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal NET453 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal NET462 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~1324 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal BUS289 ~STD_LOGIC_VECTOR{19~downto~0}~1324 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal BUS467 ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 106 (_architecture (_uni ))))
		(_signal (_internal BUS476 ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS491 ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 108 (_architecture (_uni ))))
		(_signal (_internal BUS505 ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 109 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal BUS518 ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 110 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000046 55 1799          1513728859110 BENCH
(_unit VHDL (gpp_tb 0 5 (bench 0 9 ))
	(_version vb4)
	(_time 1513728859111 2017.12.19 19:14:19)
	(_source (\./../src/GPP_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0f3f5a1f0a6a4e5a2ffe4aaa3f6f7f7f0f7f0f5a6)
	(_entity
		(_time 1513728843720)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 63 (_entity . GPP GPP)
		(_port
			((clock)(clk))
			((reset)(reset))
			((start)(start))
			((x)(x))
			((y)(y))
			((output)(output))
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_constant (_internal num_cycles ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 70)))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_wait_for)(_target(0))(_read(0)))))
			(line__41(_architecture 1 0 41 (_process (_wait_for)(_target(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50529027 )
		(50463234 33686019 )
	)
	(_model . BENCH 2 -1
	)
)
I 000059 55 1777          1513728715057 behavioral_hexDisp
(_unit VHDL (hex_display 0 6 (behavioral_hexdisp 0 11 ))
	(_version vb4)
	(_time 1513728715058 2017.12.19 19:11:55)
	(_source (\./../src/hexdisp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2d2925297c7b71387a7f3977752a2e2a2d2b7e2b2c)
	(_entity
		(_time 1513728621734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal segs ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 )
		(33686019 131586 )
		(50463234 )
		(50529027 197122 )
		(33751554 )
		(33686274 131587 )
		(50528770 )
		(33751810 131586 )
		(33686274 )
		(50528770 197122 )
		(50463490 )
		(33751554 131842 )
		(33751810 )
		(33686018 131842 )
		(50529026 )
		(50529027 131586 )
		(33686019 )
		(33686018 131586 )
		(50463235 )
		(50528770 131586 )
		(33751555 )
		(50463234 131586 )
		(50528771 )
		(33686018 197378 )
		(33686275 )
		(33686019 131843 )
		(50463491 )
		(33686274 197122 )
		(33751811 )
		(33686018 131843 )
		(50463234 131843 )
	)
	(_model . behavioral_hexDisp 1 -1
	)
)
I 000051 55 1332          1512519012407 behavioral
(_unit VHDL (inmux 0 8 (behavioral 0 20 ))
	(_version vb4)
	(_time 1512519012408 2017.12.05 19:10:12)
	(_source (\./../src/inMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 515f0c52050651465651490b095704570556545659)
	(_entity
		(_time 1512517272226)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(2))(_sensitivity(0)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000046 55 2165          1513728844796 behv1
(_unit VHDL (instdecoder 0 7 (behv1 0 16 ))
	(_version vb4)
	(_time 1513728844797 2017.12.19 19:14:04)
	(_source (\./../src/instDecoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fff8a7affca9a8e8f9fceba5abf9fcf9a9f9fbf9fa)
	(_entity
		(_time 1513728844794)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_port (_internal cntrlWord ~STD_LOGIC_VECTOR{19~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal selector_sel ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal ALU_mode ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal outSel ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal wa ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_port (_internal raa ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_port (_internal rab ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_port (_internal shifter_sel ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ALU_sel ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7(0))(7(1))(7(2))(8(0))(8(1))(8(2))(9(0))(9(1))(9(2))(10(0))(10(1))(10(2))(11(0))(11(1)))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behv1 1 -1
	)
)
V 000046 55 1082          1512519012541 behv1
(_unit VHDL (outbuf 0 11 (behv1 0 18 ))
	(_version vb4)
	(_time 1512519012542 2017.12.05 19:10:12)
	(_source (\./../src/outmux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cec0cc9a9e989ed8cc9cdb9499c898c9cbc9cac8cc)
	(_entity
		(_time 1512517272995)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_process
			(line__20(_architecture 0 0 20 (_assignment (_simple)(_alias((Output)(I)))(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behv1 1 -1
	)
)
I 000049 55 1208          1513728884185 behavior
(_unit VHDL (outmux 0 8 (behavior 0 17 ))
	(_version vb4)
	(_time 1513728884186 2017.12.19 19:14:44)
	(_source (\./../src/outMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code de8a8c8d8e888ec88bddcb8587d888d9dbd9dad88a)
	(_entity
		(_time 1513728884183)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_out ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000045 55 1824          1512519012804 behv
(_unit VHDL (reg 0 11 (behv 0 22 ))
	(_version vb4)
	(_time 1512519012805 2017.12.05 19:10:12)
	(_source (\./../src/register.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d7d88085d58084c0d7d9c28d81d0d5d1d2d1d0d0d5)
	(_entity
		(_time 1512517274359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Q_tmp ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_target(5))(_sensitivity(0)(1)(2)(3)))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_alias((Q)(Q_tmp)))(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behv 2 -1
	)
)
I 000051 55 3030          1512519012670 behavioral
(_unit VHDL (reg_file 0 7 (behavioral 0 21 ))
	(_version vb4)
	(_time 1512519012671 2017.12.05 19:10:12)
	(_source (\./../src/reg_file.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 5a550d590e0d094f0e594c00025c095c5f5d585c5f)
	(_entity
		(_time 1512517273702)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.NATURAL 0 8 \8\ (_entity ((i 8)))))
		(_generic (_internal size ~extSTD.STANDARD.NATURAL 0 9 \8\ (_entity ((i 8)))))
		(_generic (_internal adrw ~extSTD.STANDARD.NATURAL 0 10 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{adrw-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal wa ~STD_LOGIC_VECTOR{adrw-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal raa ~STD_LOGIC_VECTOR{adrw-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal rab ~STD_LOGIC_VECTOR{adrw-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal busA ~STD_LOGIC_VECTOR{dw-1~downto~0}~122 0 15 (_entity (_out ))))
		(_port (_internal busB ~STD_LOGIC_VECTOR{dw-1~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal registerFile 0 23 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_to (i 0)(c 7))))))
		(_signal (_internal registers registerFile 0 25 (_architecture (_uni ((_others(_others(i 2))))))))
		(_process
			(regFile(_architecture 0 0 29 (_process (_simple)(_target(10))(_sensitivity(7))(_read(0)(3)(4)(10)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(8))(_sensitivity(1)(10)))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(9))(_sensitivity(2)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behavioral 8 -1
	)
)
I 000051 55 1336          1512519012939 behavioral
(_unit VHDL (selector 0 8 (behavioral 0 20 ))
	(_version vb4)
	(_time 1512519012940 2017.12.05 19:10:12)
	(_source (\./../src/selector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 646b3164653363726365773f316232636663676261)
	(_entity
		(_time 1512517275140)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal b ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(2))(_sensitivity(0)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1561          1512519013452 behavior
(_unit VHDL (shifter 0 8 (behavior 0 19 ))
	(_version vb4)
	(_time 1512519013453 2017.12.05 19:10:13)
	(_source (\./../src/shifter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6668646668313b706264723c3261646165606e606f)
	(_entity
		(_time 1512517847354)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal in_right ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal in_left ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000051 55 1291          1512519013064 behavioral
(_unit VHDL (tribuf 0 8 (behavioral 0 20 ))
	(_version vb4)
	(_time 1512519013065 2017.12.05 19:10:13)
	(_source (\./../src/triSt_buf.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e0efb2b2e2b7bdf6e0e0f5bab7e7e4e7e2e6e9e6e2)
	(_entity
		(_time 1512517275826)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
V 000051 55 3451          1513729155713 behavioral
(_unit VHDL (dispmux 0 6 (behavioral 0 14 ))
	(_version vb4)
	(_time 1513729155714 2017.12.19 19:19:15)
	(_source (\./../src/dispmux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7d2f707c202b2a6a797a3926297a757b797b747a7e)
	(_entity
		(_time 1513729155711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(hex_display
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal segs ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation u1 0 27 (_component hex_display )
		(_port
			((data)(digit_data))
			((segs)(display))
		)
		(_use (_entity . hex_display)
		)
	)
	(_object
		(_port (_internal mux_clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal display ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal digits ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cur_digit ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digit_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{13~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_variable (_internal d_clk ~UNSIGNED{13~downto~0}~13 0 34 (_process 0 (_string \"00000000000000"\))))
		(_process
			(gen_display(_architecture 0 0 33 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(5)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(6))(_sensitivity(5)(2(d_15_12))(2(d_11_8))(2(d_7_4))(2(d_3_0))))))
			(line__61(_architecture 2 0 61 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(33686018 33686018 33686018 514 )
		(770 )
		(515 )
		(33751811 )
		(50463491 )
		(50528771 )
		(50529026 )
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 3496          1513729441450 behavioral
(_unit VHDL (muxdisp 0 11 (behavioral 0 29 ))
	(_version vb4)
	(_time 1513729441451 2017.12.19 19:24:01)
	(_source (\./../src/dispmux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b1b4e0e4b5e7eda7bde2a8eae3b6b1b7e5b6b4b6b9)
	(_entity
		(_time 1513729441448)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(hex_display
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal segs ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_entity (_out ))))
			)
		)
	)
	(_instantiation u1 0 65 (_component hex_display )
		(_port
			((data)(digit_data))
			((segs)(display))
		)
		(_use (_entity . hex_display)
		)
	)
	(_object
		(_port (_internal mux_clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal display ~STD_LOGIC_VECTOR{6~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal digits ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cur_digit ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digit_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{13~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_variable (_internal d_clk ~UNSIGNED{13~downto~0}~13 0 79 (_process 0 (_string \"00000000000000"\))))
		(_process
			(gen_display(_architecture 0 0 77 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(5)))))
			(line__117(_architecture 1 0 117 (_assignment (_simple)(_target(6))(_sensitivity(5)(2(d_15_12))(2(d_11_8))(2(d_7_4))(2(d_3_0))))))
			(line__137(_architecture 2 0 137 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(33686018 33686018 33686018 514 )
		(770 )
		(515 )
		(50529027 33751811 )
		(50529027 50463491 )
		(50529027 50528771 )
		(50529027 50529026 )
	)
	(_model . behavioral 3 -1
	)
)
V 000050 55 5886          1513729505395 finalFPGA
(_unit VHDL (finalfpga 0 35 (finalfpga 0 47 ))
	(_version vb4)
	(_time 1513729505396 2017.12.19 19:25:05)
	(_source (\./../compile/finalFPGA.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(VITAL_Timing)))
	(_code 797d2978792e786f7e773a232e7e797f7e7f787f7f)
	(_entity
		(_time 1513729505393)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(VITAL_Timing)))
	)
	(_component
		(GPP
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~132 0 57 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_entity (_out ))))
			)
		)
		(outMux
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{7~downto~0}~138 0 72 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 73 (_entity (_out ))))
			)
		)
		(BUFG
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 0 78 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 0 79 (_entity (_out ))))
			)
		)
		(MUXDISP
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63 (_entity (_in ))))
				(_port (_internal mux_clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal digits ~STD_LOGIC_VECTOR{7~downto~0}~136 0 66 (_entity (_out ))))
				(_port (_internal display ~STD_LOGIC_VECTOR{6~downto~0}~13 0 67 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 93 (_component GPP )
		(_port
			((clock)(NET174))
			((reset)(reset))
			((start)(start))
			((x)(x))
			((y)(y))
			((output)(BUS113))
		)
		(_use (_entity . GPP)
		)
	)
	(_instantiation U2 0 103 (_component outMux )
		(_port
			((I)(BUS113))
			((O)(BUS192))
		)
		(_use (_entity . outMux)
		)
	)
	(_instantiation U3 0 109 (_component BUFG )
		(_port
			((I)(clock))
			((O)(NET174))
		)
		(_use (_entity artix7 BUFG)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_instantiation U4 0 115 (_component MUXDISP )
		(_port
			((data)(BUS192))
			((mux_clk)(NET174))
			((rst)(reset))
			((digits)(digits))
			((display)(display))
		)
		(_use (_entity . MUXDISP)
			(_port
				((mux_clk)(mux_clk))
				((rst)(rst))
				((data)(data))
				((display)(display))
				((digits)(digits))
			)
		)
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_ULOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~122 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal digits ~STD_LOGIC_VECTOR{7~downto~0}~124 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal display ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal NET174 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal BUS113 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 86 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS192 ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 87 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000049 55 15023         1513729617465 dataPath
(_unit VHDL (datapath 0 31 (datapath 0 55 ))
	(_version vb4)
	(_time 1513729617466 2017.12.19 19:26:57)
	(_source (\./../compile/dataPath.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 40134142411610561511501a104744464846444641)
	(_entity
		(_time 1512518814123)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(inMux
			(_object
				(_port (_internal I0 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 84 (_entity (_in ))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 85 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 87 (_entity (_out ))))
			)
		)
		(selector
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 120 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 121 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 123 (_entity (_out ))))
			)
		)
		(reg_file
			(_object
				(_generic (_internal adrw ~extSTD.STANDARD.NATURAL 0 101 (_entity -1 ((i 3)))))
				(_generic (_internal dw ~extSTD.STANDARD.NATURAL 0 102 (_entity -1 ((i 8)))))
				(_generic (_internal size ~extSTD.STANDARD.NATURAL 0 103 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{adrw-1~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal raa ~STD_LOGIC_VECTOR{adrw-1~downto~0}~13 0 108 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal rab ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1324 0 109 (_entity (_in ))))
				(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1326 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal wa ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1326 0 112 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~1328 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal busA ~STD_LOGIC_VECTOR{dw-1~downto~0}~1328 0 114 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~1330 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal busB ~STD_LOGIC_VECTOR{dw-1~downto~0}~1330 0 115 (_entity (_out ))))
			)
		)
		(CompLT
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 78 (_entity (_in ))))
				(_port (_internal result ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
			)
		)
		(Comparator
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~136 0 70 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~138 0 71 (_entity (_in ))))
				(_port (_internal result ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{7~downto~0}~132 0 62 (_entity (_in ))))
				(_port (_internal m ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~134 0 65 (_entity (_out ))))
			)
		)
		(shifter
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 135 (_entity (_in ))))
				(_port (_internal in_left ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal in_right ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{2~downto~0}~13 0 138 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 139 (_entity (_out ))))
			)
		)
		(triBuf
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 128 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 130 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 92 (_entity (_in ))))
				(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 161 (_component inMux )
		(_port
			((I0)(x))
			((I1)(y))
			((s)(in_sel))
			((output)(BUS93))
		)
		(_use (_entity . inMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((output)(output))
				((s)(s))
			)
		)
	)
	(_instantiation U2 0 169 (_component selector )
		(_port
			((a)(BUS509))
			((b)(BUS93))
			((s)(selector_sel))
			((output)(BUS129))
		)
		(_use (_entity . selector)
			(_port
				((a)(a))
				((b)(b))
				((output)(output))
				((s)(s))
			)
		)
	)
	(_instantiation U3 0 177 (_component reg_file )
		(_port
			((clk)(clk))
			((data)(BUS129(d_7_0)))
			((raa)(raa(d_2_0)))
			((rab)(rab(d_2_0)))
			((rea)(rea))
			((reb)(reb))
			((wa)(wa(d_2_0)))
			((we)(we))
			((busA)(BUS352(d_7_0)))
			((busB)(BUS364(d_7_0)))
		)
		(_use (_entity . reg_file)
			(_generic
				((dw)((i 8)))
				((size)((i 8)))
				((adrw)((i 3)))
			)
			(_port
				((wa)(wa))
				((raa)(raa))
				((rab)(rab))
				((data)(data))
				((we)(we))
				((rea)(rea))
				((reb)(reb))
				((clk)(clk))
				((busA)(busA))
				((busB)(busB))
			)
		)
	)
	(_instantiation U4 0 191 (_component CompLT )
		(_port
			((A)(BUS352))
			((B)(BUS364))
			((result)(x_lt_y))
		)
		(_use (_entity . CompLT)
		)
	)
	(_instantiation U5 0 198 (_component Comparator )
		(_port
			((A)(BUS352))
			((B)(BUS364))
			((result)(x_neq_y))
		)
		(_use (_entity . Comparator)
		)
	)
	(_instantiation U6 0 205 (_component ALU )
		(_port
			((a)(BUS352))
			((b)(BUS364))
			((m)(ALU_mode))
			((sel)(ALU_sel))
			((output)(BUS487))
		)
		(_use (_entity . ALU)
		)
	)
	(_instantiation U7 0 214 (_component shifter )
		(_port
			((a)(BUS487))
			((in_left)(GND))
			((in_right)(GND))
			((s)(shifter_sel))
			((output)(BUS509))
		)
		(_use (_entity . shifter)
			(_port
				((in_right)(in_right))
				((in_left)(in_left))
				((s)(s))
				((a)(a))
				((output)(output))
			)
		)
	)
	(_instantiation U8 0 223 (_component triBuf )
		(_port
			((a)(BUS509))
			((s)(outSel))
			((output)(BUS673))
		)
		(_use (_entity . triBuf)
			(_port
				((a)(a))
				((output)(output))
				((s)(s))
			)
		)
	)
	(_instantiation U9 0 230 (_component reg )
		(_port
			((I)(BUS673))
			((clear)(clear))
			((clock)(clk))
			((load)(outSel))
			((Q)(output))
		)
		(_use (_entity . reg)
			(_port
				((I)(I))
				((load)(load))
				((clock)(clock))
				((clear)(clear))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port (_internal ALU_mode ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal in_sel ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal outSel ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal selector_sel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ALU_sel ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal raa ~STD_LOGIC_VECTOR{2~downto~0}~12 0 43 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal rab ~STD_LOGIC_VECTOR{2~downto~0}~122 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal shifter_sel ~STD_LOGIC_VECTOR{2~downto~0}~124 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~126 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal wa ~STD_LOGIC_VECTOR{2~downto~0}~126 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~128 0 48 (_entity (_in ))))
		(_port (_internal x_lt_y ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal x_neq_y ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 51 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 121 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 144 (_architecture ((i 2)))))
		(_signal (_internal GND ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal BUS129 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 149 (_architecture (_uni ))))
		(_signal (_internal BUS352 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 150 (_architecture (_uni ))))
		(_signal (_internal BUS364 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 151 (_architecture (_uni ))))
		(_signal (_internal BUS487 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 152 (_architecture (_uni ))))
		(_signal (_internal BUS509 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 153 (_architecture (_uni ))))
		(_signal (_internal BUS673 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 154 (_architecture (_uni ))))
		(_signal (_internal BUS93 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 155 (_architecture (_uni ))))
		(_process
			(line__242(_architecture 0 0 242 (_assignment (_simple)(_target(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataPath 7 -1
	)
)
V 000044 55 11033         1513729618444 GPP
(_unit VHDL (gpp 0 28 (gpp 0 39 ))
	(_version vb4)
	(_time 1513729618445 2017.12.19 19:26:58)
	(_source (\./../compile/GPP.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 17441911104143011912074c461110101710171110)
	(_entity
		(_time 1513728857262)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(dataPath
			(_object
				(_port (_internal ALU_mode ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal ALU_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal in_sel ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal outSel ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal raa ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal rab ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_in ))))
				(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal selector_select ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal shifter_sel ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_entity (_in ))))
				(_port (_internal wa ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~138 0 60 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 61 (_entity (_out ))))
				(_port (_internal x_lt_y ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal x_neq_y ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(FSM
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal x_lt_y ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal x_neq_y ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal Cntrl_word ~STD_LOGIC_VECTOR{19~downto~0}~13 0 73 (_entity (_out ))))
				(_port (_internal in_sel ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
			)
		)
		(instDecoder
			(_object
				(_port (_internal cntrlWord ~STD_LOGIC_VECTOR{19~downto~0}~1312 0 79 (_entity (_in ))))
				(_port (_internal ALU_mode ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal ALU_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 81 (_entity (_out ))))
				(_port (_internal outSel ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal raa ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 83 (_entity (_out ))))
				(_port (_internal rab ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 84 (_entity (_out ))))
				(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal selector_sel ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal shifter_sel ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 88 (_entity (_out ))))
				(_port (_internal wa ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 89 (_entity (_out ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 116 (_component dataPath )
		(_port
			((ALU_mode)(NET453))
			((ALU_sel)(BUS518))
			((clear)(reset))
			((clk)(clock))
			((in_sel)(NET350))
			((outSel)(NET462))
			((raa)(BUS476))
			((rab)(BUS491))
			((rea)(NET435))
			((reb)(NET444))
			((selector_select)(NET359))
			((shifter_sel)(BUS505))
			((wa)(BUS467))
			((we)(NET368))
			((x)(x))
			((y)(y))
			((output)(output))
			((x_lt_y)(NET275))
			((x_neq_y)(NET262))
		)
		(_use (_implicit)
			(_port
				((ALU_mode)(ALU_mode))
				((ALU_sel)(ALU_sel))
				((clear)(clear))
				((clk)(clk))
				((in_sel)(in_sel))
				((outSel)(outSel))
				((raa)(raa))
				((rab)(rab))
				((rea)(rea))
				((reb)(reb))
				((selector_select)(selector_select))
				((shifter_sel)(shifter_sel))
				((wa)(wa))
				((we)(we))
				((x)(x))
				((y)(y))
				((output)(output))
				((x_lt_y)(x_lt_y))
				((x_neq_y)(x_neq_y))
			)
		)
	)
	(_instantiation U2 0 139 (_component FSM )
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((x_lt_y)(NET275))
			((x_neq_y)(NET262))
			((Cntrl_word)(BUS289))
			((in_sel)(NET350))
		)
		(_use (_entity . FSM)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((x_neq_y)(x_neq_y))
				((x_lt_y)(x_lt_y))
				((in_sel)(in_sel))
				((Cntrl_word)(Cntrl_word))
			)
		)
	)
	(_instantiation U3 0 150 (_component instDecoder )
		(_port
			((cntrlWord)(BUS289))
			((ALU_mode)(NET453))
			((ALU_sel)(BUS518))
			((outSel)(NET462))
			((raa)(BUS476))
			((rab)(BUS491))
			((rea)(NET435))
			((reb)(NET444))
			((selector_sel)(NET359))
			((shifter_sel)(BUS505))
			((wa)(BUS467))
			((we)(NET368))
		)
		(_use (_entity . instDecoder)
			(_port
				((cntrlWord)(cntrlWord))
				((selector_sel)(selector_sel))
				((we)(we))
				((rea)(rea))
				((reb)(reb))
				((ALU_mode)(ALU_mode))
				((outSel)(outSel))
				((wa)(wa))
				((raa)(raa))
				((rab)(rab))
				((shifter_sel)(shifter_sel))
				((ALU_sel)(ALU_sel))
			)
		)
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~1312 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal NET262 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal NET275 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal NET350 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal NET359 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal NET368 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal NET435 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal NET444 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal NET453 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal NET462 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~1324 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal BUS289 ~STD_LOGIC_VECTOR{19~downto~0}~1324 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal BUS467 ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 106 (_architecture (_uni ))))
		(_signal (_internal BUS476 ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS491 ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 108 (_architecture (_uni ))))
		(_signal (_internal BUS505 ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 109 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal BUS518 ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 110 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000050 55 5886          1513729623663 finalFPGA
(_unit VHDL (finalfpga 0 35 (finalfpga 0 47 ))
	(_version vb4)
	(_time 1513729623664 2017.12.19 19:27:03)
	(_source (\./../compile/finalFPGA.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(VITAL_Timing)))
	(_code 7222207379257364757c3128257572747574737474)
	(_entity
		(_time 1513729505392)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(VITAL_Timing)))
	)
	(_component
		(GPP
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~132 0 57 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_entity (_out ))))
			)
		)
		(outMux
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{7~downto~0}~138 0 72 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 73 (_entity (_out ))))
			)
		)
		(BUFG
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 0 78 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 0 79 (_entity (_out ))))
			)
		)
		(MUXDISP
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63 (_entity (_in ))))
				(_port (_internal mux_clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal digits ~STD_LOGIC_VECTOR{7~downto~0}~136 0 66 (_entity (_out ))))
				(_port (_internal display ~STD_LOGIC_VECTOR{6~downto~0}~13 0 67 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 93 (_component GPP )
		(_port
			((clock)(NET174))
			((reset)(reset))
			((start)(start))
			((x)(x))
			((y)(y))
			((output)(BUS113))
		)
		(_use (_entity . GPP)
		)
	)
	(_instantiation U2 0 103 (_component outMux )
		(_port
			((I)(BUS113))
			((O)(BUS192))
		)
		(_use (_entity . outMux)
		)
	)
	(_instantiation U3 0 109 (_component BUFG )
		(_port
			((I)(clock))
			((O)(NET174))
		)
		(_use (_entity artix7 BUFG)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_instantiation U4 0 115 (_component MUXDISP )
		(_port
			((data)(BUS192))
			((mux_clk)(NET174))
			((rst)(reset))
			((digits)(digits))
			((display)(display))
		)
		(_use (_entity . MUXDISP)
			(_port
				((mux_clk)(mux_clk))
				((rst)(rst))
				((data)(data))
				((display)(display))
				((digits)(digits))
			)
		)
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_ULOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~122 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal digits ~STD_LOGIC_VECTOR{7~downto~0}~124 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal display ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal NET174 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal BUS113 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 86 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS192 ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 87 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000044 55 11033         1513729645500 GPP
(_unit VHDL (gpp 0 28 (gpp 0 39 ))
	(_version vb4)
	(_time 1513729645501 2017.12.19 19:27:25)
	(_source (\./../compile/GPP.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c2c1c796c09496d4ccc7d29993c4c5c5c2c5c2c4c5)
	(_entity
		(_time 1513728857262)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(dataPath
			(_object
				(_port (_internal ALU_mode ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal ALU_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal in_sel ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal outSel ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal raa ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal rab ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_in ))))
				(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal selector_select ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal shifter_sel ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_entity (_in ))))
				(_port (_internal wa ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~138 0 60 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 61 (_entity (_out ))))
				(_port (_internal x_lt_y ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal x_neq_y ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(FSM
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal x_lt_y ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal x_neq_y ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal Cntrl_word ~STD_LOGIC_VECTOR{19~downto~0}~13 0 73 (_entity (_out ))))
				(_port (_internal in_sel ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
			)
		)
		(instDecoder
			(_object
				(_port (_internal cntrlWord ~STD_LOGIC_VECTOR{19~downto~0}~1312 0 79 (_entity (_in ))))
				(_port (_internal ALU_mode ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal ALU_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 81 (_entity (_out ))))
				(_port (_internal outSel ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal raa ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 83 (_entity (_out ))))
				(_port (_internal rab ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 84 (_entity (_out ))))
				(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal selector_sel ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal shifter_sel ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 88 (_entity (_out ))))
				(_port (_internal wa ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 89 (_entity (_out ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 116 (_component dataPath )
		(_port
			((ALU_mode)(NET453))
			((ALU_sel)(BUS518))
			((clear)(reset))
			((clk)(clock))
			((in_sel)(NET350))
			((outSel)(NET462))
			((raa)(BUS476))
			((rab)(BUS491))
			((rea)(NET435))
			((reb)(NET444))
			((selector_select)(NET359))
			((shifter_sel)(BUS505))
			((wa)(BUS467))
			((we)(NET368))
			((x)(x))
			((y)(y))
			((output)(output))
			((x_lt_y)(NET275))
			((x_neq_y)(NET262))
		)
		(_use (_implicit)
			(_port
				((ALU_mode)(ALU_mode))
				((ALU_sel)(ALU_sel))
				((clear)(clear))
				((clk)(clk))
				((in_sel)(in_sel))
				((outSel)(outSel))
				((raa)(raa))
				((rab)(rab))
				((rea)(rea))
				((reb)(reb))
				((selector_select)(selector_select))
				((shifter_sel)(shifter_sel))
				((wa)(wa))
				((we)(we))
				((x)(x))
				((y)(y))
				((output)(output))
				((x_lt_y)(x_lt_y))
				((x_neq_y)(x_neq_y))
			)
		)
	)
	(_instantiation U2 0 139 (_component FSM )
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((x_lt_y)(NET275))
			((x_neq_y)(NET262))
			((Cntrl_word)(BUS289))
			((in_sel)(NET350))
		)
		(_use (_entity . FSM)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((x_neq_y)(x_neq_y))
				((x_lt_y)(x_lt_y))
				((in_sel)(in_sel))
				((Cntrl_word)(Cntrl_word))
			)
		)
	)
	(_instantiation U3 0 150 (_component instDecoder )
		(_port
			((cntrlWord)(BUS289))
			((ALU_mode)(NET453))
			((ALU_sel)(BUS518))
			((outSel)(NET462))
			((raa)(BUS476))
			((rab)(BUS491))
			((rea)(NET435))
			((reb)(NET444))
			((selector_sel)(NET359))
			((shifter_sel)(BUS505))
			((wa)(BUS467))
			((we)(NET368))
		)
		(_use (_entity . instDecoder)
			(_port
				((cntrlWord)(cntrlWord))
				((selector_sel)(selector_sel))
				((we)(we))
				((rea)(rea))
				((reb)(reb))
				((ALU_mode)(ALU_mode))
				((outSel)(outSel))
				((wa)(wa))
				((raa)(raa))
				((rab)(rab))
				((shifter_sel)(shifter_sel))
				((ALU_sel)(ALU_sel))
			)
		)
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~1312 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal NET262 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal NET275 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal NET350 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal NET359 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal NET368 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal NET435 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal NET444 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal NET453 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal NET462 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~1324 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal BUS289 ~STD_LOGIC_VECTOR{19~downto~0}~1324 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal BUS467 ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 106 (_architecture (_uni ))))
		(_signal (_internal BUS476 ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS491 ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 108 (_architecture (_uni ))))
		(_signal (_internal BUS505 ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 109 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal BUS518 ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 110 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000049 55 15023         1513729660675 dataPath
(_unit VHDL (datapath 0 31 (datapath 0 55 ))
	(_version vb4)
	(_time 1513729660676 2017.12.19 19:27:40)
	(_source (\./../compile/dataPath.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0d035c0b585b5d1b585c1d575d0a090b050b090b0c)
	(_entity
		(_time 1512518814123)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(inMux
			(_object
				(_port (_internal I0 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 84 (_entity (_in ))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 85 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 87 (_entity (_out ))))
			)
		)
		(selector
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 120 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 121 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 123 (_entity (_out ))))
			)
		)
		(reg_file
			(_object
				(_generic (_internal adrw ~extSTD.STANDARD.NATURAL 0 101 (_entity -1 ((i 3)))))
				(_generic (_internal dw ~extSTD.STANDARD.NATURAL 0 102 (_entity -1 ((i 8)))))
				(_generic (_internal size ~extSTD.STANDARD.NATURAL 0 103 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{adrw-1~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal raa ~STD_LOGIC_VECTOR{adrw-1~downto~0}~13 0 108 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal rab ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1324 0 109 (_entity (_in ))))
				(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1326 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal wa ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1326 0 112 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~1328 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal busA ~STD_LOGIC_VECTOR{dw-1~downto~0}~1328 0 114 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~1330 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal busB ~STD_LOGIC_VECTOR{dw-1~downto~0}~1330 0 115 (_entity (_out ))))
			)
		)
		(CompLT
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 78 (_entity (_in ))))
				(_port (_internal result ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
			)
		)
		(Comparator
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~136 0 70 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~138 0 71 (_entity (_in ))))
				(_port (_internal result ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{7~downto~0}~132 0 62 (_entity (_in ))))
				(_port (_internal m ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~134 0 65 (_entity (_out ))))
			)
		)
		(shifter
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 135 (_entity (_in ))))
				(_port (_internal in_left ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal in_right ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{2~downto~0}~13 0 138 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 139 (_entity (_out ))))
			)
		)
		(triBuf
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 128 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 130 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 92 (_entity (_in ))))
				(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 161 (_component inMux )
		(_port
			((I0)(x))
			((I1)(y))
			((s)(in_sel))
			((output)(BUS93))
		)
		(_use (_entity . inMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((output)(output))
				((s)(s))
			)
		)
	)
	(_instantiation U2 0 169 (_component selector )
		(_port
			((a)(BUS509))
			((b)(BUS93))
			((s)(selector_sel))
			((output)(BUS129))
		)
		(_use (_entity . selector)
			(_port
				((a)(a))
				((b)(b))
				((output)(output))
				((s)(s))
			)
		)
	)
	(_instantiation U3 0 177 (_component reg_file )
		(_port
			((clk)(clk))
			((data)(BUS129(d_7_0)))
			((raa)(raa(d_2_0)))
			((rab)(rab(d_2_0)))
			((rea)(rea))
			((reb)(reb))
			((wa)(wa(d_2_0)))
			((we)(we))
			((busA)(BUS352(d_7_0)))
			((busB)(BUS364(d_7_0)))
		)
		(_use (_entity . reg_file)
			(_generic
				((dw)((i 8)))
				((size)((i 8)))
				((adrw)((i 3)))
			)
			(_port
				((wa)(wa))
				((raa)(raa))
				((rab)(rab))
				((data)(data))
				((we)(we))
				((rea)(rea))
				((reb)(reb))
				((clk)(clk))
				((busA)(busA))
				((busB)(busB))
			)
		)
	)
	(_instantiation U4 0 191 (_component CompLT )
		(_port
			((A)(BUS352))
			((B)(BUS364))
			((result)(x_lt_y))
		)
		(_use (_entity . CompLT)
		)
	)
	(_instantiation U5 0 198 (_component Comparator )
		(_port
			((A)(BUS352))
			((B)(BUS364))
			((result)(x_neq_y))
		)
		(_use (_entity . Comparator)
		)
	)
	(_instantiation U6 0 205 (_component ALU )
		(_port
			((a)(BUS352))
			((b)(BUS364))
			((m)(ALU_mode))
			((sel)(ALU_sel))
			((output)(BUS487))
		)
		(_use (_entity . ALU)
		)
	)
	(_instantiation U7 0 214 (_component shifter )
		(_port
			((a)(BUS487))
			((in_left)(GND))
			((in_right)(GND))
			((s)(shifter_sel))
			((output)(BUS509))
		)
		(_use (_entity . shifter)
			(_port
				((in_right)(in_right))
				((in_left)(in_left))
				((s)(s))
				((a)(a))
				((output)(output))
			)
		)
	)
	(_instantiation U8 0 223 (_component triBuf )
		(_port
			((a)(BUS509))
			((s)(outSel))
			((output)(BUS673))
		)
		(_use (_entity . triBuf)
			(_port
				((a)(a))
				((output)(output))
				((s)(s))
			)
		)
	)
	(_instantiation U9 0 230 (_component reg )
		(_port
			((I)(BUS673))
			((clear)(clear))
			((clock)(clk))
			((load)(outSel))
			((Q)(output))
		)
		(_use (_entity . reg)
			(_port
				((I)(I))
				((load)(load))
				((clock)(clock))
				((clear)(clear))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port (_internal ALU_mode ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal in_sel ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal outSel ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal selector_sel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ALU_sel ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal raa ~STD_LOGIC_VECTOR{2~downto~0}~12 0 43 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal rab ~STD_LOGIC_VECTOR{2~downto~0}~122 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal shifter_sel ~STD_LOGIC_VECTOR{2~downto~0}~124 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~126 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal wa ~STD_LOGIC_VECTOR{2~downto~0}~126 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~128 0 48 (_entity (_in ))))
		(_port (_internal x_lt_y ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal x_neq_y ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 51 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 121 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 144 (_architecture ((i 2)))))
		(_signal (_internal GND ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal BUS129 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 149 (_architecture (_uni ))))
		(_signal (_internal BUS352 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 150 (_architecture (_uni ))))
		(_signal (_internal BUS364 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 151 (_architecture (_uni ))))
		(_signal (_internal BUS487 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 152 (_architecture (_uni ))))
		(_signal (_internal BUS509 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 153 (_architecture (_uni ))))
		(_signal (_internal BUS673 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 154 (_architecture (_uni ))))
		(_signal (_internal BUS93 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 155 (_architecture (_uni ))))
		(_process
			(line__242(_architecture 0 0 242 (_assignment (_simple)(_target(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataPath 7 -1
	)
)
V 000049 55 15023         1513729662898 dataPath
(_unit VHDL (datapath 0 31 (datapath 0 55 ))
	(_version vb4)
	(_time 1513729662899 2017.12.19 19:27:42)
	(_source (\./../compile/dataPath.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b4bbb6e0b1e2e4a2e1e5a4eee4b3b0b2bcb2b0b2b5)
	(_entity
		(_time 1512518814123)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(inMux
			(_object
				(_port (_internal I0 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 84 (_entity (_in ))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 85 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 87 (_entity (_out ))))
			)
		)
		(selector
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 120 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 121 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 123 (_entity (_out ))))
			)
		)
		(reg_file
			(_object
				(_generic (_internal adrw ~extSTD.STANDARD.NATURAL 0 101 (_entity -1 ((i 3)))))
				(_generic (_internal dw ~extSTD.STANDARD.NATURAL 0 102 (_entity -1 ((i 8)))))
				(_generic (_internal size ~extSTD.STANDARD.NATURAL 0 103 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{adrw-1~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal raa ~STD_LOGIC_VECTOR{adrw-1~downto~0}~13 0 108 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal rab ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1324 0 109 (_entity (_in ))))
				(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1326 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal wa ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1326 0 112 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~1328 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal busA ~STD_LOGIC_VECTOR{dw-1~downto~0}~1328 0 114 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~1330 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal busB ~STD_LOGIC_VECTOR{dw-1~downto~0}~1330 0 115 (_entity (_out ))))
			)
		)
		(CompLT
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 78 (_entity (_in ))))
				(_port (_internal result ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
			)
		)
		(Comparator
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~136 0 70 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~138 0 71 (_entity (_in ))))
				(_port (_internal result ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{7~downto~0}~132 0 62 (_entity (_in ))))
				(_port (_internal m ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~134 0 65 (_entity (_out ))))
			)
		)
		(shifter
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 135 (_entity (_in ))))
				(_port (_internal in_left ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal in_right ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{2~downto~0}~13 0 138 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 139 (_entity (_out ))))
			)
		)
		(triBuf
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 128 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 130 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 92 (_entity (_in ))))
				(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 161 (_component inMux )
		(_port
			((I0)(x))
			((I1)(y))
			((s)(in_sel))
			((output)(BUS93))
		)
		(_use (_entity . inMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((output)(output))
				((s)(s))
			)
		)
	)
	(_instantiation U2 0 169 (_component selector )
		(_port
			((a)(BUS509))
			((b)(BUS93))
			((s)(selector_sel))
			((output)(BUS129))
		)
		(_use (_entity . selector)
			(_port
				((a)(a))
				((b)(b))
				((output)(output))
				((s)(s))
			)
		)
	)
	(_instantiation U3 0 177 (_component reg_file )
		(_port
			((clk)(clk))
			((data)(BUS129(d_7_0)))
			((raa)(raa(d_2_0)))
			((rab)(rab(d_2_0)))
			((rea)(rea))
			((reb)(reb))
			((wa)(wa(d_2_0)))
			((we)(we))
			((busA)(BUS352(d_7_0)))
			((busB)(BUS364(d_7_0)))
		)
		(_use (_entity . reg_file)
			(_generic
				((dw)((i 8)))
				((size)((i 8)))
				((adrw)((i 3)))
			)
			(_port
				((wa)(wa))
				((raa)(raa))
				((rab)(rab))
				((data)(data))
				((we)(we))
				((rea)(rea))
				((reb)(reb))
				((clk)(clk))
				((busA)(busA))
				((busB)(busB))
			)
		)
	)
	(_instantiation U4 0 191 (_component CompLT )
		(_port
			((A)(BUS352))
			((B)(BUS364))
			((result)(x_lt_y))
		)
		(_use (_entity . CompLT)
		)
	)
	(_instantiation U5 0 198 (_component Comparator )
		(_port
			((A)(BUS352))
			((B)(BUS364))
			((result)(x_neq_y))
		)
		(_use (_entity . Comparator)
		)
	)
	(_instantiation U6 0 205 (_component ALU )
		(_port
			((a)(BUS352))
			((b)(BUS364))
			((m)(ALU_mode))
			((sel)(ALU_sel))
			((output)(BUS487))
		)
		(_use (_entity . ALU)
		)
	)
	(_instantiation U7 0 214 (_component shifter )
		(_port
			((a)(BUS487))
			((in_left)(GND))
			((in_right)(GND))
			((s)(shifter_sel))
			((output)(BUS509))
		)
		(_use (_entity . shifter)
			(_port
				((in_right)(in_right))
				((in_left)(in_left))
				((s)(s))
				((a)(a))
				((output)(output))
			)
		)
	)
	(_instantiation U8 0 223 (_component triBuf )
		(_port
			((a)(BUS509))
			((s)(outSel))
			((output)(BUS673))
		)
		(_use (_entity . triBuf)
			(_port
				((a)(a))
				((output)(output))
				((s)(s))
			)
		)
	)
	(_instantiation U9 0 230 (_component reg )
		(_port
			((I)(BUS673))
			((clear)(clear))
			((clock)(clk))
			((load)(outSel))
			((Q)(output))
		)
		(_use (_entity . reg)
			(_port
				((I)(I))
				((load)(load))
				((clock)(clock))
				((clear)(clear))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port (_internal ALU_mode ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal in_sel ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal outSel ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal selector_sel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ALU_sel ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal raa ~STD_LOGIC_VECTOR{2~downto~0}~12 0 43 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal rab ~STD_LOGIC_VECTOR{2~downto~0}~122 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal shifter_sel ~STD_LOGIC_VECTOR{2~downto~0}~124 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~126 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal wa ~STD_LOGIC_VECTOR{2~downto~0}~126 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~128 0 48 (_entity (_in ))))
		(_port (_internal x_lt_y ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal x_neq_y ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 51 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 121 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 144 (_architecture ((i 2)))))
		(_signal (_internal GND ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal BUS129 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 149 (_architecture (_uni ))))
		(_signal (_internal BUS352 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 150 (_architecture (_uni ))))
		(_signal (_internal BUS364 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 151 (_architecture (_uni ))))
		(_signal (_internal BUS487 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 152 (_architecture (_uni ))))
		(_signal (_internal BUS509 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 153 (_architecture (_uni ))))
		(_signal (_internal BUS673 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 154 (_architecture (_uni ))))
		(_signal (_internal BUS93 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 155 (_architecture (_uni ))))
		(_process
			(line__242(_architecture 0 0 242 (_assignment (_simple)(_target(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataPath 7 -1
	)
)
I 000045 55 1078          1513729665047 behv
(_unit VHDL (comparator 0 11 (behv 0 21 ))
	(_version vb4)
	(_time 1513729665048 2017.12.19 19:27:45)
	(_source (\./../src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1d12481a1f4a1d0a1c480c464e1b1c1a191b4b1a1f)
	(_entity
		(_time 1512517270768)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal result ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behv 1 -1
	)
)
I 000045 55 1070          1513729665209 behv
(_unit VHDL (complt 0 11 (behv 0 21 ))
	(_version vb4)
	(_time 1513729665210 2017.12.19 19:27:45)
	(_source (\./../src/compLT.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b9b6ecede6eeb9aeb8ecfae2ecbfbabfefbfedbeb9)
	(_entity
		(_time 1512517271541)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal result ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behv 1 -1
	)
)
I 000051 55 1332          1513729665342 behavioral
(_unit VHDL (inmux 0 8 (behavioral 0 20 ))
	(_version vb4)
	(_time 1513729665343 2017.12.19 19:27:45)
	(_source (\./../src/inMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 45124c471512455242455d1f1d431043114240424d)
	(_entity
		(_time 1512517272226)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(2))(_sensitivity(0)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
V 000049 55 15023         1513729665481 dataPath
(_unit VHDL (datapath 0 31 (datapath 0 55 ))
	(_version vb4)
	(_time 1513729665482 2017.12.19 19:27:45)
	(_source (\./../compile/dataPath.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d285d680d18482c48783c28882d5d6d4dad4d6d4d3)
	(_entity
		(_time 1512518814123)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(inMux
			(_object
				(_port (_internal I0 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 84 (_entity (_in ))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 85 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 87 (_entity (_out ))))
			)
		)
		(selector
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 120 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 121 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 123 (_entity (_out ))))
			)
		)
		(reg_file
			(_object
				(_generic (_internal adrw ~extSTD.STANDARD.NATURAL 0 101 (_entity -1 ((i 3)))))
				(_generic (_internal dw ~extSTD.STANDARD.NATURAL 0 102 (_entity -1 ((i 8)))))
				(_generic (_internal size ~extSTD.STANDARD.NATURAL 0 103 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 107 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{adrw-1~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal raa ~STD_LOGIC_VECTOR{adrw-1~downto~0}~13 0 108 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1324 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal rab ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1324 0 109 (_entity (_in ))))
				(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1326 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal wa ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1326 0 112 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~1328 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal busA ~STD_LOGIC_VECTOR{dw-1~downto~0}~1328 0 114 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~1330 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal busB ~STD_LOGIC_VECTOR{dw-1~downto~0}~1330 0 115 (_entity (_out ))))
			)
		)
		(CompLT
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 78 (_entity (_in ))))
				(_port (_internal result ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
			)
		)
		(Comparator
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~136 0 70 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~138 0 71 (_entity (_in ))))
				(_port (_internal result ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{7~downto~0}~132 0 62 (_entity (_in ))))
				(_port (_internal m ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 64 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~134 0 65 (_entity (_out ))))
			)
		)
		(shifter
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 135 (_entity (_in ))))
				(_port (_internal in_left ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_in ))))
				(_port (_internal in_right ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{2~downto~0}~13 0 138 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 139 (_entity (_out ))))
			)
		)
		(triBuf
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 128 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 130 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 92 (_entity (_in ))))
				(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 161 (_component inMux )
		(_port
			((I0)(x))
			((I1)(y))
			((s)(in_sel))
			((output)(BUS93))
		)
		(_use (_entity . inMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((output)(output))
				((s)(s))
			)
		)
	)
	(_instantiation U2 0 169 (_component selector )
		(_port
			((a)(BUS509))
			((b)(BUS93))
			((s)(selector_sel))
			((output)(BUS129))
		)
		(_use (_entity . selector)
			(_port
				((a)(a))
				((b)(b))
				((output)(output))
				((s)(s))
			)
		)
	)
	(_instantiation U3 0 177 (_component reg_file )
		(_port
			((clk)(clk))
			((data)(BUS129(d_7_0)))
			((raa)(raa(d_2_0)))
			((rab)(rab(d_2_0)))
			((rea)(rea))
			((reb)(reb))
			((wa)(wa(d_2_0)))
			((we)(we))
			((busA)(BUS352(d_7_0)))
			((busB)(BUS364(d_7_0)))
		)
		(_use (_entity . reg_file)
			(_generic
				((dw)((i 8)))
				((size)((i 8)))
				((adrw)((i 3)))
			)
			(_port
				((wa)(wa))
				((raa)(raa))
				((rab)(rab))
				((data)(data))
				((we)(we))
				((rea)(rea))
				((reb)(reb))
				((clk)(clk))
				((busA)(busA))
				((busB)(busB))
			)
		)
	)
	(_instantiation U4 0 191 (_component CompLT )
		(_port
			((A)(BUS352))
			((B)(BUS364))
			((result)(x_lt_y))
		)
		(_use (_entity . CompLT)
		)
	)
	(_instantiation U5 0 198 (_component Comparator )
		(_port
			((A)(BUS352))
			((B)(BUS364))
			((result)(x_neq_y))
		)
		(_use (_entity . Comparator)
		)
	)
	(_instantiation U6 0 205 (_component ALU )
		(_port
			((a)(BUS352))
			((b)(BUS364))
			((m)(ALU_mode))
			((sel)(ALU_sel))
			((output)(BUS487))
		)
		(_use (_entity . ALU)
		)
	)
	(_instantiation U7 0 214 (_component shifter )
		(_port
			((a)(BUS487))
			((in_left)(GND))
			((in_right)(GND))
			((s)(shifter_sel))
			((output)(BUS509))
		)
		(_use (_entity . shifter)
			(_port
				((in_right)(in_right))
				((in_left)(in_left))
				((s)(s))
				((a)(a))
				((output)(output))
			)
		)
	)
	(_instantiation U8 0 223 (_component triBuf )
		(_port
			((a)(BUS509))
			((s)(outSel))
			((output)(BUS673))
		)
		(_use (_entity . triBuf)
			(_port
				((a)(a))
				((output)(output))
				((s)(s))
			)
		)
	)
	(_instantiation U9 0 230 (_component reg )
		(_port
			((I)(BUS673))
			((clear)(clear))
			((clock)(clk))
			((load)(outSel))
			((Q)(output))
		)
		(_use (_entity . reg)
			(_port
				((I)(I))
				((load)(load))
				((clock)(clock))
				((clear)(clear))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port (_internal ALU_mode ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal in_sel ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal outSel ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal selector_sel ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ALU_sel ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal raa ~STD_LOGIC_VECTOR{2~downto~0}~12 0 43 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal rab ~STD_LOGIC_VECTOR{2~downto~0}~122 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal shifter_sel ~STD_LOGIC_VECTOR{2~downto~0}~124 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~126 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal wa ~STD_LOGIC_VECTOR{2~downto~0}~126 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~128 0 48 (_entity (_in ))))
		(_port (_internal x_lt_y ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal x_neq_y ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 51 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 121 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 144 (_architecture ((i 2)))))
		(_signal (_internal GND ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal BUS129 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 149 (_architecture (_uni ))))
		(_signal (_internal BUS352 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 150 (_architecture (_uni ))))
		(_signal (_internal BUS364 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 151 (_architecture (_uni ))))
		(_signal (_internal BUS487 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 152 (_architecture (_uni ))))
		(_signal (_internal BUS509 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 153 (_architecture (_uni ))))
		(_signal (_internal BUS673 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 154 (_architecture (_uni ))))
		(_signal (_internal BUS93 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 155 (_architecture (_uni ))))
		(_process
			(line__242(_architecture 0 0 242 (_assignment (_simple)(_target(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataPath 7 -1
	)
)
I 000049 55 1208          1513729665625 behavior
(_unit VHDL (outmux 0 8 (behavior 0 17 ))
	(_version vb4)
	(_time 1513729665626 2017.12.19 19:27:45)
	(_source (\./../src/outMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5e09095c0e080e480b5d4b05075808595b595a580a)
	(_entity
		(_time 1513728884182)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_out ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000051 55 3030          1513729665768 behavioral
(_unit VHDL (reg_file 0 7 (behavioral 0 21 ))
	(_version vb4)
	(_time 1513729665769 2017.12.19 19:27:45)
	(_source (\./../src/reg_file.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code eabce9b9bebdb9ffbee9fcb0b2ecb9ecefede8ecef)
	(_entity
		(_time 1512517273702)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.NATURAL 0 8 \8\ (_entity ((i 8)))))
		(_generic (_internal size ~extSTD.STANDARD.NATURAL 0 9 \8\ (_entity ((i 8)))))
		(_generic (_internal adrw ~extSTD.STANDARD.NATURAL 0 10 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{adrw-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal wa ~STD_LOGIC_VECTOR{adrw-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal raa ~STD_LOGIC_VECTOR{adrw-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal rab ~STD_LOGIC_VECTOR{adrw-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal busA ~STD_LOGIC_VECTOR{dw-1~downto~0}~122 0 15 (_entity (_out ))))
		(_port (_internal busB ~STD_LOGIC_VECTOR{dw-1~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal registerFile 0 23 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_to (i 0)(c 7))))))
		(_signal (_internal registers registerFile 0 25 (_architecture (_uni ((_others(_others(i 2))))))))
		(_process
			(regFile(_architecture 0 0 29 (_process (_simple)(_target(10))(_sensitivity(7))(_read(0)(3)(4)(10)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(8))(_sensitivity(1)(10)))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(9))(_sensitivity(2)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behavioral 8 -1
	)
)
I 000045 55 1824          1513729665918 behv
(_unit VHDL (reg 0 11 (behv 0 22 ))
	(_version vb4)
	(_time 1513729665919 2017.12.19 19:27:45)
	(_source (\./../src/register.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 86d0868885d1d591868893dcd08184808380818184)
	(_entity
		(_time 1512517274359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Q_tmp ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_target(5))(_sensitivity(0)(1)(2)(3)))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_alias((Q)(Q_tmp)))(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behv 2 -1
	)
)
I 000051 55 1336          1513729666063 behavioral
(_unit VHDL (selector 0 8 (behavioral 0 20 ))
	(_version vb4)
	(_time 1513729666064 2017.12.19 19:27:46)
	(_source (\./../src/selector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 134513141544140514120048461545141114101516)
	(_entity
		(_time 1512517275140)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal b ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(2))(_sensitivity(0)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
V 000044 55 11033         1513729666201 GPP
(_unit VHDL (gpp 0 28 (gpp 0 39 ))
	(_version vb4)
	(_time 1513729666202 2017.12.19 19:27:46)
	(_source (\./../compile/GPP.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9fc89b91c9c9cb89919a8fc4ce9998989f989f9998)
	(_entity
		(_time 1513728857262)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(dataPath
			(_object
				(_port (_internal ALU_mode ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal ALU_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal in_sel ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal outSel ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal raa ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal rab ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_in ))))
				(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal selector_select ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal shifter_sel ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_entity (_in ))))
				(_port (_internal wa ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~138 0 60 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 61 (_entity (_out ))))
				(_port (_internal x_lt_y ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal x_neq_y ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(FSM
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal x_lt_y ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal x_neq_y ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal Cntrl_word ~STD_LOGIC_VECTOR{19~downto~0}~13 0 73 (_entity (_out ))))
				(_port (_internal in_sel ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
			)
		)
		(instDecoder
			(_object
				(_port (_internal cntrlWord ~STD_LOGIC_VECTOR{19~downto~0}~1312 0 79 (_entity (_in ))))
				(_port (_internal ALU_mode ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal ALU_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 81 (_entity (_out ))))
				(_port (_internal outSel ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal raa ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 83 (_entity (_out ))))
				(_port (_internal rab ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 84 (_entity (_out ))))
				(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal selector_sel ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal shifter_sel ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 88 (_entity (_out ))))
				(_port (_internal wa ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 89 (_entity (_out ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 116 (_component dataPath )
		(_port
			((ALU_mode)(NET453))
			((ALU_sel)(BUS518))
			((clear)(reset))
			((clk)(clock))
			((in_sel)(NET350))
			((outSel)(NET462))
			((raa)(BUS476))
			((rab)(BUS491))
			((rea)(NET435))
			((reb)(NET444))
			((selector_select)(NET359))
			((shifter_sel)(BUS505))
			((wa)(BUS467))
			((we)(NET368))
			((x)(x))
			((y)(y))
			((output)(output))
			((x_lt_y)(NET275))
			((x_neq_y)(NET262))
		)
		(_use (_implicit)
			(_port
				((ALU_mode)(ALU_mode))
				((ALU_sel)(ALU_sel))
				((clear)(clear))
				((clk)(clk))
				((in_sel)(in_sel))
				((outSel)(outSel))
				((raa)(raa))
				((rab)(rab))
				((rea)(rea))
				((reb)(reb))
				((selector_select)(selector_select))
				((shifter_sel)(shifter_sel))
				((wa)(wa))
				((we)(we))
				((x)(x))
				((y)(y))
				((output)(output))
				((x_lt_y)(x_lt_y))
				((x_neq_y)(x_neq_y))
			)
		)
	)
	(_instantiation U2 0 139 (_component FSM )
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((x_lt_y)(NET275))
			((x_neq_y)(NET262))
			((Cntrl_word)(BUS289))
			((in_sel)(NET350))
		)
		(_use (_entity . FSM)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((x_neq_y)(x_neq_y))
				((x_lt_y)(x_lt_y))
				((in_sel)(in_sel))
				((Cntrl_word)(Cntrl_word))
			)
		)
	)
	(_instantiation U3 0 150 (_component instDecoder )
		(_port
			((cntrlWord)(BUS289))
			((ALU_mode)(NET453))
			((ALU_sel)(BUS518))
			((outSel)(NET462))
			((raa)(BUS476))
			((rab)(BUS491))
			((rea)(NET435))
			((reb)(NET444))
			((selector_sel)(NET359))
			((shifter_sel)(BUS505))
			((wa)(BUS467))
			((we)(NET368))
		)
		(_use (_entity . instDecoder)
			(_port
				((cntrlWord)(cntrlWord))
				((selector_sel)(selector_sel))
				((we)(we))
				((rea)(rea))
				((reb)(reb))
				((ALU_mode)(ALU_mode))
				((outSel)(outSel))
				((wa)(wa))
				((raa)(raa))
				((rab)(rab))
				((shifter_sel)(shifter_sel))
				((ALU_sel)(ALU_sel))
			)
		)
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~1312 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal NET262 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal NET275 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal NET350 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal NET359 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal NET368 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal NET435 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal NET444 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal NET453 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal NET462 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~1324 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal BUS289 ~STD_LOGIC_VECTOR{19~downto~0}~1324 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal BUS467 ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 106 (_architecture (_uni ))))
		(_signal (_internal BUS476 ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS491 ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 108 (_architecture (_uni ))))
		(_signal (_internal BUS505 ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 109 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal BUS518 ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 110 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000051 55 1291          1513729666207 behavioral
(_unit VHDL (tribuf 0 8 (behavioral 0 20 ))
	(_version vb4)
	(_time 1513729666208 2017.12.19 19:27:46)
	(_source (\./../src/triSt_buf.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9fc99891cbc8c2899f9f8ac5c8989b989d9996999d)
	(_entity
		(_time 1512517275826)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1745          1513729666350 behavior
(_unit VHDL (alu 0 8 (behavior 0 19 ))
	(_version vb4)
	(_time 1513729666351 2017.12.19 19:27:46)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2c7b29282c7a7d3a2f7f6f77782a2d2a7f2b292a2d)
	(_entity
		(_time 1512517848129)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal b ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal m ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal sel ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_process 0 )))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1561          1513729666492 behavior
(_unit VHDL (shifter 0 8 (behavior 0 19 ))
	(_version vb4)
	(_time 1513729666493 2017.12.19 19:27:46)
	(_source (\./../src/shifter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b8eebfecb8efe5aebcbaace2ecbfbabfbbbeb0beb1)
	(_entity
		(_time 1512517847354)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal in_right ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal in_left ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000051 55 3496          1513729666633 behavioral
(_unit VHDL (muxdisp 0 11 (behavioral 0 29 ))
	(_version vb4)
	(_time 1513729666634 2017.12.19 19:27:46)
	(_source (\./../src/dispmux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 441315474512185248175d1f16434442104341434c)
	(_entity
		(_time 1513729441447)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(hex_display
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal segs ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_entity (_out ))))
			)
		)
	)
	(_instantiation u1 0 65 (_component hex_display )
		(_port
			((data)(digit_data))
			((segs)(display))
		)
		(_use (_entity . hex_display)
		)
	)
	(_object
		(_port (_internal mux_clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal display ~STD_LOGIC_VECTOR{6~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal digits ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cur_digit ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digit_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{13~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_variable (_internal d_clk ~UNSIGNED{13~downto~0}~13 0 79 (_process 0 (_string \"00000000000000"\))))
		(_process
			(gen_display(_architecture 0 0 77 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(5)))))
			(line__117(_architecture 1 0 117 (_assignment (_simple)(_target(6))(_sensitivity(2(d_15_12))(2(d_11_8))(2(d_7_4))(2(d_3_0))(5)))))
			(line__137(_architecture 2 0 137 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(33686018 33686018 33686018 514 )
		(770 )
		(515 )
		(50529027 33751811 )
		(50529027 50463491 )
		(50529027 50528771 )
		(50529027 50529026 )
	)
	(_model . behavioral 3 -1
	)
)
I 000059 55 1777          1513729666779 behavioral_hexDisp
(_unit VHDL (hex_display 0 6 (behavioral_hexdisp 0 11 ))
	(_version vb4)
	(_time 1513729666780 2017.12.19 19:27:46)
	(_source (\./../src/hexdisp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e0b7edb3e5b6bcf5b7b2f4bab8e7e3e7e0e6b3e6e1)
	(_entity
		(_time 1513728621734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal segs ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 )
		(33686019 131586 )
		(50463234 )
		(50529027 197122 )
		(33751554 )
		(33686274 131587 )
		(50528770 )
		(33751810 131586 )
		(33686274 )
		(50528770 197122 )
		(50463490 )
		(33751554 131842 )
		(33751810 )
		(33686018 131842 )
		(50529026 )
		(50529027 131586 )
		(33686019 )
		(33686018 131586 )
		(50463235 )
		(50528770 131586 )
		(33751555 )
		(50463234 131586 )
		(50528771 )
		(33686018 197378 )
		(33686275 )
		(33686019 131843 )
		(50463491 )
		(33686274 197122 )
		(33751811 )
		(33686018 131843 )
		(50463234 131843 )
	)
	(_model . behavioral_hexDisp 1 -1
	)
)
I 000045 55 2266          1513729666921 behv
(_unit VHDL (fsm 0 5 (behv 0 13 ))
	(_version vb4)
	(_time 1513729666922 2017.12.19 19:27:46)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6d3a6d6c3a3a6d7b6f627e37686b6b6a6e6b396b6b)
	(_entity
		(_time 1513728842953)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal x_neq_y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal x_lt_y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal in_sel ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_port (_internal Cntrl_word ~STD_LOGIC_VECTOR{19~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal states 0 15 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal nState states 0 17 (_architecture (_uni ))))
		(_signal (_internal cState states 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(8))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
			(line__29(_architecture 1 0 29 (_process (_simple)(_target(5)(6)(7))(_sensitivity(2)(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
		(50463235 33686019 33686018 33686018 33686018 )
		(33751555 33686019 33686018 33686018 33686018 )
		(33686018 50463234 33751555 33686019 33686018 )
		(50463234 50463235 33751555 33751811 33686018 )
		(33751554 33751555 50463235 33751811 33686018 )
		(33686018 50463234 33686019 50528770 50463234 )
	)
	(_model . behv 2 -1
	)
)
I 000046 55 1799          1513729667062 BENCH
(_unit VHDL (gpp_tb 0 5 (bench 0 9 ))
	(_version vb4)
	(_time 1513729667063 2017.12.19 19:27:47)
	(_source (\./../src/GPP_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f9aef8a8f0afadecabf6eda3aafffefef9fef9fcaf)
	(_entity
		(_time 1513728843720)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 63 (_entity . GPP GPP)
		(_port
			((clock)(clk))
			((reset)(reset))
			((start)(start))
			((x)(x))
			((y)(y))
			((output)(output))
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_constant (_internal num_cycles ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 70)))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_wait_for)(_target(0))(_read(0)))))
			(line__41(_architecture 1 0 41 (_process (_wait_for)(_target(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50529027 )
		(50463234 33686019 )
	)
	(_model . BENCH 2 -1
	)
)
I 000046 55 2165          1513729667203 behv1
(_unit VHDL (instdecoder 0 7 (behv1 0 16 ))
	(_version vb4)
	(_time 1513729667204 2017.12.19 19:27:47)
	(_source (\./../src/instDecoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 86d18888d5d0d191808592dcd2808580d080828083)
	(_entity
		(_time 1513728844793)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_port (_internal cntrlWord ~STD_LOGIC_VECTOR{19~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal selector_sel ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal ALU_mode ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal outSel ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal wa ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_port (_internal raa ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_port (_internal rab ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_port (_internal shifter_sel ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ALU_sel ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7(0))(7(1))(7(2))(8(0))(8(1))(8(2))(9(0))(9(1))(9(2))(10(0))(10(1))(10(2))(11(0))(11(1)))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behv1 1 -1
	)
)
V 000050 55 5886          1513729667345 finalFPGA
(_unit VHDL (finalfpga 0 35 (finalfpga 0 47 ))
	(_version vb4)
	(_time 1513729667346 2017.12.19 19:27:47)
	(_source (\./../compile/finalFPGA.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(VITAL_Timing)))
	(_code 12451c1519451304151c5148451512141514131414)
	(_entity
		(_time 1513729505392)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(VITAL_Timing)))
	)
	(_component
		(GPP
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~132 0 57 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_entity (_out ))))
			)
		)
		(outMux
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{7~downto~0}~138 0 72 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 73 (_entity (_out ))))
			)
		)
		(BUFG
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 0 78 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 0 79 (_entity (_out ))))
			)
		)
		(MUXDISP
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63 (_entity (_in ))))
				(_port (_internal mux_clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal digits ~STD_LOGIC_VECTOR{7~downto~0}~136 0 66 (_entity (_out ))))
				(_port (_internal display ~STD_LOGIC_VECTOR{6~downto~0}~13 0 67 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 93 (_component GPP )
		(_port
			((clock)(NET174))
			((reset)(reset))
			((start)(start))
			((x)(x))
			((y)(y))
			((output)(BUS113))
		)
		(_use (_entity . GPP)
		)
	)
	(_instantiation U2 0 103 (_component outMux )
		(_port
			((I)(BUS113))
			((O)(BUS192))
		)
		(_use (_entity . outMux)
		)
	)
	(_instantiation U3 0 109 (_component BUFG )
		(_port
			((I)(clock))
			((O)(NET174))
		)
		(_use (_entity artix7 BUFG)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_instantiation U4 0 115 (_component MUXDISP )
		(_port
			((data)(BUS192))
			((mux_clk)(NET174))
			((rst)(reset))
			((digits)(digits))
			((display)(display))
		)
		(_use (_entity . MUXDISP)
			(_port
				((mux_clk)(mux_clk))
				((rst)(rst))
				((data)(data))
				((display)(display))
				((digits)(digits))
			)
		)
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_ULOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~122 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal digits ~STD_LOGIC_VECTOR{7~downto~0}~124 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal display ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal NET174 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal BUS113 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 86 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS192 ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 87 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1208          1513730119759 behavior
(_unit VHDL (outmux 0 8 (behavior 0 17 ))
	(_version vb4)
	(_time 1513730119760 2017.12.19 19:35:19)
	(_source (\./../src/outMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 545a5456550204420157410f0d5202535153505200)
	(_entity
		(_time 1513728884182)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_out ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
V 000045 55 1078          1513730122979 behv
(_unit VHDL (comparator 0 11 (behv 0 21 ))
	(_version vb4)
	(_time 1513730122980 2017.12.19 19:35:22)
	(_source (\./../src/comparator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e2edb3b1b6b5e2f5e3b7f3b9b1e4e3e5e6e4b4e5e0)
	(_entity
		(_time 1512517270768)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal result ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behv 1 -1
	)
)
V 000045 55 1070          1513730123137 behv
(_unit VHDL (complt 0 11 (behv 0 21 ))
	(_version vb4)
	(_time 1513730123138 2017.12.19 19:35:23)
	(_source (\./../src/compLT.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7e712e7f7d297e697f2b3d252b787d7828782a797e)
	(_entity
		(_time 1512517271541)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal result ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behv 1 -1
	)
)
V 000051 55 1332          1513730123274 behavioral
(_unit VHDL (inmux 0 8 (behavioral 0 20 ))
	(_version vb4)
	(_time 1513730123275 2017.12.19 19:35:23)
	(_source (\./../src/inMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0a05570c0e5d0a1d0d0a1250520c5f0c5e0d0f0d02)
	(_entity
		(_time 1512517272226)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal I0 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal I1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(2))(_sensitivity(0)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
V 000049 55 15033         1513730123412 dataPath
(_unit VHDL (datapath 0 31 (datapath 0 55 ))
	(_version vb4)
	(_time 1513730123413 2017.12.19 19:35:23)
	(_source (\./../compile/dataPath.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9798c79891c1c781c2c687cdc79093919f91939196)
	(_entity
		(_time 1513730123409)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(inMux
			(_object
				(_port (_internal I0 ~STD_LOGIC_VECTOR{7~downto~0}~138 0 75 (_entity (_in ))))
				(_port (_internal I1 ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 78 (_entity (_out ))))
			)
		)
		(selector
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 111 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 112 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 114 (_entity (_out ))))
			)
		)
		(CompLT
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~134 0 68 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~136 0 69 (_entity (_in ))))
				(_port (_internal result ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
		(Comparator
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~132 0 62 (_entity (_in ))))
				(_port (_internal result ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 135 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 136 (_entity (_in ))))
				(_port (_internal m ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_in ))))
				(_port (_internal sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 138 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 139 (_entity (_out ))))
			)
		)
		(shifter
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 119 (_entity (_in ))))
				(_port (_internal in_left ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_in ))))
				(_port (_internal in_right ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{2~downto~0}~13 0 122 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 123 (_entity (_out ))))
			)
		)
		(triBuf
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 128 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 130 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 83 (_entity (_in ))))
				(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 87 (_entity (_out ))))
			)
		)
		(reg_file
			(_object
				(_generic (_internal adrw ~extSTD.STANDARD.NATURAL 0 92 (_entity -1 ((i 3)))))
				(_generic (_internal dw ~extSTD.STANDARD.NATURAL 0 93 (_entity -1 ((i 8)))))
				(_generic (_internal size ~extSTD.STANDARD.NATURAL 0 94 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 98 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{adrw-1~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal raa ~STD_LOGIC_VECTOR{adrw-1~downto~0}~13 0 99 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1318 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal rab ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1318 0 100 (_entity (_in ))))
				(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ))))
				(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1320 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal wa ~STD_LOGIC_VECTOR{adrw-1~downto~0}~1320 0 103 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~1322 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal busA ~STD_LOGIC_VECTOR{dw-1~downto~0}~1322 0 105 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~1324 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal busB ~STD_LOGIC_VECTOR{dw-1~downto~0}~1324 0 106 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 161 (_component inMux )
		(_port
			((I0)(x))
			((I1)(y))
			((s)(in_sel))
			((output)(BUS159))
		)
		(_use (_entity . inMux)
			(_port
				((I0)(I0))
				((I1)(I1))
				((output)(output))
				((s)(s))
			)
		)
	)
	(_instantiation U2 0 169 (_component selector )
		(_port
			((a)(BUS205))
			((b)(BUS159))
			((s)(selector_select))
			((output)(BUS318))
		)
		(_use (_entity . selector)
			(_port
				((a)(a))
				((b)(b))
				((output)(output))
				((s)(s))
			)
		)
	)
	(_instantiation U3 0 177 (_component CompLT )
		(_port
			((A)(BUS295))
			((B)(BUS993))
			((result)(x_lt_y))
		)
		(_use (_entity . CompLT)
		)
	)
	(_instantiation U4 0 184 (_component Comparator )
		(_port
			((A)(BUS295))
			((B)(BUS993))
			((result)(x_neq_y))
		)
		(_use (_entity . Comparator)
		)
	)
	(_instantiation U5 0 191 (_component ALU )
		(_port
			((a)(BUS295))
			((b)(BUS993))
			((m)(ALU_mode))
			((sel)(ALU_sel))
			((output)(BUS304))
		)
		(_use (_entity . ALU)
		)
	)
	(_instantiation U6 0 200 (_component shifter )
		(_port
			((a)(BUS304))
			((in_left)(GND))
			((in_right)(GND))
			((s)(shifter_sel))
			((output)(BUS205))
		)
		(_use (_entity . shifter)
			(_port
				((in_right)(in_right))
				((in_left)(in_left))
				((s)(s))
				((a)(a))
				((output)(output))
			)
		)
	)
	(_instantiation U7 0 209 (_component triBuf )
		(_port
			((a)(BUS205))
			((s)(outSel))
			((output)(BUS215))
		)
		(_use (_entity . triBuf)
			(_port
				((a)(a))
				((output)(output))
				((s)(s))
			)
		)
	)
	(_instantiation U8 0 216 (_component reg )
		(_port
			((I)(BUS215))
			((clear)(clear))
			((clock)(clk))
			((load)(outSel))
			((Q)(output))
		)
		(_use (_entity . reg)
			(_port
				((I)(I))
				((load)(load))
				((clock)(clock))
				((clear)(clear))
				((Q)(Q))
			)
		)
	)
	(_instantiation U9 0 225 (_component reg_file )
		(_port
			((clk)(clk))
			((data)(BUS318(d_7_0)))
			((raa)(raa(d_2_0)))
			((rab)(rab(d_2_0)))
			((rea)(rea))
			((reb)(reb))
			((wa)(wa(d_2_0)))
			((we)(we))
			((busA)(BUS295(d_7_0)))
			((busB)(BUS993(d_7_0)))
		)
		(_use (_entity . reg_file)
			(_generic
				((dw)((i 8)))
				((size)((i 8)))
				((adrw)((i 3)))
			)
			(_port
				((wa)(wa))
				((raa)(raa))
				((rab)(rab))
				((data)(data))
				((we)(we))
				((rea)(rea))
				((reb)(reb))
				((clk)(clk))
				((busA)(busA))
				((busB)(busB))
			)
		)
	)
	(_object
		(_port (_internal ALU_mode ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal in_sel ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal outSel ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal selector_select ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ALU_sel ~STD_LOGIC_VECTOR{1~downto~0}~12 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal raa ~STD_LOGIC_VECTOR{2~downto~0}~12 0 43 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal rab ~STD_LOGIC_VECTOR{2~downto~0}~122 0 44 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal shifter_sel ~STD_LOGIC_VECTOR{2~downto~0}~124 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~126 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal wa ~STD_LOGIC_VECTOR{2~downto~0}~126 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~128 0 48 (_entity (_in ))))
		(_port (_internal x_lt_y ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal x_neq_y ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 51 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 119 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 130 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 136 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.STD_LOGIC 0 144 (_architecture ((i 2)))))
		(_signal (_internal GND ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 149 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal BUS159 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 149 (_architecture (_uni ))))
		(_signal (_internal BUS205 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 150 (_architecture (_uni ))))
		(_signal (_internal BUS215 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 151 (_architecture (_uni ))))
		(_signal (_internal BUS295 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 152 (_architecture (_uni ))))
		(_signal (_internal BUS304 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 153 (_architecture (_uni ))))
		(_signal (_internal BUS318 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 154 (_architecture (_uni ))))
		(_signal (_internal BUS993 ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 155 (_architecture (_uni ))))
		(_process
			(line__242(_architecture 0 0 242 (_assignment (_simple)(_target(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . dataPath 7 -1
	)
)
I 000049 55 1208          1513730123555 behavior
(_unit VHDL (outmux 0 8 (behavior 0 17 ))
	(_version vb4)
	(_time 1513730123556 2017.12.19 19:35:23)
	(_source (\./../src/outMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 232c202625757335762036787a2575242624272577)
	(_entity
		(_time 1513728884182)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_out ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
V 000051 55 3030          1513730123692 behavioral
(_unit VHDL (reg_file 0 7 (behavioral 0 21 ))
	(_version vb4)
	(_time 1513730123693 2017.12.19 19:35:23)
	(_source (\./../src/reg_file.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b0bee7e4b5e7e3a5e4b3a6eae8b6e3b6b5b7b2b6b5)
	(_entity
		(_time 1512517273702)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal dw ~extSTD.STANDARD.NATURAL 0 8 \8\ (_entity ((i 8)))))
		(_generic (_internal size ~extSTD.STANDARD.NATURAL 0 9 \8\ (_entity ((i 8)))))
		(_generic (_internal adrw ~extSTD.STANDARD.NATURAL 0 10 \3\ (_entity ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{adrw-1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal wa ~STD_LOGIC_VECTOR{adrw-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal raa ~STD_LOGIC_VECTOR{adrw-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal rab ~STD_LOGIC_VECTOR{adrw-1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{dw-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal busA ~STD_LOGIC_VECTOR{dw-1~downto~0}~122 0 15 (_entity (_out ))))
		(_port (_internal busB ~STD_LOGIC_VECTOR{dw-1~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal registerFile 0 23 (_array ~STD_LOGIC_VECTOR{dw-1~downto~0}~13 ((_to (i 0)(c 7))))))
		(_signal (_internal registers registerFile 0 25 (_architecture (_uni ((_others(_others(i 2))))))))
		(_process
			(regFile(_architecture 0 0 29 (_process (_simple)(_target(10))(_sensitivity(7))(_read(10)(0)(3)(4)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(8))(_sensitivity(10)(1)))))
			(line__39(_architecture 2 0 39 (_assignment (_simple)(_target(9))(_sensitivity(10)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behavioral 8 -1
	)
)
V 000045 55 1824          1513730123842 behv
(_unit VHDL (reg 0 11 (behv 0 22 ))
	(_version vb4)
	(_time 1513730123843 2017.12.19 19:35:23)
	(_source (\./../src/register.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4c42184e1a1b1f5b4c4259161a4b4e4a494a4b4b4e)
	(_entity
		(_time 1512517274359)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Q_tmp ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_target(5))(_sensitivity(0)(1)(2)(3)))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_alias((Q)(Q_tmp)))(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behv 2 -1
	)
)
V 000051 55 1336          1513730123976 behavioral
(_unit VHDL (selector 0 8 (behavioral 0 20 ))
	(_version vb4)
	(_time 1513730123977 2017.12.19 19:35:23)
	(_source (\./../src/selector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c8c69d9dc59fcfdecfc9db939dce9ecfcacfcbcecd)
	(_entity
		(_time 1512517275140)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal b ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(2))(_sensitivity(0)(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
V 000044 55 11042         1513730124114 GPP
(_unit VHDL (gpp 0 28 (gpp 0 39 ))
	(_version vb4)
	(_time 1513730124115 2017.12.19 19:35:24)
	(_source (\./../compile/GPP.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 55025257500301435b50450e045352525552555352)
	(_entity
		(_time 1513728857262)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(dataPath
			(_object
				(_port (_internal ALU_mode ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal ALU_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_entity (_in ))))
				(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal in_sel ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal outSel ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal raa ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51 (_entity (_in ))))
				(_port (_internal rab ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_in ))))
				(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal selector_select ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal shifter_sel ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_entity (_in ))))
				(_port (_internal wa ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~138 0 60 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 61 (_entity (_out ))))
				(_port (_internal x_lt_y ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal x_neq_y ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(FSM
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal x_lt_y ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal x_neq_y ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal Cntrl_word ~STD_LOGIC_VECTOR{19~downto~0}~13 0 73 (_entity (_out ))))
				(_port (_internal in_sel ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
			)
		)
		(instDecoder
			(_object
				(_port (_internal cntrlWord ~STD_LOGIC_VECTOR{19~downto~0}~1312 0 79 (_entity (_in ))))
				(_port (_internal ALU_mode ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal ALU_sel ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 81 (_entity (_out ))))
				(_port (_internal outSel ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_out ))))
				(_port (_internal raa ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 83 (_entity (_out ))))
				(_port (_internal rab ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 84 (_entity (_out ))))
				(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
				(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_out ))))
				(_port (_internal selector_sel ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_out ))))
				(_port (_internal shifter_sel ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 88 (_entity (_out ))))
				(_port (_internal wa ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 89 (_entity (_out ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 116 (_component dataPath )
		(_port
			((ALU_mode)(NET453))
			((ALU_sel)(BUS518))
			((clear)(reset))
			((clk)(clock))
			((in_sel)(NET350))
			((outSel)(NET462))
			((raa)(BUS476))
			((rab)(BUS491))
			((rea)(NET435))
			((reb)(NET444))
			((selector_select)(NET359))
			((shifter_sel)(BUS505))
			((wa)(BUS467))
			((we)(NET368))
			((x)(x))
			((y)(y))
			((output)(output))
			((x_lt_y)(NET275))
			((x_neq_y)(NET262))
		)
		(_use (_entity . dataPath)
			(_port
				((ALU_mode)(ALU_mode))
				((clear)(clear))
				((clk)(clk))
				((in_sel)(in_sel))
				((outSel)(outSel))
				((rea)(rea))
				((reb)(reb))
				((selector_select)(selector_select))
				((we)(we))
				((ALU_sel)(ALU_sel))
				((raa)(raa))
				((rab)(rab))
				((shifter_sel)(shifter_sel))
				((wa)(wa))
				((x)(x))
				((y)(y))
				((x_lt_y)(x_lt_y))
				((x_neq_y)(x_neq_y))
				((output)(output))
			)
		)
	)
	(_instantiation U2 0 139 (_component FSM )
		(_port
			((clock)(clock))
			((reset)(reset))
			((start)(start))
			((x_lt_y)(NET275))
			((x_neq_y)(NET262))
			((Cntrl_word)(BUS289))
			((in_sel)(NET350))
		)
		(_use (_entity . FSM)
			(_port
				((clock)(clock))
				((reset)(reset))
				((start)(start))
				((x_neq_y)(x_neq_y))
				((x_lt_y)(x_lt_y))
				((in_sel)(in_sel))
				((Cntrl_word)(Cntrl_word))
			)
		)
	)
	(_instantiation U3 0 150 (_component instDecoder )
		(_port
			((cntrlWord)(BUS289))
			((ALU_mode)(NET453))
			((ALU_sel)(BUS518))
			((outSel)(NET462))
			((raa)(BUS476))
			((rab)(BUS491))
			((rea)(NET435))
			((reb)(NET444))
			((selector_sel)(NET359))
			((shifter_sel)(BUS505))
			((wa)(BUS467))
			((we)(NET368))
		)
		(_use (_entity . instDecoder)
			(_port
				((cntrlWord)(cntrlWord))
				((selector_sel)(selector_sel))
				((we)(we))
				((rea)(rea))
				((reb)(reb))
				((ALU_mode)(ALU_mode))
				((outSel)(outSel))
				((wa)(wa))
				((raa)(raa))
				((rab)(rab))
				((shifter_sel)(shifter_sel))
				((ALU_sel)(ALU_sel))
			)
		)
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~136 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~1312 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal NET262 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal NET275 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal NET350 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal NET359 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal NET368 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal NET435 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal NET444 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal NET453 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal NET462 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~1324 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal BUS289 ~STD_LOGIC_VECTOR{19~downto~0}~1324 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal BUS467 ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 106 (_architecture (_uni ))))
		(_signal (_internal BUS476 ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 107 (_architecture (_uni ))))
		(_signal (_internal BUS491 ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 108 (_architecture (_uni ))))
		(_signal (_internal BUS505 ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 109 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal BUS518 ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 110 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000051 55 1291          1513730124120 behavioral
(_unit VHDL (tribuf 0 8 (behavioral 0 20 ))
	(_version vb4)
	(_time 1513730124121 2017.12.19 19:35:24)
	(_source (\./../src/triSt_buf.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 55035157520208435555400f0252515257535c5357)
	(_entity
		(_time 1512517275826)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
V 000049 55 1745          1513730124255 behavior
(_unit VHDL (alu 0 8 (behavior 0 19 ))
	(_version vb4)
	(_time 1513730124256 2017.12.19 19:35:24)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e1b6e0b2b3b7b0f7e2b2a2bab5e7e0e7b2e6e4e7e0)
	(_entity
		(_time 1512517848129)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal b ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal m ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal sel ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29 (_process 0 )))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
V 000049 55 1561          1513730124393 behavior
(_unit VHDL (shifter 0 8 (behavior 0 19 ))
	(_version vb4)
	(_time 1513730124394 2017.12.19 19:35:24)
	(_source (\./../src/shifter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6e386c6e333933786a6c7a343a696c696d68666867)
	(_entity
		(_time 1512517847354)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal in_right ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal in_left ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
V 000051 55 3496          1513730124527 behavioral
(_unit VHDL (muxdisp 0 11 (behavioral 0 29 ))
	(_version vb4)
	(_time 1513730124528 2017.12.19 19:35:24)
	(_source (\./../src/dispmux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code eabdbfb8bebcb6fce6b9f3b1b8edeaecbeedefede2)
	(_entity
		(_time 1513729441447)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(hex_display
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal segs ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_entity (_out ))))
			)
		)
	)
	(_instantiation u1 0 65 (_component hex_display )
		(_port
			((data)(digit_data))
			((segs)(display))
		)
		(_use (_entity . hex_display)
		)
	)
	(_object
		(_port (_internal mux_clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal display ~STD_LOGIC_VECTOR{6~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal digits ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal cur_digit ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digit_data ~STD_LOGIC_VECTOR{3~downto~0}~132 0 51 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{13~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_variable (_internal d_clk ~UNSIGNED{13~downto~0}~13 0 79 (_process 0 (_string \"00000000000000"\))))
		(_process
			(gen_display(_architecture 0 0 77 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(5)))))
			(line__117(_architecture 1 0 117 (_assignment (_simple)(_target(6))(_sensitivity(2(d_15_12))(2(d_11_8))(2(d_7_4))(2(d_3_0))(5)))))
			(line__137(_architecture 2 0 137 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(33686018 33686018 33686018 514 )
		(770 )
		(515 )
		(50529027 33751811 )
		(50529027 50463491 )
		(50529027 50528771 )
		(50529027 50529026 )
	)
	(_model . behavioral 3 -1
	)
)
V 000059 55 1777          1513730124665 behavioral_hexDisp
(_unit VHDL (hex_display 0 6 (behavioral_hexdisp 0 11 ))
	(_version vb4)
	(_time 1513730124666 2017.12.19 19:35:24)
	(_source (\./../src/hexdisp.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 77207d7675212b622025632d2f7074707771247176)
	(_entity
		(_time 1513728621734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal segs ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 )
		(33686019 131586 )
		(50463234 )
		(50529027 197122 )
		(33751554 )
		(33686274 131587 )
		(50528770 )
		(33751810 131586 )
		(33686274 )
		(50528770 197122 )
		(50463490 )
		(33751554 131842 )
		(33751810 )
		(33686018 131842 )
		(50529026 )
		(50529027 131586 )
		(33686019 )
		(33686018 131586 )
		(50463235 )
		(50528770 131586 )
		(33751555 )
		(50463234 131586 )
		(50528771 )
		(33686018 197378 )
		(33686275 )
		(33686019 131843 )
		(50463491 )
		(33686274 197122 )
		(33751811 )
		(33686018 131843 )
		(50463234 131843 )
	)
	(_model . behavioral_hexDisp 1 -1
	)
)
V 000045 55 2266          1513730124802 behv
(_unit VHDL (fsm 0 5 (behv 0 13 ))
	(_version vb4)
	(_time 1513730124803 2017.12.19 19:35:24)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0354060403540315010c1059060505040005570505)
	(_entity
		(_time 1513728842953)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal x_neq_y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal x_lt_y ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal in_sel ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_port (_internal Cntrl_word ~STD_LOGIC_VECTOR{19~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal states 0 15 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 (_to (i 0)(i 7)))))
		(_signal (_internal nState states 0 17 (_architecture (_uni ))))
		(_signal (_internal cState states 0 17 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_target(8))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
			(line__29(_architecture 1 0 29 (_process (_simple)(_target(5)(6)(7))(_sensitivity(2)(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 )
		(50463235 33686019 33686018 33686018 33686018 )
		(33751555 33686019 33686018 33686018 33686018 )
		(33686018 50463234 33751555 33686019 33686018 )
		(50463234 50463235 33751555 33751811 33686018 )
		(33751554 33751555 50463235 33751811 33686018 )
		(33686018 50463234 33686019 50528770 50463234 )
	)
	(_model . behv 2 -1
	)
)
V 000046 55 1799          1513730124939 BENCH
(_unit VHDL (gpp_tb 0 5 (bench 0 9 ))
	(_version vb4)
	(_time 1513730124940 2017.12.19 19:35:24)
	(_source (\./../src/GPP_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 90c7949e90c6c485c29f84cac396979790979095c6)
	(_entity
		(_time 1513728843720)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 63 (_entity . GPP GPP)
		(_port
			((clock)(clk))
			((reset)(reset))
			((start)(start))
			((x)(x))
			((y)(y))
			((output)(output))
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~13 0 13 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_constant (_internal num_cycles ~extSTD.STANDARD.INTEGER 0 21 (_architecture ((i 70)))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_wait_for)(_target(0))(_read(0)))))
			(line__41(_architecture 1 0 41 (_process (_wait_for)(_target(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 50529027 )
		(50463234 33686019 )
	)
	(_model . BENCH 2 -1
	)
)
V 000046 55 2165          1513730125077 behv1
(_unit VHDL (instdecoder 0 7 (behv1 0 16 ))
	(_version vb4)
	(_time 1513730125078 2017.12.19 19:35:25)
	(_source (\./../src/instDecoder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1c4b111b1a4a4b0b1a1f0846481a1f1a4a1a181a19)
	(_entity
		(_time 1513728844793)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_port (_internal cntrlWord ~STD_LOGIC_VECTOR{19~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal selector_sel ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal rea ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal reb ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal ALU_mode ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal outSel ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal wa ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_port (_internal raa ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_port (_internal rab ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_port (_internal shifter_sel ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ALU_sel ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7(0))(7(1))(7(2))(8(0))(8(1))(8(2))(9(0))(9(1))(9(2))(10(0))(10(1))(10(2))(11(0))(11(1)))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behv1 1 -1
	)
)
V 000050 55 5886          1513730125223 finalFPGA
(_unit VHDL (finalfpga 0 35 (finalfpga 0 47 ))
	(_version vb4)
	(_time 1513730125224 2017.12.19 19:35:25)
	(_source (\./../compile/finalFPGA.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(VITAL_Timing)))
	(_code a8ffaaffa9ffa9beafa6ebf2ffafa8aeafaea9aeae)
	(_entity
		(_time 1513729505392)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED))(ieee(VITAL_Timing)))
	)
	(_component
		(GPP
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~132 0 57 (_entity (_in ))))
				(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_entity (_out ))))
			)
		)
		(outMux
			(_object
				(_port (_internal I ~STD_LOGIC_VECTOR{7~downto~0}~138 0 72 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 73 (_entity (_out ))))
			)
		)
		(BUFG
			(_object
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 0 78 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 0 79 (_entity (_out ))))
			)
		)
		(MUXDISP
			(_object
				(_port (_internal data ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63 (_entity (_in ))))
				(_port (_internal mux_clk ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal digits ~STD_LOGIC_VECTOR{7~downto~0}~136 0 66 (_entity (_out ))))
				(_port (_internal display ~STD_LOGIC_VECTOR{6~downto~0}~13 0 67 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 93 (_component GPP )
		(_port
			((clock)(NET174))
			((reset)(reset))
			((start)(start))
			((x)(x))
			((y)(y))
			((output)(BUS113))
		)
		(_use (_entity . GPP)
		)
	)
	(_instantiation U2 0 103 (_component outMux )
		(_port
			((I)(BUS113))
			((O)(BUS192))
		)
		(_use (_entity . outMux)
		)
	)
	(_instantiation U3 0 109 (_component BUFG )
		(_port
			((I)(clock))
			((O)(NET174))
		)
		(_use (_entity artix7 BUFG)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_instantiation U4 0 115 (_component MUXDISP )
		(_port
			((data)(BUS192))
			((mux_clk)(NET174))
			((rst)(reset))
			((digits)(digits))
			((display)(display))
		)
		(_use (_entity . MUXDISP)
			(_port
				((mux_clk)(mux_clk))
				((rst)(rst))
				((data)(data))
				((display)(display))
				((digits)(digits))
			)
		)
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_ULOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{7~downto~0}~12 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{7~downto~0}~122 0 41 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal digits ~STD_LOGIC_VECTOR{7~downto~0}~124 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal display ~STD_LOGIC_VECTOR{6~downto~0}~12 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal NET174 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal BUS113 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 86 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal BUS192 ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 87 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000049 55 1199          1513730207674 behavior
(_unit VHDL (outmux 0 8 (behavior 0 17 ))
	(_version vb4)
	(_time 1513730207675 2017.12.19 19:36:47)
	(_source (\./../src/outMux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b7e4e7e2b5e1e7a1e2b4a2eceeb1e1b0b2b0b3b1e3)
	(_entity
		(_time 1513728884182)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal I ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_out ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
