// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
// Date        : Sun Sep  4 11:27:56 2022
// Host        : benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation running 64-bit Ubuntu 20.04.2 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.gen/sources_1/bd/design_1/ip/design_1_sobel_v1_0_0_0/design_1_sobel_v1_0_0_0_sim_netlist.v
// Design      : design_1_sobel_v1_0_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_sobel_v1_0_0_0,sobel_v1_0,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) 
(* x_core_info = "sobel_v1_0,Vivado 2022.1" *) 
(* NotValidForBitStream *)
module design_1_sobel_v1_0_0_0
   (clk_i,
    rst_n_i,
    s_data_i,
    s_data_valid_i,
    s_data_ready_o,
    m_data_valid_o,
    m_data_ready_i,
    m_data_o,
    intr_o,
    width,
    wr_line_counter,
    rd_counter,
    stor_counter,
    s_axi_lite_aclk,
    s_axi_lite_aresetn,
    s_axi_lite_awaddr,
    s_axi_lite_awprot,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_wdata,
    s_axi_lite_wstrb,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_araddr,
    s_axi_lite_arprot,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    s_axi_lite_rvalid,
    s_axi_lite_rready);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 axis_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME axis_clk, ASSOCIATED_BUSIF M_AXIS:S_AXIS, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input clk_i;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 axis_rstn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME axis_rstn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input rst_n_i;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [31:0]s_data_i;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) input s_data_valid_i;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output s_data_ready_o;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) output m_data_valid_o;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input m_data_ready_i;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) output [31:0]m_data_o;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 intr INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME intr, SENSITIVITY LEVEL_HIGH, PORTWIDTH 1" *) output intr_o;
  output [9:0]width;
  output [9:0]wr_line_counter;
  output [9:0]rd_counter;
  output [11:0]stor_counter;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 s_axi_lite_aclk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_lite_aclk, ASSOCIATED_BUSIF s_axi_lite, ASSOCIATED_RESET s_axi_lite_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 s_axi_lite_aresetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_lite_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_lite_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_lite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [3:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite AWPROT" *) input [2:0]s_axi_lite_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite AWVALID" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite WSTRB" *) input [3:0]s_axi_lite_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite ARADDR" *) input [3:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite ARPROT" *) input [2:0]s_axi_lite_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite RREADY" *) input s_axi_lite_rready;

  wire \<const0> ;
  wire clk_i;
  wire intr_o;
  wire [7:0]\^m_data_o ;
  wire m_data_ready_i;
  wire m_data_valid_o;
  wire [9:0]rd_counter;
  wire rst_n_i;
  wire s_axi_lite_aclk;
  wire [3:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [3:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire [3:0]s_axi_lite_wstrb;
  wire s_axi_lite_wvalid;
  wire [31:0]s_data_i;
  wire s_data_ready_o;
  wire s_data_valid_i;
  wire [11:0]stor_counter;
  wire [9:0]width;
  wire [9:0]wr_line_counter;

  assign m_data_o[31] = \<const0> ;
  assign m_data_o[30] = \<const0> ;
  assign m_data_o[29] = \<const0> ;
  assign m_data_o[28] = \<const0> ;
  assign m_data_o[27] = \<const0> ;
  assign m_data_o[26] = \<const0> ;
  assign m_data_o[25] = \<const0> ;
  assign m_data_o[24] = \<const0> ;
  assign m_data_o[23:16] = \^m_data_o [7:0];
  assign m_data_o[15:8] = \^m_data_o [7:0];
  assign m_data_o[7:0] = \^m_data_o [7:0];
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_sobel_v1_0_0_0_sobel_v1_0 U0
       (.Q(width),
        .clk_i(clk_i),
        .intr_o(intr_o),
        .m_data_o(\^m_data_o ),
        .m_data_ready_i(m_data_ready_i),
        .m_data_valid_o(m_data_valid_o),
        .rd_counter(rd_counter),
        .rst_n_i(rst_n_i),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr[3:2]),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[3:2]),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wstrb(s_axi_lite_wstrb),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_data_i({s_data_i[23:18],s_data_i[15:12],s_data_i[7:1]}),
        .s_data_ready_o(s_data_ready_o),
        .s_data_valid_i(s_data_valid_i),
        .stor_counter(stor_counter),
        .wr_line_counter(wr_line_counter));
endmodule

(* ORIG_REF_NAME = "faltung" *) 
module design_1_sobel_v1_0_0_0_faltung
   (s_axis_tvalid,
    sobel_data_o0,
    sobel_input_valid,
    clk_i,
    \sumresh_r_nxt[-1111111103]_0 ,
    data_o,
    \sumresh_r_nxt[-1111111103]__1_0 ,
    D,
    \sumresh_r_nxt[-1111111104]__2_0 ,
    \multiresh_r_reg[5][9]_0 ,
    \multiresv_r_reg[7][9]_0 ,
    \sumresv_r_nxt[-1111111103]_0 );
  output s_axis_tvalid;
  output sobel_data_o0;
  input sobel_input_valid;
  input clk_i;
  input \sumresh_r_nxt[-1111111103]_0 ;
  input [42:0]data_o;
  input \sumresh_r_nxt[-1111111103]__1_0 ;
  input [6:0]D;
  input [6:0]\sumresh_r_nxt[-1111111104]__2_0 ;
  input [7:0]\multiresh_r_reg[5][9]_0 ;
  input [7:0]\multiresv_r_reg[7][9]_0 ;
  input [7:0]\sumresv_r_nxt[-1111111103]_0 ;

  wire [6:0]D;
  wire [13:0]PCIN;
  wire [13:0]PCOUT;
  wire checkres_reg_i_10_n_0;
  wire checkres_reg_i_11_n_0;
  wire checkres_reg_i_12_n_0;
  wire checkres_reg_i_1_n_3;
  wire checkres_reg_i_2_n_0;
  wire checkres_reg_i_2_n_1;
  wire checkres_reg_i_2_n_2;
  wire checkres_reg_i_2_n_3;
  wire checkres_reg_i_3_n_0;
  wire checkres_reg_i_3_n_1;
  wire checkres_reg_i_3_n_2;
  wire checkres_reg_i_3_n_3;
  wire checkres_reg_i_4_n_0;
  wire checkres_reg_i_4_n_1;
  wire checkres_reg_i_4_n_2;
  wire checkres_reg_i_4_n_3;
  wire checkres_reg_i_5_n_0;
  wire checkres_reg_i_6_n_0;
  wire checkres_reg_i_7_n_0;
  wire checkres_reg_i_8_n_0;
  wire checkres_reg_i_9_n_0;
  wire checkres_reg_n_100;
  wire checkres_reg_n_101;
  wire checkres_reg_n_102;
  wire checkres_reg_n_103;
  wire checkres_reg_n_104;
  wire checkres_reg_n_105;
  wire checkres_reg_n_78;
  wire checkres_reg_n_79;
  wire checkres_reg_n_80;
  wire checkres_reg_n_81;
  wire checkres_reg_n_82;
  wire checkres_reg_n_83;
  wire checkres_reg_n_84;
  wire checkres_reg_n_85;
  wire checkres_reg_n_86;
  wire checkres_reg_n_87;
  wire checkres_reg_n_88;
  wire checkres_reg_n_89;
  wire checkres_reg_n_90;
  wire checkres_reg_n_91;
  wire checkres_reg_n_92;
  wire checkres_reg_n_93;
  wire checkres_reg_n_94;
  wire checkres_reg_n_95;
  wire checkres_reg_n_96;
  wire checkres_reg_n_97;
  wire checkres_reg_n_98;
  wire checkres_reg_n_99;
  wire clk_i;
  wire [42:0]data_o;
  wire i___0_carry__0_i_1__0_n_0;
  wire i___0_carry__0_i_1_n_0;
  wire i___0_carry__0_i_2__0_n_0;
  wire i___0_carry__0_i_2_n_0;
  wire i___0_carry__0_i_3__0_n_0;
  wire i___0_carry__0_i_3_n_0;
  wire i___0_carry__0_i_4__0_n_0;
  wire i___0_carry__0_i_4_n_0;
  wire i___0_carry__0_i_5__0_n_0;
  wire i___0_carry__0_i_5_n_0;
  wire i___0_carry__0_i_6__0_n_0;
  wire i___0_carry__0_i_6_n_0;
  wire i___0_carry__0_i_7__0_n_0;
  wire i___0_carry__0_i_7_n_0;
  wire i___0_carry__0_i_8__0_n_0;
  wire i___0_carry__0_i_8_n_0;
  wire i___0_carry__1_i_1__0_n_0;
  wire i___0_carry__1_i_1_n_0;
  wire i___0_carry__1_i_2__0_n_0;
  wire i___0_carry__1_i_2_n_0;
  wire i___0_carry__1_i_3__0_n_0;
  wire i___0_carry__1_i_3_n_0;
  wire i___0_carry__1_i_4__0_n_0;
  wire i___0_carry__1_i_4_n_0;
  wire i___0_carry__1_i_5__0_n_0;
  wire i___0_carry__1_i_5_n_0;
  wire i___0_carry__1_i_6__0_n_0;
  wire i___0_carry__1_i_6_n_0;
  wire i___0_carry__1_i_7__0_n_0;
  wire i___0_carry__1_i_7_n_0;
  wire i___0_carry__1_i_8__0_n_0;
  wire i___0_carry__1_i_8_n_0;
  wire i___0_carry__2_i_1__0_n_0;
  wire i___0_carry__2_i_1_n_0;
  wire i___0_carry_i_1__0_n_0;
  wire i___0_carry_i_1_n_0;
  wire i___0_carry_i_2__0_n_0;
  wire i___0_carry_i_2_n_0;
  wire i___0_carry_i_3__0_n_0;
  wire i___0_carry_i_3_n_0;
  wire i___0_carry_i_4__0_n_0;
  wire i___0_carry_i_4_n_0;
  wire i___0_carry_i_5__0_n_0;
  wire i___0_carry_i_5_n_0;
  wire i___0_carry_i_6__0_n_0;
  wire i___0_carry_i_6_n_0;
  wire i___0_carry_i_7_n_0;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_1_n_1;
  wire i__carry__0_i_1_n_2;
  wire i__carry__0_i_1_n_3;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_8_n_0;
  wire i__carry__0_i_9_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_2_n_1;
  wire i__carry__1_i_2_n_2;
  wire i__carry__1_i_2_n_3;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4__0_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__1_i_5__0_n_0;
  wire i__carry__1_i_5_n_0;
  wire i__carry__1_i_6_n_0;
  wire i__carry__2_i_1__0_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2__0_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_3;
  wire i__carry_i_10_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_1_n_1;
  wire i__carry_i_1_n_2;
  wire i__carry_i_1_n_3;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8_n_0;
  wire i__carry_i_9_n_0;
  wire ins_outputbuffer_i_10_n_0;
  wire ins_outputbuffer_i_11_n_0;
  wire ins_outputbuffer_i_12_n_0;
  wire ins_outputbuffer_i_13_n_0;
  wire ins_outputbuffer_i_14_n_0;
  wire ins_outputbuffer_i_15_n_0;
  wire ins_outputbuffer_i_16_n_0;
  wire ins_outputbuffer_i_16_n_1;
  wire ins_outputbuffer_i_16_n_2;
  wire ins_outputbuffer_i_16_n_3;
  wire ins_outputbuffer_i_17_n_0;
  wire ins_outputbuffer_i_18_n_0;
  wire ins_outputbuffer_i_19_n_0;
  wire ins_outputbuffer_i_1_n_3;
  wire ins_outputbuffer_i_20_n_0;
  wire ins_outputbuffer_i_21_n_0;
  wire ins_outputbuffer_i_22_n_0;
  wire ins_outputbuffer_i_23_n_0;
  wire ins_outputbuffer_i_24_n_0;
  wire ins_outputbuffer_i_25_n_0;
  wire ins_outputbuffer_i_26_n_0;
  wire ins_outputbuffer_i_27_n_0;
  wire ins_outputbuffer_i_28_n_0;
  wire ins_outputbuffer_i_29_n_0;
  wire ins_outputbuffer_i_2_n_0;
  wire ins_outputbuffer_i_2_n_1;
  wire ins_outputbuffer_i_2_n_2;
  wire ins_outputbuffer_i_2_n_3;
  wire ins_outputbuffer_i_30_n_0;
  wire ins_outputbuffer_i_3_n_0;
  wire ins_outputbuffer_i_4_n_0;
  wire ins_outputbuffer_i_5_n_0;
  wire ins_outputbuffer_i_6_n_0;
  wire ins_outputbuffer_i_7_n_0;
  wire ins_outputbuffer_i_7_n_1;
  wire ins_outputbuffer_i_7_n_2;
  wire ins_outputbuffer_i_7_n_3;
  wire ins_outputbuffer_i_8_n_0;
  wire ins_outputbuffer_i_9_n_0;
  wire [7:0]\multiresh_r_reg[5][9]_0 ;
  wire \multiresh_r_reg_n_0_[3][1] ;
  wire \multiresh_r_reg_n_0_[3][2] ;
  wire \multiresh_r_reg_n_0_[3][3] ;
  wire \multiresh_r_reg_n_0_[3][4] ;
  wire \multiresh_r_reg_n_0_[3][5] ;
  wire \multiresh_r_reg_n_0_[3][6] ;
  wire \multiresh_r_reg_n_0_[3][7] ;
  wire \multiresh_r_reg_n_0_[3][8] ;
  wire \multiresh_r_reg_n_0_[5][1] ;
  wire \multiresh_r_reg_n_0_[5][2] ;
  wire \multiresh_r_reg_n_0_[5][3] ;
  wire \multiresh_r_reg_n_0_[5][4] ;
  wire \multiresh_r_reg_n_0_[5][5] ;
  wire \multiresh_r_reg_n_0_[5][6] ;
  wire \multiresh_r_reg_n_0_[5][7] ;
  wire \multiresh_r_reg_n_0_[5][8] ;
  wire \multiresh_r_reg_n_0_[5][9] ;
  wire [7:0]\multiresv_r_reg[7][9]_0 ;
  wire \multiresv_r_reg_n_0_[1][1] ;
  wire \multiresv_r_reg_n_0_[1][2] ;
  wire \multiresv_r_reg_n_0_[1][3] ;
  wire \multiresv_r_reg_n_0_[1][4] ;
  wire \multiresv_r_reg_n_0_[1][5] ;
  wire \multiresv_r_reg_n_0_[1][6] ;
  wire \multiresv_r_reg_n_0_[1][7] ;
  wire \multiresv_r_reg_n_0_[1][8] ;
  wire \multiresv_r_reg_n_0_[7][1] ;
  wire \multiresv_r_reg_n_0_[7][2] ;
  wire \multiresv_r_reg_n_0_[7][3] ;
  wire \multiresv_r_reg_n_0_[7][4] ;
  wire \multiresv_r_reg_n_0_[7][5] ;
  wire \multiresv_r_reg_n_0_[7][6] ;
  wire \multiresv_r_reg_n_0_[7][7] ;
  wire \multiresv_r_reg_n_0_[7][8] ;
  wire \multiresv_r_reg_n_0_[7][9] ;
  wire quad_valid_r_reg_srl3_n_0;
  wire quadresh_r_reg_n_106;
  wire quadresh_r_reg_n_107;
  wire quadresh_r_reg_n_108;
  wire quadresh_r_reg_n_109;
  wire quadresh_r_reg_n_110;
  wire quadresh_r_reg_n_111;
  wire quadresh_r_reg_n_112;
  wire quadresh_r_reg_n_113;
  wire quadresh_r_reg_n_114;
  wire quadresh_r_reg_n_115;
  wire quadresh_r_reg_n_116;
  wire quadresh_r_reg_n_117;
  wire quadresh_r_reg_n_118;
  wire quadresh_r_reg_n_119;
  wire quadresh_r_reg_n_120;
  wire quadresh_r_reg_n_121;
  wire quadresh_r_reg_n_122;
  wire quadresh_r_reg_n_123;
  wire quadresh_r_reg_n_124;
  wire quadresh_r_reg_n_125;
  wire quadresh_r_reg_n_126;
  wire quadresh_r_reg_n_127;
  wire quadresh_r_reg_n_128;
  wire quadresh_r_reg_n_129;
  wire quadresh_r_reg_n_130;
  wire quadresh_r_reg_n_131;
  wire quadresh_r_reg_n_132;
  wire quadresh_r_reg_n_133;
  wire quadresh_r_reg_n_134;
  wire quadresh_r_reg_n_135;
  wire quadresh_r_reg_n_136;
  wire quadresh_r_reg_n_137;
  wire quadresh_r_reg_n_138;
  wire quadresh_r_reg_n_139;
  wire quadresh_r_reg_n_140;
  wire quadresh_r_reg_n_141;
  wire quadresh_r_reg_n_142;
  wire quadresh_r_reg_n_143;
  wire quadresh_r_reg_n_144;
  wire quadresh_r_reg_n_145;
  wire quadresh_r_reg_n_146;
  wire quadresh_r_reg_n_147;
  wire quadresh_r_reg_n_148;
  wire quadresh_r_reg_n_149;
  wire quadresh_r_reg_n_150;
  wire quadresh_r_reg_n_151;
  wire quadresh_r_reg_n_152;
  wire quadresh_r_reg_n_153;
  wire s_axis_tvalid;
  wire sobel_data_o0;
  wire sobel_input_valid;
  wire \sumresh_r_nxt[-1111111103]_0 ;
  wire \sumresh_r_nxt[-1111111103]__1_0 ;
  wire \sumresh_r_nxt[-1111111103]__1_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_n_0 ;
  wire [6:0]\sumresh_r_nxt[-1111111104]__2_0 ;
  wire \sumresh_r_nxt[-1111111104]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__4_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__4_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__4_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__4_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__4_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__4_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__4_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__4_n_0 ;
  wire \sumresh_r_nxt[-_n_0_1111111103] ;
  wire \sumresh_r_nxt[-_n_0_1111111104] ;
  wire \sumresh_r_nxt[-_n_0_1111111105] ;
  wire \sumresh_r_nxt[-_n_0_1111111106] ;
  wire \sumresh_r_nxt[-_n_0_1111111107] ;
  wire \sumresh_r_nxt[-_n_0_1111111108] ;
  wire \sumresh_r_nxt[-_n_0_1111111109] ;
  wire \sumresh_r_nxt[-_n_0_1111111110] ;
  wire sumresh_r_nxt_carry__0_i_1_n_0;
  wire sumresh_r_nxt_carry__0_i_2_n_0;
  wire sumresh_r_nxt_carry__0_i_3_n_0;
  wire sumresh_r_nxt_carry__0_i_4_n_0;
  wire sumresh_r_nxt_carry__0_n_0;
  wire sumresh_r_nxt_carry__0_n_1;
  wire sumresh_r_nxt_carry__0_n_2;
  wire sumresh_r_nxt_carry__0_n_3;
  wire sumresh_r_nxt_carry__0_n_4;
  wire sumresh_r_nxt_carry__0_n_5;
  wire sumresh_r_nxt_carry__0_n_6;
  wire sumresh_r_nxt_carry__0_n_7;
  wire sumresh_r_nxt_carry__1_i_1_n_0;
  wire sumresh_r_nxt_carry__1_n_0;
  wire sumresh_r_nxt_carry__1_n_2;
  wire sumresh_r_nxt_carry__1_n_3;
  wire sumresh_r_nxt_carry__1_n_5;
  wire sumresh_r_nxt_carry__1_n_6;
  wire sumresh_r_nxt_carry__1_n_7;
  wire sumresh_r_nxt_carry_i_1_n_0;
  wire sumresh_r_nxt_carry_i_2_n_0;
  wire sumresh_r_nxt_carry_i_3_n_0;
  wire sumresh_r_nxt_carry_i_4_n_0;
  wire sumresh_r_nxt_carry_n_0;
  wire sumresh_r_nxt_carry_n_1;
  wire sumresh_r_nxt_carry_n_2;
  wire sumresh_r_nxt_carry_n_3;
  wire sumresh_r_nxt_carry_n_4;
  wire sumresh_r_nxt_carry_n_5;
  wire sumresh_r_nxt_carry_n_6;
  wire sumresh_r_nxt_carry_n_7;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_0 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_1 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_2 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_3 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_4 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_5 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_6 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_7 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_0 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_1 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_2 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_3 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_4 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_5 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_6 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_7 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__2_n_3 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__2_n_6 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__2_n_7 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_0 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_1 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_2 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_3 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_4 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_5 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_6 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_7 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__0_n_0 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__0_n_1 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__0_n_2 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__0_n_3 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__1_n_0 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__1_n_1 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__1_n_2 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__1_n_3 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__2_n_3 ;
  wire \sumresh_r_nxt_inferred__2/i__carry_n_0 ;
  wire \sumresh_r_nxt_inferred__2/i__carry_n_1 ;
  wire \sumresh_r_nxt_inferred__2/i__carry_n_2 ;
  wire \sumresh_r_nxt_inferred__2/i__carry_n_3 ;
  wire [13:0]sumresv_r_nxt;
  wire [7:0]\sumresv_r_nxt[-1111111103]_0 ;
  wire \sumresv_r_nxt[-_n_0_1111111103] ;
  wire \sumresv_r_nxt[-_n_0_1111111104] ;
  wire \sumresv_r_nxt[-_n_0_1111111105] ;
  wire \sumresv_r_nxt[-_n_0_1111111106] ;
  wire \sumresv_r_nxt[-_n_0_1111111107] ;
  wire \sumresv_r_nxt[-_n_0_1111111108] ;
  wire \sumresv_r_nxt[-_n_0_1111111109] ;
  wire \sumresv_r_nxt[-_n_0_1111111110] ;
  wire \sumresv_r_nxt[-_n_0_1111111111] ;
  wire sumresv_r_nxt_carry__0_i_1_n_0;
  wire sumresv_r_nxt_carry__0_i_2_n_0;
  wire sumresv_r_nxt_carry__0_i_3_n_0;
  wire sumresv_r_nxt_carry__0_i_4_n_0;
  wire sumresv_r_nxt_carry__0_n_0;
  wire sumresv_r_nxt_carry__0_n_1;
  wire sumresv_r_nxt_carry__0_n_2;
  wire sumresv_r_nxt_carry__0_n_3;
  wire sumresv_r_nxt_carry__0_n_4;
  wire sumresv_r_nxt_carry__0_n_5;
  wire sumresv_r_nxt_carry__0_n_6;
  wire sumresv_r_nxt_carry__0_n_7;
  wire sumresv_r_nxt_carry__1_i_1_n_0;
  wire sumresv_r_nxt_carry__1_n_0;
  wire sumresv_r_nxt_carry__1_n_2;
  wire sumresv_r_nxt_carry__1_n_3;
  wire sumresv_r_nxt_carry__1_n_5;
  wire sumresv_r_nxt_carry__1_n_6;
  wire sumresv_r_nxt_carry__1_n_7;
  wire sumresv_r_nxt_carry_i_1_n_0;
  wire sumresv_r_nxt_carry_i_2_n_0;
  wire sumresv_r_nxt_carry_i_3_n_0;
  wire sumresv_r_nxt_carry_i_4_n_0;
  wire sumresv_r_nxt_carry_n_0;
  wire sumresv_r_nxt_carry_n_1;
  wire sumresv_r_nxt_carry_n_2;
  wire sumresv_r_nxt_carry_n_3;
  wire sumresv_r_nxt_carry_n_4;
  wire sumresv_r_nxt_carry_n_5;
  wire sumresv_r_nxt_carry_n_6;
  wire sumresv_r_nxt_carry_n_7;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_0 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_1 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_2 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_3 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_4 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_5 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_6 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_7 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_0 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_1 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_2 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_3 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_4 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_5 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_6 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_7 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__2_n_2 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__2_n_7 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry_n_0 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry_n_1 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry_n_2 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry_n_3 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry_n_4 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry_n_5 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry_n_6 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_0 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_1 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_2 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_3 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_4 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_5 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_6 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_7 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_0 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_1 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_2 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_3 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_4 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_5 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_6 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_7 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__2_n_3 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__2_n_6 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__2_n_7 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_0 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_1 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_2 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_3 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_4 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_5 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_6 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_7 ;
  wire \sumresv_r_reg[-_n_0_1111111104] ;
  wire \sumresv_r_reg[-_n_0_1111111105] ;
  wire \sumresv_r_reg[-_n_0_1111111106] ;
  wire \sumresv_r_reg[-_n_0_1111111107] ;
  wire \sumresv_r_reg[-_n_0_1111111108] ;
  wire \sumresv_r_reg[-_n_0_1111111109] ;
  wire \sumresv_r_reg[-_n_0_1111111110] ;
  wire \sumresv_r_reg[-_n_0_1111111111] ;
  wire NLW_checkres_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_checkres_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_checkres_reg_OVERFLOW_UNCONNECTED;
  wire NLW_checkres_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_checkres_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_checkres_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_checkres_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_checkres_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_checkres_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_checkres_reg_P_UNCONNECTED;
  wire [47:0]NLW_checkres_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_checkres_reg_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_checkres_reg_i_1_O_UNCONNECTED;
  wire [3:1]NLW_i__carry__2_i_3_CO_UNCONNECTED;
  wire [3:2]NLW_i__carry__2_i_3_O_UNCONNECTED;
  wire [3:2]NLW_ins_outputbuffer_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_ins_outputbuffer_i_1_O_UNCONNECTED;
  wire [3:0]NLW_ins_outputbuffer_i_16_O_UNCONNECTED;
  wire [3:0]NLW_ins_outputbuffer_i_2_O_UNCONNECTED;
  wire [3:0]NLW_ins_outputbuffer_i_7_O_UNCONNECTED;
  wire NLW_quadresh_r_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_quadresh_r_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_quadresh_r_reg_OVERFLOW_UNCONNECTED;
  wire NLW_quadresh_r_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_quadresh_r_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_quadresh_r_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_quadresh_r_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_quadresh_r_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_quadresh_r_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_quadresh_r_reg_P_UNCONNECTED;
  wire [2:2]NLW_sumresh_r_nxt_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_sumresh_r_nxt_carry__1_O_UNCONNECTED;
  wire [3:1]\NLW_sumresh_r_nxt_inferred__0/i___0_carry__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sumresh_r_nxt_inferred__0/i___0_carry__2_O_UNCONNECTED ;
  wire [3:1]\NLW_sumresh_r_nxt_inferred__2/i__carry__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sumresh_r_nxt_inferred__2/i__carry__2_O_UNCONNECTED ;
  wire [2:2]NLW_sumresv_r_nxt_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_sumresv_r_nxt_carry__1_O_UNCONNECTED;
  wire [0:0]\NLW_sumresv_r_nxt_inferred__0/i___0_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_sumresv_r_nxt_inferred__0/i___0_carry__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_sumresv_r_nxt_inferred__0/i___0_carry__2_O_UNCONNECTED ;
  wire [3:1]\NLW_sumresv_r_nxt_inferred__1/i__carry__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sumresv_r_nxt_inferred__1/i__carry__2_O_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    checkres_reg
       (.A({sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_checkres_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_checkres_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_checkres_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_checkres_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk_i),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_checkres_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_checkres_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_checkres_reg_P_UNCONNECTED[47:28],checkres_reg_n_78,checkres_reg_n_79,checkres_reg_n_80,checkres_reg_n_81,checkres_reg_n_82,checkres_reg_n_83,checkres_reg_n_84,checkres_reg_n_85,checkres_reg_n_86,checkres_reg_n_87,checkres_reg_n_88,checkres_reg_n_89,checkres_reg_n_90,checkres_reg_n_91,checkres_reg_n_92,checkres_reg_n_93,checkres_reg_n_94,checkres_reg_n_95,checkres_reg_n_96,checkres_reg_n_97,checkres_reg_n_98,checkres_reg_n_99,checkres_reg_n_100,checkres_reg_n_101,checkres_reg_n_102,checkres_reg_n_103,checkres_reg_n_104,checkres_reg_n_105}),
        .PATTERNBDETECT(NLW_checkres_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_checkres_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({quadresh_r_reg_n_106,quadresh_r_reg_n_107,quadresh_r_reg_n_108,quadresh_r_reg_n_109,quadresh_r_reg_n_110,quadresh_r_reg_n_111,quadresh_r_reg_n_112,quadresh_r_reg_n_113,quadresh_r_reg_n_114,quadresh_r_reg_n_115,quadresh_r_reg_n_116,quadresh_r_reg_n_117,quadresh_r_reg_n_118,quadresh_r_reg_n_119,quadresh_r_reg_n_120,quadresh_r_reg_n_121,quadresh_r_reg_n_122,quadresh_r_reg_n_123,quadresh_r_reg_n_124,quadresh_r_reg_n_125,quadresh_r_reg_n_126,quadresh_r_reg_n_127,quadresh_r_reg_n_128,quadresh_r_reg_n_129,quadresh_r_reg_n_130,quadresh_r_reg_n_131,quadresh_r_reg_n_132,quadresh_r_reg_n_133,quadresh_r_reg_n_134,quadresh_r_reg_n_135,quadresh_r_reg_n_136,quadresh_r_reg_n_137,quadresh_r_reg_n_138,quadresh_r_reg_n_139,quadresh_r_reg_n_140,quadresh_r_reg_n_141,quadresh_r_reg_n_142,quadresh_r_reg_n_143,quadresh_r_reg_n_144,quadresh_r_reg_n_145,quadresh_r_reg_n_146,quadresh_r_reg_n_147,quadresh_r_reg_n_148,quadresh_r_reg_n_149,quadresh_r_reg_n_150,quadresh_r_reg_n_151,quadresh_r_reg_n_152,quadresh_r_reg_n_153}),
        .PCOUT(NLW_checkres_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_checkres_reg_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 checkres_reg_i_1
       (.CI(checkres_reg_i_2_n_0),
        .CO({NLW_checkres_reg_i_1_CO_UNCONNECTED[3:1],checkres_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_checkres_reg_i_1_O_UNCONNECTED[3:2],sumresv_r_nxt[13:12]}),
        .S({1'b0,1'b0,\sumresv_r_nxt_inferred__1/i__carry__2_n_6 ,\sumresv_r_nxt_inferred__1/i__carry__2_n_7 }));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_10
       (.I0(\sumresv_r_reg[-_n_0_1111111109] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry_n_5 ),
        .O(checkres_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_11
       (.I0(\sumresv_r_reg[-_n_0_1111111110] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry_n_6 ),
        .O(checkres_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_12
       (.I0(\sumresv_r_reg[-_n_0_1111111111] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry_n_7 ),
        .O(checkres_reg_i_12_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 checkres_reg_i_2
       (.CI(checkres_reg_i_3_n_0),
        .CO({checkres_reg_i_2_n_0,checkres_reg_i_2_n_1,checkres_reg_i_2_n_2,checkres_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sumresv_r_nxt[11:8]),
        .S({\sumresv_r_nxt_inferred__1/i__carry__1_n_4 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_5 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_6 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 checkres_reg_i_3
       (.CI(checkres_reg_i_4_n_0),
        .CO({checkres_reg_i_3_n_0,checkres_reg_i_3_n_1,checkres_reg_i_3_n_2,checkres_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({\sumresv_r_reg[-_n_0_1111111104] ,\sumresv_r_reg[-_n_0_1111111105] ,\sumresv_r_reg[-_n_0_1111111106] ,\sumresv_r_reg[-_n_0_1111111107] }),
        .O(sumresv_r_nxt[7:4]),
        .S({checkres_reg_i_5_n_0,checkres_reg_i_6_n_0,checkres_reg_i_7_n_0,checkres_reg_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 checkres_reg_i_4
       (.CI(1'b0),
        .CO({checkres_reg_i_4_n_0,checkres_reg_i_4_n_1,checkres_reg_i_4_n_2,checkres_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({\sumresv_r_reg[-_n_0_1111111108] ,\sumresv_r_reg[-_n_0_1111111109] ,\sumresv_r_reg[-_n_0_1111111110] ,\sumresv_r_reg[-_n_0_1111111111] }),
        .O(sumresv_r_nxt[3:0]),
        .S({checkres_reg_i_9_n_0,checkres_reg_i_10_n_0,checkres_reg_i_11_n_0,checkres_reg_i_12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_5
       (.I0(\sumresv_r_reg[-_n_0_1111111104] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry__0_n_4 ),
        .O(checkres_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_6
       (.I0(\sumresv_r_reg[-_n_0_1111111105] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry__0_n_5 ),
        .O(checkres_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_7
       (.I0(\sumresv_r_reg[-_n_0_1111111106] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry__0_n_6 ),
        .O(checkres_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_8
       (.I0(\sumresv_r_reg[-_n_0_1111111107] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry__0_n_7 ),
        .O(checkres_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_9
       (.I0(\sumresv_r_reg[-_n_0_1111111108] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry_n_4 ),
        .O(checkres_reg_i_9_n_0));
  FDRE checkres_valid_r_reg
       (.C(clk_i),
        .CE(1'b1),
        .D(quad_valid_r_reg_srl3_n_0),
        .Q(s_axis_tvalid),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_1
       (.I0(\sumresh_r_nxt[-1111111105]__2_n_0 ),
        .I1(sumresh_r_nxt_carry__0_n_6),
        .I2(\sumresh_r_nxt[-1111111105]__4_n_0 ),
        .O(i___0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_1__0
       (.I0(\sumresh_r_nxt[-1111111105]__2_n_0 ),
        .I1(sumresv_r_nxt_carry__0_n_6),
        .I2(\sumresh_r_nxt[-1111111105]__4_n_0 ),
        .O(i___0_carry__0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_2
       (.I0(\sumresh_r_nxt[-1111111106]__2_n_0 ),
        .I1(sumresh_r_nxt_carry__0_n_7),
        .I2(\sumresh_r_nxt[-1111111106]__4_n_0 ),
        .O(i___0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_2__0
       (.I0(\sumresh_r_nxt[-1111111106]__2_n_0 ),
        .I1(sumresv_r_nxt_carry__0_n_7),
        .I2(\sumresh_r_nxt[-1111111106]__4_n_0 ),
        .O(i___0_carry__0_i_2__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_3
       (.I0(\sumresh_r_nxt[-1111111107]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_4),
        .I2(\sumresh_r_nxt[-1111111107]__4_n_0 ),
        .O(i___0_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_3__0
       (.I0(\sumresh_r_nxt[-1111111107]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_4),
        .I2(\sumresh_r_nxt[-1111111107]__4_n_0 ),
        .O(i___0_carry__0_i_3__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_4
       (.I0(\sumresh_r_nxt[-1111111108]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_5),
        .I2(\sumresh_r_nxt[-1111111108]__4_n_0 ),
        .O(i___0_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_4__0
       (.I0(\sumresh_r_nxt[-1111111108]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_5),
        .I2(\sumresh_r_nxt[-1111111108]__4_n_0 ),
        .O(i___0_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_5
       (.I0(i___0_carry__0_i_1_n_0),
        .I1(sumresh_r_nxt_carry__0_n_5),
        .I2(\sumresh_r_nxt[-1111111104]__2_n_0 ),
        .I3(\sumresh_r_nxt[-1111111104]__4_n_0 ),
        .O(i___0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_5__0
       (.I0(i___0_carry__0_i_1__0_n_0),
        .I1(sumresv_r_nxt_carry__0_n_5),
        .I2(\sumresh_r_nxt[-1111111104]__2_n_0 ),
        .I3(\sumresh_r_nxt[-1111111104]__4_n_0 ),
        .O(i___0_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_6
       (.I0(\sumresh_r_nxt[-1111111105]__2_n_0 ),
        .I1(sumresh_r_nxt_carry__0_n_6),
        .I2(\sumresh_r_nxt[-1111111105]__4_n_0 ),
        .I3(i___0_carry__0_i_2_n_0),
        .O(i___0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_6__0
       (.I0(\sumresh_r_nxt[-1111111105]__2_n_0 ),
        .I1(sumresv_r_nxt_carry__0_n_6),
        .I2(\sumresh_r_nxt[-1111111105]__4_n_0 ),
        .I3(i___0_carry__0_i_2__0_n_0),
        .O(i___0_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_7
       (.I0(\sumresh_r_nxt[-1111111106]__2_n_0 ),
        .I1(sumresh_r_nxt_carry__0_n_7),
        .I2(\sumresh_r_nxt[-1111111106]__4_n_0 ),
        .I3(i___0_carry__0_i_3_n_0),
        .O(i___0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_7__0
       (.I0(\sumresh_r_nxt[-1111111106]__2_n_0 ),
        .I1(sumresv_r_nxt_carry__0_n_7),
        .I2(\sumresh_r_nxt[-1111111106]__4_n_0 ),
        .I3(i___0_carry__0_i_3__0_n_0),
        .O(i___0_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_8
       (.I0(\sumresh_r_nxt[-1111111107]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_4),
        .I2(\sumresh_r_nxt[-1111111107]__4_n_0 ),
        .I3(i___0_carry__0_i_4_n_0),
        .O(i___0_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_8__0
       (.I0(\sumresh_r_nxt[-1111111107]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_4),
        .I2(\sumresh_r_nxt[-1111111107]__4_n_0 ),
        .I3(i___0_carry__0_i_4__0_n_0),
        .O(i___0_carry__0_i_8__0_n_0));
  LUT3 #(
    .INIT(8'hDC)) 
    i___0_carry__1_i_1
       (.I0(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I1(sumresh_r_nxt_carry__1_n_6),
        .I2(sumresh_r_nxt_carry__1_n_7),
        .O(i___0_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'hDC)) 
    i___0_carry__1_i_1__0
       (.I0(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I1(sumresv_r_nxt_carry__1_n_6),
        .I2(sumresv_r_nxt_carry__1_n_7),
        .O(i___0_carry__1_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hC2)) 
    i___0_carry__1_i_2
       (.I0(sumresh_r_nxt_carry__0_n_4),
        .I1(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I2(sumresh_r_nxt_carry__1_n_7),
        .O(i___0_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'hC2)) 
    i___0_carry__1_i_2__0
       (.I0(sumresv_r_nxt_carry__0_n_4),
        .I1(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I2(sumresv_r_nxt_carry__1_n_7),
        .O(i___0_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__1_i_3
       (.I0(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I1(sumresh_r_nxt_carry__0_n_4),
        .O(i___0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__1_i_3__0
       (.I0(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I1(sumresv_r_nxt_carry__0_n_4),
        .O(i___0_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_4
       (.I0(sumresh_r_nxt_carry__0_n_4),
        .I1(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .O(i___0_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_4__0
       (.I0(sumresv_r_nxt_carry__0_n_4),
        .I1(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .O(i___0_carry__1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hCE31)) 
    i___0_carry__1_i_5
       (.I0(sumresh_r_nxt_carry__1_n_7),
        .I1(sumresh_r_nxt_carry__1_n_6),
        .I2(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I3(sumresh_r_nxt_carry__1_n_5),
        .O(i___0_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'hCE31)) 
    i___0_carry__1_i_5__0
       (.I0(sumresv_r_nxt_carry__1_n_7),
        .I1(sumresv_r_nxt_carry__1_n_6),
        .I2(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I3(sumresv_r_nxt_carry__1_n_5),
        .O(i___0_carry__1_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hCC39)) 
    i___0_carry__1_i_6
       (.I0(sumresh_r_nxt_carry__0_n_4),
        .I1(sumresh_r_nxt_carry__1_n_6),
        .I2(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I3(sumresh_r_nxt_carry__1_n_7),
        .O(i___0_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'hCC39)) 
    i___0_carry__1_i_6__0
       (.I0(sumresv_r_nxt_carry__0_n_4),
        .I1(sumresv_r_nxt_carry__1_n_6),
        .I2(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I3(sumresv_r_nxt_carry__1_n_7),
        .O(i___0_carry__1_i_6__0_n_0));
  LUT3 #(
    .INIT(8'hA6)) 
    i___0_carry__1_i_7
       (.I0(sumresh_r_nxt_carry__1_n_7),
        .I1(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I2(sumresh_r_nxt_carry__0_n_4),
        .O(i___0_carry__1_i_7_n_0));
  LUT3 #(
    .INIT(8'hA6)) 
    i___0_carry__1_i_7__0
       (.I0(sumresv_r_nxt_carry__1_n_7),
        .I1(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I2(sumresv_r_nxt_carry__0_n_4),
        .O(i___0_carry__1_i_7__0_n_0));
  LUT5 #(
    .INIT(32'h99969666)) 
    i___0_carry__1_i_8
       (.I0(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I1(sumresh_r_nxt_carry__0_n_4),
        .I2(\sumresh_r_nxt[-1111111104]__4_n_0 ),
        .I3(sumresh_r_nxt_carry__0_n_5),
        .I4(\sumresh_r_nxt[-1111111104]__2_n_0 ),
        .O(i___0_carry__1_i_8_n_0));
  LUT5 #(
    .INIT(32'h99969666)) 
    i___0_carry__1_i_8__0
       (.I0(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I1(sumresv_r_nxt_carry__0_n_4),
        .I2(\sumresh_r_nxt[-1111111104]__4_n_0 ),
        .I3(sumresv_r_nxt_carry__0_n_5),
        .I4(\sumresh_r_nxt[-1111111104]__2_n_0 ),
        .O(i___0_carry__1_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__2_i_1
       (.I0(sumresh_r_nxt_carry__1_n_5),
        .I1(sumresh_r_nxt_carry__1_n_0),
        .O(i___0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__2_i_1__0
       (.I0(sumresv_r_nxt_carry__1_n_5),
        .I1(sumresv_r_nxt_carry__1_n_0),
        .O(i___0_carry__2_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry_i_1
       (.I0(\sumresh_r_nxt[-1111111109]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_6),
        .I2(\sumresh_r_nxt[-1111111109]__4_n_0 ),
        .O(i___0_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry_i_1__0
       (.I0(\sumresh_r_nxt[-1111111109]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_6),
        .I2(\sumresh_r_nxt[-1111111109]__4_n_0 ),
        .O(i___0_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry_i_2
       (.I0(\sumresh_r_nxt[-1111111110]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_7),
        .I2(\sumresh_r_nxt[-1111111110]__4_n_0 ),
        .O(i___0_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry_i_2__0
       (.I0(\sumresh_r_nxt[-1111111110]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_7),
        .I2(\sumresh_r_nxt[-1111111110]__4_n_0 ),
        .O(i___0_carry_i_2__0_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry_i_3
       (.I0(\sumresh_r_nxt[-1111111111]__2_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__4_n_0 ),
        .O(i___0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_3__0
       (.I0(\sumresh_r_nxt[-1111111108]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_5),
        .I2(\sumresh_r_nxt[-1111111108]__4_n_0 ),
        .I3(i___0_carry_i_1__0_n_0),
        .O(i___0_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_4
       (.I0(\sumresh_r_nxt[-1111111108]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_5),
        .I2(\sumresh_r_nxt[-1111111108]__4_n_0 ),
        .I3(i___0_carry_i_1_n_0),
        .O(i___0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_4__0
       (.I0(\sumresh_r_nxt[-1111111109]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_6),
        .I2(\sumresh_r_nxt[-1111111109]__4_n_0 ),
        .I3(i___0_carry_i_2__0_n_0),
        .O(i___0_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_5
       (.I0(\sumresh_r_nxt[-1111111109]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_6),
        .I2(\sumresh_r_nxt[-1111111109]__4_n_0 ),
        .I3(i___0_carry_i_2_n_0),
        .O(i___0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_5__0
       (.I0(\sumresh_r_nxt[-1111111110]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_7),
        .I2(\sumresh_r_nxt[-1111111110]__4_n_0 ),
        .I3(i___0_carry_i_3_n_0),
        .O(i___0_carry_i_5__0_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_6
       (.I0(\sumresh_r_nxt[-1111111111]__2_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__4_n_0 ),
        .O(i___0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_6__0
       (.I0(\sumresh_r_nxt[-1111111110]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_7),
        .I2(\sumresh_r_nxt[-1111111110]__4_n_0 ),
        .I3(i___0_carry_i_3_n_0),
        .O(i___0_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_7
       (.I0(\sumresh_r_nxt[-1111111111]__4_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_n_0 ),
        .O(i___0_carry_i_7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__0_i_1
       (.CI(i__carry_i_1_n_0),
        .CO({i__carry__0_i_1_n_0,i__carry__0_i_1_n_1,i__carry__0_i_1_n_2,i__carry__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({\sumresh_r_nxt_inferred__0/i___0_carry__0_n_4 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_5 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_6 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_7 }),
        .O(PCIN[7:4]),
        .S({i__carry__0_i_6_n_0,i__carry__0_i_7_n_0,i__carry__0_i_8_n_0,i__carry__0_i_9_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111104] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__0_n_4 ),
        .O(i__carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2
       (.I0(PCIN[7]),
        .I1(\sumresh_r_nxt[-_n_0_1111111104] ),
        .O(i__carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111105] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__0_n_5 ),
        .O(i__carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3
       (.I0(PCIN[6]),
        .I1(\sumresh_r_nxt[-_n_0_1111111105] ),
        .O(i__carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111106] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__0_n_6 ),
        .O(i__carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4
       (.I0(PCIN[5]),
        .I1(\sumresh_r_nxt[-_n_0_1111111106] ),
        .O(i__carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111107] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__0_n_7 ),
        .O(i__carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_5
       (.I0(PCIN[4]),
        .I1(\sumresh_r_nxt[-_n_0_1111111107] ),
        .O(i__carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_6
       (.I0(\sumresh_r_nxt_inferred__0/i___0_carry__0_n_4 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_n_0 ),
        .O(i__carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_7
       (.I0(\sumresh_r_nxt_inferred__0/i___0_carry__0_n_5 ),
        .I1(\sumresh_r_nxt[-1111111105]__1_n_0 ),
        .O(i__carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_8
       (.I0(\sumresh_r_nxt_inferred__0/i___0_carry__0_n_6 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_n_0 ),
        .O(i__carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_9
       (.I0(\sumresh_r_nxt_inferred__0/i___0_carry__0_n_7 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_n_0 ),
        .O(i__carry__0_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(\sumresh_r_nxt[-_n_0_1111111103] ),
        .O(i__carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__0
       (.I0(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_5 ),
        .O(i__carry__1_i_1__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__1_i_2
       (.CI(i__carry__0_i_1_n_0),
        .CO({i__carry__1_i_2_n_0,i__carry__1_i_2_n_1,i__carry__1_i_2_n_2,i__carry__1_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PCIN[11:8]),
        .S({\sumresh_r_nxt_inferred__0/i___0_carry__1_n_4 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_5 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_6 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__0
       (.I0(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_5 ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_4 ),
        .O(i__carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3
       (.I0(\sumresh_r_nxt[-_n_0_1111111103] ),
        .I1(PCIN[11]),
        .O(i__carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3__0
       (.I0(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_5 ),
        .I1(\sumresv_r_nxt[-_n_0_1111111103] ),
        .O(i__carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4
       (.I0(\sumresh_r_nxt[-_n_0_1111111103] ),
        .I1(PCIN[10]),
        .O(i__carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111103] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_6 ),
        .O(i__carry__1_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_5
       (.I0(PCIN[9]),
        .I1(\sumresh_r_nxt[-_n_0_1111111103] ),
        .O(i__carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_5__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111103] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_7 ),
        .O(i__carry__1_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_6
       (.I0(PCIN[8]),
        .I1(\sumresh_r_nxt[-_n_0_1111111103] ),
        .O(i__carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_1
       (.I0(\sumresv_r_nxt_inferred__0/i___0_carry__2_n_7 ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__2_n_2 ),
        .O(i__carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__0
       (.I0(PCIN[12]),
        .I1(PCIN[13]),
        .O(i__carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2
       (.I0(PCIN[11]),
        .I1(PCIN[12]),
        .O(i__carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__0
       (.I0(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_4 ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__2_n_7 ),
        .O(i__carry__2_i_2__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__2_i_3
       (.CI(i__carry__1_i_2_n_0),
        .CO({NLW_i__carry__2_i_3_CO_UNCONNECTED[3:1],i__carry__2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i__carry__2_i_3_O_UNCONNECTED[3:2],PCIN[13:12]}),
        .S({1'b0,1'b0,\sumresh_r_nxt_inferred__0/i___0_carry__2_n_6 ,\sumresh_r_nxt_inferred__0/i___0_carry__2_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_1
       (.CI(1'b0),
        .CO({i__carry_i_1_n_0,i__carry_i_1_n_1,i__carry_i_1_n_2,i__carry_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({\sumresh_r_nxt_inferred__0/i___0_carry_n_4 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_5 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_6 ,i__carry_i_6_n_0}),
        .O(PCIN[3:0]),
        .S({i__carry_i_7_n_0,i__carry_i_8_n_0,i__carry_i_9_n_0,i__carry_i_10_n_0}));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_10
       (.I0(\sumresh_r_nxt[-1111111111]__2_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__4_n_0 ),
        .I2(\sumresv_r_nxt[-_n_0_1111111111] ),
        .O(i__carry_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111108] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry_n_4 ),
        .O(i__carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2
       (.I0(PCIN[3]),
        .I1(\sumresh_r_nxt[-_n_0_1111111108] ),
        .O(i__carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111109] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry_n_5 ),
        .O(i__carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3
       (.I0(PCIN[2]),
        .I1(\sumresh_r_nxt[-_n_0_1111111109] ),
        .O(i__carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111110] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry_n_6 ),
        .O(i__carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4
       (.I0(PCIN[1]),
        .I1(\sumresh_r_nxt[-_n_0_1111111110] ),
        .O(i__carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111111] ),
        .I1(\sumresh_r_nxt_inferred__0/i___0_carry_n_7 ),
        .O(i__carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5
       (.I0(PCIN[0]),
        .I1(\sumresv_r_reg[-_n_0_1111111111] ),
        .O(i__carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_6
       (.I0(\sumresh_r_nxt[-1111111111]__4_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_n_0 ),
        .O(i__carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_7
       (.I0(\sumresh_r_nxt_inferred__0/i___0_carry_n_4 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_n_0 ),
        .O(i__carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_8
       (.I0(\sumresh_r_nxt_inferred__0/i___0_carry_n_5 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_n_0 ),
        .O(i__carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_9
       (.I0(\sumresh_r_nxt_inferred__0/i___0_carry_n_6 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_n_0 ),
        .O(i__carry_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ins_outputbuffer_i_1
       (.CI(ins_outputbuffer_i_2_n_0),
        .CO({NLW_ins_outputbuffer_i_1_CO_UNCONNECTED[3:2],sobel_data_o0,ins_outputbuffer_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ins_outputbuffer_i_3_n_0,ins_outputbuffer_i_4_n_0}),
        .O(NLW_ins_outputbuffer_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ins_outputbuffer_i_5_n_0,ins_outputbuffer_i_6_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_10
       (.I0(checkres_reg_n_87),
        .I1(checkres_reg_n_86),
        .O(ins_outputbuffer_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_11
       (.I0(checkres_reg_n_89),
        .I1(checkres_reg_n_88),
        .O(ins_outputbuffer_i_11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_12
       (.I0(checkres_reg_n_83),
        .I1(checkres_reg_n_82),
        .O(ins_outputbuffer_i_12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_13
       (.I0(checkres_reg_n_85),
        .I1(checkres_reg_n_84),
        .O(ins_outputbuffer_i_13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_14
       (.I0(checkres_reg_n_87),
        .I1(checkres_reg_n_86),
        .O(ins_outputbuffer_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_15
       (.I0(checkres_reg_n_89),
        .I1(checkres_reg_n_88),
        .O(ins_outputbuffer_i_15_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ins_outputbuffer_i_16
       (.CI(1'b0),
        .CO({ins_outputbuffer_i_16_n_0,ins_outputbuffer_i_16_n_1,ins_outputbuffer_i_16_n_2,ins_outputbuffer_i_16_n_3}),
        .CYINIT(1'b0),
        .DI({ins_outputbuffer_i_23_n_0,ins_outputbuffer_i_24_n_0,ins_outputbuffer_i_25_n_0,ins_outputbuffer_i_26_n_0}),
        .O(NLW_ins_outputbuffer_i_16_O_UNCONNECTED[3:0]),
        .S({ins_outputbuffer_i_27_n_0,ins_outputbuffer_i_28_n_0,ins_outputbuffer_i_29_n_0,ins_outputbuffer_i_30_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_17
       (.I0(checkres_reg_n_91),
        .I1(checkres_reg_n_90),
        .O(ins_outputbuffer_i_17_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_18
       (.I0(checkres_reg_n_93),
        .I1(checkres_reg_n_92),
        .O(ins_outputbuffer_i_18_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_19
       (.I0(checkres_reg_n_91),
        .I1(checkres_reg_n_90),
        .O(ins_outputbuffer_i_19_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ins_outputbuffer_i_2
       (.CI(ins_outputbuffer_i_7_n_0),
        .CO({ins_outputbuffer_i_2_n_0,ins_outputbuffer_i_2_n_1,ins_outputbuffer_i_2_n_2,ins_outputbuffer_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({ins_outputbuffer_i_8_n_0,ins_outputbuffer_i_9_n_0,ins_outputbuffer_i_10_n_0,ins_outputbuffer_i_11_n_0}),
        .O(NLW_ins_outputbuffer_i_2_O_UNCONNECTED[3:0]),
        .S({ins_outputbuffer_i_12_n_0,ins_outputbuffer_i_13_n_0,ins_outputbuffer_i_14_n_0,ins_outputbuffer_i_15_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_20
       (.I0(checkres_reg_n_93),
        .I1(checkres_reg_n_92),
        .O(ins_outputbuffer_i_20_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ins_outputbuffer_i_21
       (.I0(checkres_reg_n_95),
        .I1(checkres_reg_n_94),
        .O(ins_outputbuffer_i_21_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ins_outputbuffer_i_22
       (.I0(checkres_reg_n_97),
        .I1(checkres_reg_n_96),
        .O(ins_outputbuffer_i_22_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ins_outputbuffer_i_23
       (.I0(checkres_reg_n_99),
        .I1(checkres_reg_n_98),
        .O(ins_outputbuffer_i_23_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ins_outputbuffer_i_24
       (.I0(checkres_reg_n_101),
        .I1(checkres_reg_n_100),
        .O(ins_outputbuffer_i_24_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_25
       (.I0(checkres_reg_n_103),
        .I1(checkres_reg_n_102),
        .O(ins_outputbuffer_i_25_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_26
       (.I0(checkres_reg_n_105),
        .I1(checkres_reg_n_104),
        .O(ins_outputbuffer_i_26_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ins_outputbuffer_i_27
       (.I0(checkres_reg_n_98),
        .I1(checkres_reg_n_99),
        .O(ins_outputbuffer_i_27_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ins_outputbuffer_i_28
       (.I0(checkres_reg_n_100),
        .I1(checkres_reg_n_101),
        .O(ins_outputbuffer_i_28_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_29
       (.I0(checkres_reg_n_103),
        .I1(checkres_reg_n_102),
        .O(ins_outputbuffer_i_29_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ins_outputbuffer_i_3
       (.I0(checkres_reg_n_79),
        .I1(checkres_reg_n_78),
        .O(ins_outputbuffer_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_30
       (.I0(checkres_reg_n_105),
        .I1(checkres_reg_n_104),
        .O(ins_outputbuffer_i_30_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_4
       (.I0(checkres_reg_n_81),
        .I1(checkres_reg_n_80),
        .O(ins_outputbuffer_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_5
       (.I0(checkres_reg_n_79),
        .I1(checkres_reg_n_78),
        .O(ins_outputbuffer_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_6
       (.I0(checkres_reg_n_81),
        .I1(checkres_reg_n_80),
        .O(ins_outputbuffer_i_6_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ins_outputbuffer_i_7
       (.CI(ins_outputbuffer_i_16_n_0),
        .CO({ins_outputbuffer_i_7_n_0,ins_outputbuffer_i_7_n_1,ins_outputbuffer_i_7_n_2,ins_outputbuffer_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({ins_outputbuffer_i_17_n_0,ins_outputbuffer_i_18_n_0,1'b0,1'b0}),
        .O(NLW_ins_outputbuffer_i_7_O_UNCONNECTED[3:0]),
        .S({ins_outputbuffer_i_19_n_0,ins_outputbuffer_i_20_n_0,ins_outputbuffer_i_21_n_0,ins_outputbuffer_i_22_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_8
       (.I0(checkres_reg_n_83),
        .I1(checkres_reg_n_82),
        .O(ins_outputbuffer_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_9
       (.I0(checkres_reg_n_85),
        .I1(checkres_reg_n_84),
        .O(ins_outputbuffer_i_9_n_0));
  FDRE \multiresh_r_reg[3][1] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[24]),
        .Q(\multiresh_r_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[3][2] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[25]),
        .Q(\multiresh_r_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[3][3] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[26]),
        .Q(\multiresh_r_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[3][4] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[27]),
        .Q(\multiresh_r_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[3][5] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[28]),
        .Q(\multiresh_r_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[3][6] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[29]),
        .Q(\multiresh_r_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[3][7] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[30]),
        .Q(\multiresh_r_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[3][8] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[31]),
        .Q(\multiresh_r_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][1] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[32]),
        .Q(\multiresh_r_reg_n_0_[5][1] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][2] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [0]),
        .Q(\multiresh_r_reg_n_0_[5][2] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][3] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [1]),
        .Q(\multiresh_r_reg_n_0_[5][3] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][4] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [2]),
        .Q(\multiresh_r_reg_n_0_[5][4] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][5] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [3]),
        .Q(\multiresh_r_reg_n_0_[5][5] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][6] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [4]),
        .Q(\multiresh_r_reg_n_0_[5][6] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][7] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [5]),
        .Q(\multiresh_r_reg_n_0_[5][7] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][8] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [6]),
        .Q(\multiresh_r_reg_n_0_[5][8] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][9] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [7]),
        .Q(\multiresh_r_reg_n_0_[5][9] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][1] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[8]),
        .Q(\multiresv_r_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][2] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[9]),
        .Q(\multiresv_r_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][3] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[10]),
        .Q(\multiresv_r_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][4] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[11]),
        .Q(\multiresv_r_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][5] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[12]),
        .Q(\multiresv_r_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][6] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[13]),
        .Q(\multiresv_r_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][7] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[14]),
        .Q(\multiresv_r_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][8] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[15]),
        .Q(\multiresv_r_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][1] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[41]),
        .Q(\multiresv_r_reg_n_0_[7][1] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][2] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [0]),
        .Q(\multiresv_r_reg_n_0_[7][2] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][3] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [1]),
        .Q(\multiresv_r_reg_n_0_[7][3] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][4] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [2]),
        .Q(\multiresv_r_reg_n_0_[7][4] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][5] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [3]),
        .Q(\multiresv_r_reg_n_0_[7][5] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][6] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [4]),
        .Q(\multiresv_r_reg_n_0_[7][6] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][7] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [5]),
        .Q(\multiresv_r_reg_n_0_[7][7] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][8] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [6]),
        .Q(\multiresv_r_reg_n_0_[7][8] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][9] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [7]),
        .Q(\multiresv_r_reg_n_0_[7][9] ),
        .R(1'b0));
  (* srl_name = "\U0/sobel_top_inst/faltung_inst/quad_valid_r_reg_srl3 " *) 
  SRL16E quad_valid_r_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_i),
        .D(sobel_input_valid),
        .Q(quad_valid_r_reg_srl3_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    quadresh_r_reg
       (.A({PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_quadresh_r_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_quadresh_r_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_quadresh_r_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_quadresh_r_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_i),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_quadresh_r_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_quadresh_r_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_quadresh_r_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_quadresh_r_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_quadresh_r_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({quadresh_r_reg_n_106,quadresh_r_reg_n_107,quadresh_r_reg_n_108,quadresh_r_reg_n_109,quadresh_r_reg_n_110,quadresh_r_reg_n_111,quadresh_r_reg_n_112,quadresh_r_reg_n_113,quadresh_r_reg_n_114,quadresh_r_reg_n_115,quadresh_r_reg_n_116,quadresh_r_reg_n_117,quadresh_r_reg_n_118,quadresh_r_reg_n_119,quadresh_r_reg_n_120,quadresh_r_reg_n_121,quadresh_r_reg_n_122,quadresh_r_reg_n_123,quadresh_r_reg_n_124,quadresh_r_reg_n_125,quadresh_r_reg_n_126,quadresh_r_reg_n_127,quadresh_r_reg_n_128,quadresh_r_reg_n_129,quadresh_r_reg_n_130,quadresh_r_reg_n_131,quadresh_r_reg_n_132,quadresh_r_reg_n_133,quadresh_r_reg_n_134,quadresh_r_reg_n_135,quadresh_r_reg_n_136,quadresh_r_reg_n_137,quadresh_r_reg_n_138,quadresh_r_reg_n_139,quadresh_r_reg_n_140,quadresh_r_reg_n_141,quadresh_r_reg_n_142,quadresh_r_reg_n_143,quadresh_r_reg_n_144,quadresh_r_reg_n_145,quadresh_r_reg_n_146,quadresh_r_reg_n_147,quadresh_r_reg_n_148,quadresh_r_reg_n_149,quadresh_r_reg_n_150,quadresh_r_reg_n_151,quadresh_r_reg_n_152,quadresh_r_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_quadresh_r_reg_UNDERFLOW_UNCONNECTED));
  FDRE \sumresh_r_nxt[-1111111103] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111103]_0 ),
        .Q(\sumresh_r_nxt[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111103]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111103]__1_0 ),
        .Q(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111104] 
       (.C(clk_i),
        .CE(1'b1),
        .D(D[6]),
        .Q(\sumresh_r_nxt[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111104]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[40]),
        .Q(\sumresh_r_nxt[-1111111104]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111104]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111104]__2_0 [6]),
        .Q(\sumresh_r_nxt[-1111111104]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111104]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[7]),
        .Q(\sumresh_r_nxt[-1111111104]__4_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111105] 
       (.C(clk_i),
        .CE(1'b1),
        .D(D[5]),
        .Q(\sumresh_r_nxt[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111105]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[39]),
        .Q(\sumresh_r_nxt[-1111111105]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111105]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111104]__2_0 [5]),
        .Q(\sumresh_r_nxt[-1111111105]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111105]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[6]),
        .Q(\sumresh_r_nxt[-1111111105]__4_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111106] 
       (.C(clk_i),
        .CE(1'b1),
        .D(D[4]),
        .Q(\sumresh_r_nxt[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111106]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[38]),
        .Q(\sumresh_r_nxt[-1111111106]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111106]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111104]__2_0 [4]),
        .Q(\sumresh_r_nxt[-1111111106]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111106]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[5]),
        .Q(\sumresh_r_nxt[-1111111106]__4_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111107] 
       (.C(clk_i),
        .CE(1'b1),
        .D(D[3]),
        .Q(\sumresh_r_nxt[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111107]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[37]),
        .Q(\sumresh_r_nxt[-1111111107]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111107]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111104]__2_0 [3]),
        .Q(\sumresh_r_nxt[-1111111107]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111107]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[4]),
        .Q(\sumresh_r_nxt[-1111111107]__4_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111108] 
       (.C(clk_i),
        .CE(1'b1),
        .D(D[2]),
        .Q(\sumresh_r_nxt[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111108]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[36]),
        .Q(\sumresh_r_nxt[-1111111108]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111108]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111104]__2_0 [2]),
        .Q(\sumresh_r_nxt[-1111111108]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111108]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[3]),
        .Q(\sumresh_r_nxt[-1111111108]__4_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111109] 
       (.C(clk_i),
        .CE(1'b1),
        .D(D[1]),
        .Q(\sumresh_r_nxt[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111109]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[35]),
        .Q(\sumresh_r_nxt[-1111111109]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111109]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111104]__2_0 [1]),
        .Q(\sumresh_r_nxt[-1111111109]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111109]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[2]),
        .Q(\sumresh_r_nxt[-1111111109]__4_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111110] 
       (.C(clk_i),
        .CE(1'b1),
        .D(D[0]),
        .Q(\sumresh_r_nxt[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111110]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[34]),
        .Q(\sumresh_r_nxt[-1111111110]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111110]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111104]__2_0 [0]),
        .Q(\sumresh_r_nxt[-1111111110]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111110]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[1]),
        .Q(\sumresh_r_nxt[-1111111110]__4_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111111]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[42]),
        .Q(\sumresh_r_nxt[-1111111111]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111111]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[0]),
        .Q(\sumresh_r_nxt[-1111111111]__4_n_0 ),
        .R(1'b0));
  CARRY4 sumresh_r_nxt_carry
       (.CI(1'b0),
        .CO({sumresh_r_nxt_carry_n_0,sumresh_r_nxt_carry_n_1,sumresh_r_nxt_carry_n_2,sumresh_r_nxt_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\multiresh_r_reg_n_0_[3][4] ,\multiresh_r_reg_n_0_[3][3] ,\multiresh_r_reg_n_0_[3][2] ,\multiresh_r_reg_n_0_[3][1] }),
        .O({sumresh_r_nxt_carry_n_4,sumresh_r_nxt_carry_n_5,sumresh_r_nxt_carry_n_6,sumresh_r_nxt_carry_n_7}),
        .S({sumresh_r_nxt_carry_i_1_n_0,sumresh_r_nxt_carry_i_2_n_0,sumresh_r_nxt_carry_i_3_n_0,sumresh_r_nxt_carry_i_4_n_0}));
  CARRY4 sumresh_r_nxt_carry__0
       (.CI(sumresh_r_nxt_carry_n_0),
        .CO({sumresh_r_nxt_carry__0_n_0,sumresh_r_nxt_carry__0_n_1,sumresh_r_nxt_carry__0_n_2,sumresh_r_nxt_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\multiresh_r_reg_n_0_[3][8] ,\multiresh_r_reg_n_0_[3][7] ,\multiresh_r_reg_n_0_[3][6] ,\multiresh_r_reg_n_0_[3][5] }),
        .O({sumresh_r_nxt_carry__0_n_4,sumresh_r_nxt_carry__0_n_5,sumresh_r_nxt_carry__0_n_6,sumresh_r_nxt_carry__0_n_7}),
        .S({sumresh_r_nxt_carry__0_i_1_n_0,sumresh_r_nxt_carry__0_i_2_n_0,sumresh_r_nxt_carry__0_i_3_n_0,sumresh_r_nxt_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry__0_i_1
       (.I0(\multiresh_r_reg_n_0_[3][8] ),
        .I1(\multiresh_r_reg_n_0_[5][8] ),
        .O(sumresh_r_nxt_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry__0_i_2
       (.I0(\multiresh_r_reg_n_0_[3][7] ),
        .I1(\multiresh_r_reg_n_0_[5][7] ),
        .O(sumresh_r_nxt_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry__0_i_3
       (.I0(\multiresh_r_reg_n_0_[3][6] ),
        .I1(\multiresh_r_reg_n_0_[5][6] ),
        .O(sumresh_r_nxt_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry__0_i_4
       (.I0(\multiresh_r_reg_n_0_[3][5] ),
        .I1(\multiresh_r_reg_n_0_[5][5] ),
        .O(sumresh_r_nxt_carry__0_i_4_n_0));
  CARRY4 sumresh_r_nxt_carry__1
       (.CI(sumresh_r_nxt_carry__0_n_0),
        .CO({sumresh_r_nxt_carry__1_n_0,NLW_sumresh_r_nxt_carry__1_CO_UNCONNECTED[2],sumresh_r_nxt_carry__1_n_2,sumresh_r_nxt_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sumresh_r_nxt_carry__1_i_1_n_0,\multiresh_r_reg_n_0_[5][9] ,1'b0}),
        .O({NLW_sumresh_r_nxt_carry__1_O_UNCONNECTED[3],sumresh_r_nxt_carry__1_n_5,sumresh_r_nxt_carry__1_n_6,sumresh_r_nxt_carry__1_n_7}),
        .S({1'b1,\multiresh_r_reg_n_0_[5][9] ,\multiresh_r_reg_n_0_[5][9] ,\multiresh_r_reg_n_0_[5][9] }));
  LUT1 #(
    .INIT(2'h1)) 
    sumresh_r_nxt_carry__1_i_1
       (.I0(\multiresh_r_reg_n_0_[5][9] ),
        .O(sumresh_r_nxt_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry_i_1
       (.I0(\multiresh_r_reg_n_0_[3][4] ),
        .I1(\multiresh_r_reg_n_0_[5][4] ),
        .O(sumresh_r_nxt_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry_i_2
       (.I0(\multiresh_r_reg_n_0_[3][3] ),
        .I1(\multiresh_r_reg_n_0_[5][3] ),
        .O(sumresh_r_nxt_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry_i_3
       (.I0(\multiresh_r_reg_n_0_[3][2] ),
        .I1(\multiresh_r_reg_n_0_[5][2] ),
        .O(sumresh_r_nxt_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry_i_4
       (.I0(\multiresh_r_reg_n_0_[3][1] ),
        .I1(\multiresh_r_reg_n_0_[5][1] ),
        .O(sumresh_r_nxt_carry_i_4_n_0));
  CARRY4 \sumresh_r_nxt_inferred__0/i___0_carry 
       (.CI(1'b0),
        .CO({\sumresh_r_nxt_inferred__0/i___0_carry_n_0 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_1 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_2 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry_i_1_n_0,i___0_carry_i_2_n_0,i___0_carry_i_3_n_0,1'b0}),
        .O({\sumresh_r_nxt_inferred__0/i___0_carry_n_4 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_5 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_6 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_7 }),
        .S({i___0_carry_i_4_n_0,i___0_carry_i_5_n_0,i___0_carry_i_6__0_n_0,i___0_carry_i_7_n_0}));
  CARRY4 \sumresh_r_nxt_inferred__0/i___0_carry__0 
       (.CI(\sumresh_r_nxt_inferred__0/i___0_carry_n_0 ),
        .CO({\sumresh_r_nxt_inferred__0/i___0_carry__0_n_0 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_1 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_2 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__0_i_1_n_0,i___0_carry__0_i_2_n_0,i___0_carry__0_i_3_n_0,i___0_carry__0_i_4_n_0}),
        .O({\sumresh_r_nxt_inferred__0/i___0_carry__0_n_4 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_5 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_6 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_7 }),
        .S({i___0_carry__0_i_5_n_0,i___0_carry__0_i_6_n_0,i___0_carry__0_i_7_n_0,i___0_carry__0_i_8_n_0}));
  CARRY4 \sumresh_r_nxt_inferred__0/i___0_carry__1 
       (.CI(\sumresh_r_nxt_inferred__0/i___0_carry__0_n_0 ),
        .CO({\sumresh_r_nxt_inferred__0/i___0_carry__1_n_0 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_1 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_2 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__1_i_1_n_0,i___0_carry__1_i_2_n_0,i___0_carry__1_i_3_n_0,i___0_carry__1_i_4_n_0}),
        .O({\sumresh_r_nxt_inferred__0/i___0_carry__1_n_4 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_5 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_6 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_7 }),
        .S({i___0_carry__1_i_5_n_0,i___0_carry__1_i_6_n_0,i___0_carry__1_i_7_n_0,i___0_carry__1_i_8_n_0}));
  CARRY4 \sumresh_r_nxt_inferred__0/i___0_carry__2 
       (.CI(\sumresh_r_nxt_inferred__0/i___0_carry__1_n_0 ),
        .CO({\NLW_sumresh_r_nxt_inferred__0/i___0_carry__2_CO_UNCONNECTED [3:1],\sumresh_r_nxt_inferred__0/i___0_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sumresh_r_nxt_carry__1_n_5}),
        .O({\NLW_sumresh_r_nxt_inferred__0/i___0_carry__2_O_UNCONNECTED [3:2],\sumresh_r_nxt_inferred__0/i___0_carry__2_n_6 ,\sumresh_r_nxt_inferred__0/i___0_carry__2_n_7 }),
        .S({1'b0,1'b0,1'b1,i___0_carry__2_i_1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresh_r_nxt_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\sumresh_r_nxt_inferred__2/i__carry_n_0 ,\sumresh_r_nxt_inferred__2/i__carry_n_1 ,\sumresh_r_nxt_inferred__2/i__carry_n_2 ,\sumresh_r_nxt_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(PCIN[3:0]),
        .O(PCOUT[3:0]),
        .S({i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0,i__carry_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresh_r_nxt_inferred__2/i__carry__0 
       (.CI(\sumresh_r_nxt_inferred__2/i__carry_n_0 ),
        .CO({\sumresh_r_nxt_inferred__2/i__carry__0_n_0 ,\sumresh_r_nxt_inferred__2/i__carry__0_n_1 ,\sumresh_r_nxt_inferred__2/i__carry__0_n_2 ,\sumresh_r_nxt_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(PCIN[7:4]),
        .O(PCOUT[7:4]),
        .S({i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0,i__carry__0_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresh_r_nxt_inferred__2/i__carry__1 
       (.CI(\sumresh_r_nxt_inferred__2/i__carry__0_n_0 ),
        .CO({\sumresh_r_nxt_inferred__2/i__carry__1_n_0 ,\sumresh_r_nxt_inferred__2/i__carry__1_n_1 ,\sumresh_r_nxt_inferred__2/i__carry__1_n_2 ,\sumresh_r_nxt_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1_n_0,\sumresh_r_nxt[-_n_0_1111111103] ,PCIN[9:8]}),
        .O(PCOUT[11:8]),
        .S({i__carry__1_i_3_n_0,i__carry__1_i_4_n_0,i__carry__1_i_5_n_0,i__carry__1_i_6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresh_r_nxt_inferred__2/i__carry__2 
       (.CI(\sumresh_r_nxt_inferred__2/i__carry__1_n_0 ),
        .CO({\NLW_sumresh_r_nxt_inferred__2/i__carry__2_CO_UNCONNECTED [3:1],\sumresh_r_nxt_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,PCIN[11]}),
        .O({\NLW_sumresh_r_nxt_inferred__2/i__carry__2_O_UNCONNECTED [3:2],PCOUT[13:12]}),
        .S({1'b0,1'b0,i__carry__2_i_1__0_n_0,i__carry__2_i_2_n_0}));
  FDRE \sumresv_r_nxt[-1111111103] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [7]),
        .Q(\sumresv_r_nxt[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111104] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [6]),
        .Q(\sumresv_r_nxt[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111105] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [5]),
        .Q(\sumresv_r_nxt[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111106] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [4]),
        .Q(\sumresv_r_nxt[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111107] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [3]),
        .Q(\sumresv_r_nxt[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111108] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [2]),
        .Q(\sumresv_r_nxt[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111109] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [1]),
        .Q(\sumresv_r_nxt[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111110] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [0]),
        .Q(\sumresv_r_nxt[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111111] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[33]),
        .Q(\sumresv_r_nxt[-_n_0_1111111111] ),
        .R(1'b0));
  CARRY4 sumresv_r_nxt_carry
       (.CI(1'b0),
        .CO({sumresv_r_nxt_carry_n_0,sumresv_r_nxt_carry_n_1,sumresv_r_nxt_carry_n_2,sumresv_r_nxt_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\multiresv_r_reg_n_0_[1][4] ,\multiresv_r_reg_n_0_[1][3] ,\multiresv_r_reg_n_0_[1][2] ,\multiresv_r_reg_n_0_[1][1] }),
        .O({sumresv_r_nxt_carry_n_4,sumresv_r_nxt_carry_n_5,sumresv_r_nxt_carry_n_6,sumresv_r_nxt_carry_n_7}),
        .S({sumresv_r_nxt_carry_i_1_n_0,sumresv_r_nxt_carry_i_2_n_0,sumresv_r_nxt_carry_i_3_n_0,sumresv_r_nxt_carry_i_4_n_0}));
  CARRY4 sumresv_r_nxt_carry__0
       (.CI(sumresv_r_nxt_carry_n_0),
        .CO({sumresv_r_nxt_carry__0_n_0,sumresv_r_nxt_carry__0_n_1,sumresv_r_nxt_carry__0_n_2,sumresv_r_nxt_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\multiresv_r_reg_n_0_[1][8] ,\multiresv_r_reg_n_0_[1][7] ,\multiresv_r_reg_n_0_[1][6] ,\multiresv_r_reg_n_0_[1][5] }),
        .O({sumresv_r_nxt_carry__0_n_4,sumresv_r_nxt_carry__0_n_5,sumresv_r_nxt_carry__0_n_6,sumresv_r_nxt_carry__0_n_7}),
        .S({sumresv_r_nxt_carry__0_i_1_n_0,sumresv_r_nxt_carry__0_i_2_n_0,sumresv_r_nxt_carry__0_i_3_n_0,sumresv_r_nxt_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry__0_i_1
       (.I0(\multiresv_r_reg_n_0_[1][8] ),
        .I1(\multiresv_r_reg_n_0_[7][8] ),
        .O(sumresv_r_nxt_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry__0_i_2
       (.I0(\multiresv_r_reg_n_0_[1][7] ),
        .I1(\multiresv_r_reg_n_0_[7][7] ),
        .O(sumresv_r_nxt_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry__0_i_3
       (.I0(\multiresv_r_reg_n_0_[1][6] ),
        .I1(\multiresv_r_reg_n_0_[7][6] ),
        .O(sumresv_r_nxt_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry__0_i_4
       (.I0(\multiresv_r_reg_n_0_[1][5] ),
        .I1(\multiresv_r_reg_n_0_[7][5] ),
        .O(sumresv_r_nxt_carry__0_i_4_n_0));
  CARRY4 sumresv_r_nxt_carry__1
       (.CI(sumresv_r_nxt_carry__0_n_0),
        .CO({sumresv_r_nxt_carry__1_n_0,NLW_sumresv_r_nxt_carry__1_CO_UNCONNECTED[2],sumresv_r_nxt_carry__1_n_2,sumresv_r_nxt_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sumresv_r_nxt_carry__1_i_1_n_0,\multiresv_r_reg_n_0_[7][9] ,1'b0}),
        .O({NLW_sumresv_r_nxt_carry__1_O_UNCONNECTED[3],sumresv_r_nxt_carry__1_n_5,sumresv_r_nxt_carry__1_n_6,sumresv_r_nxt_carry__1_n_7}),
        .S({1'b1,\multiresv_r_reg_n_0_[7][9] ,\multiresv_r_reg_n_0_[7][9] ,\multiresv_r_reg_n_0_[7][9] }));
  LUT1 #(
    .INIT(2'h1)) 
    sumresv_r_nxt_carry__1_i_1
       (.I0(\multiresv_r_reg_n_0_[7][9] ),
        .O(sumresv_r_nxt_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry_i_1
       (.I0(\multiresv_r_reg_n_0_[1][4] ),
        .I1(\multiresv_r_reg_n_0_[7][4] ),
        .O(sumresv_r_nxt_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry_i_2
       (.I0(\multiresv_r_reg_n_0_[1][3] ),
        .I1(\multiresv_r_reg_n_0_[7][3] ),
        .O(sumresv_r_nxt_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry_i_3
       (.I0(\multiresv_r_reg_n_0_[1][2] ),
        .I1(\multiresv_r_reg_n_0_[7][2] ),
        .O(sumresv_r_nxt_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry_i_4
       (.I0(\multiresv_r_reg_n_0_[1][1] ),
        .I1(\multiresv_r_reg_n_0_[7][1] ),
        .O(sumresv_r_nxt_carry_i_4_n_0));
  CARRY4 \sumresv_r_nxt_inferred__0/i___0_carry 
       (.CI(1'b0),
        .CO({\sumresv_r_nxt_inferred__0/i___0_carry_n_0 ,\sumresv_r_nxt_inferred__0/i___0_carry_n_1 ,\sumresv_r_nxt_inferred__0/i___0_carry_n_2 ,\sumresv_r_nxt_inferred__0/i___0_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry_i_1__0_n_0,i___0_carry_i_2__0_n_0,i___0_carry_i_3_n_0,1'b0}),
        .O({\sumresv_r_nxt_inferred__0/i___0_carry_n_4 ,\sumresv_r_nxt_inferred__0/i___0_carry_n_5 ,\sumresv_r_nxt_inferred__0/i___0_carry_n_6 ,\NLW_sumresv_r_nxt_inferred__0/i___0_carry_O_UNCONNECTED [0]}),
        .S({i___0_carry_i_3__0_n_0,i___0_carry_i_4__0_n_0,i___0_carry_i_5__0_n_0,i___0_carry_i_6_n_0}));
  CARRY4 \sumresv_r_nxt_inferred__0/i___0_carry__0 
       (.CI(\sumresv_r_nxt_inferred__0/i___0_carry_n_0 ),
        .CO({\sumresv_r_nxt_inferred__0/i___0_carry__0_n_0 ,\sumresv_r_nxt_inferred__0/i___0_carry__0_n_1 ,\sumresv_r_nxt_inferred__0/i___0_carry__0_n_2 ,\sumresv_r_nxt_inferred__0/i___0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__0_i_1__0_n_0,i___0_carry__0_i_2__0_n_0,i___0_carry__0_i_3__0_n_0,i___0_carry__0_i_4__0_n_0}),
        .O({\sumresv_r_nxt_inferred__0/i___0_carry__0_n_4 ,\sumresv_r_nxt_inferred__0/i___0_carry__0_n_5 ,\sumresv_r_nxt_inferred__0/i___0_carry__0_n_6 ,\sumresv_r_nxt_inferred__0/i___0_carry__0_n_7 }),
        .S({i___0_carry__0_i_5__0_n_0,i___0_carry__0_i_6__0_n_0,i___0_carry__0_i_7__0_n_0,i___0_carry__0_i_8__0_n_0}));
  CARRY4 \sumresv_r_nxt_inferred__0/i___0_carry__1 
       (.CI(\sumresv_r_nxt_inferred__0/i___0_carry__0_n_0 ),
        .CO({\sumresv_r_nxt_inferred__0/i___0_carry__1_n_0 ,\sumresv_r_nxt_inferred__0/i___0_carry__1_n_1 ,\sumresv_r_nxt_inferred__0/i___0_carry__1_n_2 ,\sumresv_r_nxt_inferred__0/i___0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__1_i_1__0_n_0,i___0_carry__1_i_2__0_n_0,i___0_carry__1_i_3__0_n_0,i___0_carry__1_i_4__0_n_0}),
        .O({\sumresv_r_nxt_inferred__0/i___0_carry__1_n_4 ,\sumresv_r_nxt_inferred__0/i___0_carry__1_n_5 ,\sumresv_r_nxt_inferred__0/i___0_carry__1_n_6 ,\sumresv_r_nxt_inferred__0/i___0_carry__1_n_7 }),
        .S({i___0_carry__1_i_5__0_n_0,i___0_carry__1_i_6__0_n_0,i___0_carry__1_i_7__0_n_0,i___0_carry__1_i_8__0_n_0}));
  CARRY4 \sumresv_r_nxt_inferred__0/i___0_carry__2 
       (.CI(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_0 ),
        .CO({\NLW_sumresv_r_nxt_inferred__0/i___0_carry__2_CO_UNCONNECTED [3:2],\sumresv_r_nxt_inferred__0/i___0_carry__2_n_2 ,\NLW_sumresv_r_nxt_inferred__0/i___0_carry__2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sumresv_r_nxt_carry__1_n_5}),
        .O({\NLW_sumresv_r_nxt_inferred__0/i___0_carry__2_O_UNCONNECTED [3:1],\sumresv_r_nxt_inferred__0/i___0_carry__2_n_7 }),
        .S({1'b0,1'b0,1'b1,i___0_carry__2_i_1__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresv_r_nxt_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\sumresv_r_nxt_inferred__1/i__carry_n_0 ,\sumresv_r_nxt_inferred__1/i__carry_n_1 ,\sumresv_r_nxt_inferred__1/i__carry_n_2 ,\sumresv_r_nxt_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumresv_r_nxt[-_n_0_1111111108] ,\sumresv_r_nxt[-_n_0_1111111109] ,\sumresv_r_nxt[-_n_0_1111111110] ,\sumresv_r_nxt[-_n_0_1111111111] }),
        .O({\sumresv_r_nxt_inferred__1/i__carry_n_4 ,\sumresv_r_nxt_inferred__1/i__carry_n_5 ,\sumresv_r_nxt_inferred__1/i__carry_n_6 ,\sumresv_r_nxt_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresv_r_nxt_inferred__1/i__carry__0 
       (.CI(\sumresv_r_nxt_inferred__1/i__carry_n_0 ),
        .CO({\sumresv_r_nxt_inferred__1/i__carry__0_n_0 ,\sumresv_r_nxt_inferred__1/i__carry__0_n_1 ,\sumresv_r_nxt_inferred__1/i__carry__0_n_2 ,\sumresv_r_nxt_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumresv_r_nxt[-_n_0_1111111104] ,\sumresv_r_nxt[-_n_0_1111111105] ,\sumresv_r_nxt[-_n_0_1111111106] ,\sumresv_r_nxt[-_n_0_1111111107] }),
        .O({\sumresv_r_nxt_inferred__1/i__carry__0_n_4 ,\sumresv_r_nxt_inferred__1/i__carry__0_n_5 ,\sumresv_r_nxt_inferred__1/i__carry__0_n_6 ,\sumresv_r_nxt_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresv_r_nxt_inferred__1/i__carry__1 
       (.CI(\sumresv_r_nxt_inferred__1/i__carry__0_n_0 ),
        .CO({\sumresv_r_nxt_inferred__1/i__carry__1_n_0 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_1 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_2 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumresv_r_nxt_inferred__0/i___0_carry__1_n_5 ,i__carry__1_i_1__0_n_0,\sumresv_r_nxt[-_n_0_1111111103] ,\sumresv_r_nxt[-_n_0_1111111103] }),
        .O({\sumresv_r_nxt_inferred__1/i__carry__1_n_4 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_5 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_6 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0,i__carry__1_i_4__0_n_0,i__carry__1_i_5__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresv_r_nxt_inferred__1/i__carry__2 
       (.CI(\sumresv_r_nxt_inferred__1/i__carry__1_n_0 ),
        .CO({\NLW_sumresv_r_nxt_inferred__1/i__carry__2_CO_UNCONNECTED [3:1],\sumresv_r_nxt_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sumresv_r_nxt_inferred__0/i___0_carry__1_n_4 }),
        .O({\NLW_sumresv_r_nxt_inferred__1/i__carry__2_O_UNCONNECTED [3:2],\sumresv_r_nxt_inferred__1/i__carry__2_n_6 ,\sumresv_r_nxt_inferred__1/i__carry__2_n_7 }),
        .S({1'b0,1'b0,i__carry__2_i_1_n_0,i__carry__2_i_2__0_n_0}));
  FDRE \sumresv_r_reg[-1111111104] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[23]),
        .Q(\sumresv_r_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \sumresv_r_reg[-1111111105] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[22]),
        .Q(\sumresv_r_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \sumresv_r_reg[-1111111106] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[21]),
        .Q(\sumresv_r_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \sumresv_r_reg[-1111111107] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[20]),
        .Q(\sumresv_r_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \sumresv_r_reg[-1111111108] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[19]),
        .Q(\sumresv_r_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \sumresv_r_reg[-1111111109] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[18]),
        .Q(\sumresv_r_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \sumresv_r_reg[-1111111110] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[17]),
        .Q(\sumresv_r_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \sumresv_r_reg[-1111111111] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[16]),
        .Q(\sumresv_r_reg[-_n_0_1111111111] ),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "fifo_generator_0,fifo_generator_v13_2_7,{}" *) (* ORIG_REF_NAME = "fifo_generator_0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "fifo_generator_v13_2_7,Vivado 2022.1" *) 
module design_1_sobel_v1_0_0_0_fifo_generator_0
   (wr_rst_busy,
    rd_rst_busy,
    s_aclk,
    s_aresetn,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    axis_prog_full);
  output wr_rst_busy;
  output rd_rst_busy;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 slave_aclk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME slave_aclk, ASSOCIATED_BUSIF S_AXIS:S_AXI, ASSOCIATED_RESET s_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input s_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 slave_aresetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME slave_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_aresetn;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0" *) input s_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output s_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) input [7:0]s_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0" *) output m_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input m_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) output [7:0]m_axis_tdata;
  output axis_prog_full;

  wire \<const0> ;
  wire axis_prog_full;
  wire [7:0]m_axis_tdata;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire s_aclk;
  wire s_aresetn;
  wire [7:0]s_axis_tdata;
  wire s_axis_tvalid;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_empty_UNCONNECTED;
  wire NLW_U0_full_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [5:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [5:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [5:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [9:0]NLW_U0_data_count_UNCONNECTED;
  wire [17:0]NLW_U0_dout_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [9:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [9:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign rd_rst_busy = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "1" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "10" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "18" *) 
  (* C_DIN_WIDTH_AXIS = "8" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "18" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "1" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "2" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "2" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "2" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "1" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "1" *) 
  (* C_PRELOAD_REGS = "0" *) 
  (* C_PRIM_FIFO_TYPE = "4kx4" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "30" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "14" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "14" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "14" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "1022" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "16" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "15" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "15" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "15" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "1021" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "1" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "10" *) 
  (* C_RD_DEPTH = "1024" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "10" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "10" *) 
  (* C_WR_DEPTH = "1024" *) 
  (* C_WR_DEPTH_AXIS = "32" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "10" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "5" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  design_1_sobel_v1_0_0_0_fifo_generator_v13_2_7 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[5:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(axis_prog_full),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[5:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[5:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[9:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dout(NLW_U0_dout_UNCONNECTED[17:0]),
        .empty(NLW_U0_empty_UNCONNECTED),
        .full(NLW_U0_full_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(m_axis_tready),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[0]),
        .m_axis_tvalid(m_axis_tvalid),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[9:0]),
        .rd_en(1'b0),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(s_aclk),
        .s_aclk_en(1'b0),
        .s_aresetn(s_aresetn),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,s_axis_tdata[3],1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser(1'b0),
        .s_axis_tvalid(s_axis_tvalid),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[9:0]),
        .wr_en(1'b0),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "kontrolle" *) 
module design_1_sobel_v1_0_0_0_kontrolle
   (\stor_pixel_count_r_reg[0]_0 ,
    \stor_pixel_count_r_reg[1]_0 ,
    \stor_pixel_count_r_reg[2]_0 ,
    \stor_pixel_count_r_reg[3]_0 ,
    \stor_pixel_count_r_reg[4]_0 ,
    \stor_pixel_count_r_reg[5]_0 ,
    \stor_pixel_count_r_reg[6]_0 ,
    \stor_pixel_count_r_reg[7]_0 ,
    \stor_pixel_count_r_reg[8]_0 ,
    \stor_pixel_count_r_reg[9]_0 ,
    \stor_pixel_count_r_reg[10]_0 ,
    \stor_pixel_count_r_reg[11]_0 ,
    ADDRA,
    \rdptr_r_reg[5] ,
    \rdptr_r_reg[5]_0 ,
    \rdptr_r_reg[5]_1 ,
    \rdptr_r_reg[8] ,
    \rdptr_r_reg[7] ,
    \rdptr_r_reg[6] ,
    \rdptr_r_reg[9] ,
    \rdptr_r_reg[8]_0 ,
    \rdptr_r_reg[7]_0 ,
    \rdptr_r_reg[6]_0 ,
    \rdptr_r_reg[9]_0 ,
    \rdptr_r_reg[8]_1 ,
    \rdptr_r_reg[7]_1 ,
    \rdptr_r_reg[6]_1 ,
    \rdptr_r_reg[9]_1 ,
    \rdptr_r_reg[8]_2 ,
    \rdptr_r_reg[7]_2 ,
    \rdptr_r_reg[6]_2 ,
    \rdptr_r_reg[9]_2 ,
    sobel_input_valid,
    \nr_rdline_r_reg[1]_0 ,
    data_o,
    \nr_rdline_r_reg[1]_1 ,
    \nr_rdline_r_reg[1]_2 ,
    D,
    \nr_rdline_r_reg[1]_3 ,
    \nr_rdline_r_reg[1]_4 ,
    \nr_rdline_r_reg[1]_5 ,
    \rd_counter_r_reg[9]_0 ,
    \wr_linepixel_counter_r_reg[9]_0 ,
    \wrptr_r_reg[9] ,
    \wrptr_r_reg[9]_0 ,
    \wrptr_r_reg[9]_1 ,
    \wrptr_r_reg[9]_2 ,
    intr_o,
    clk_i,
    Q,
    S,
    plusOp_carry__0_0,
    plusOp_carry__1_0,
    rd_counter_r1_carry__0_0,
    rd_counter_r1_carry__0_1,
    \rd_counter_r_reg[0]_0 ,
    wr_linepixel_counter_r1_carry__0_0,
    wr_linepixel_counter_r1_carry__0_1,
    \wr_linepixel_counter_r_reg[0]_0 ,
    rdptr_r1_carry__0,
    rdptr_r1_carry__0_0,
    \rdptr_r_reg[0]_rep ,
    rdptr_r1_carry__0_1,
    rdptr_r1_carry__0_2,
    \rdptr_r_reg[0]_rep_0 ,
    rdptr_r1_carry__0_3,
    rdptr_r1_carry__0_4,
    \rdptr_r_reg[0]_rep_1 ,
    rdptr_r1_carry__0_5,
    rdptr_r1_carry__0_6,
    \rdptr_r_reg[0]_rep_2 ,
    wrptr_r1_carry__0,
    wrptr_r1_carry__0_0,
    \wrptr_r_reg[0] ,
    wrptr_r1_carry__0_1,
    wrptr_r1_carry__0_2,
    \wrptr_r_reg[0]_0 ,
    wrptr_r1_carry__0_3,
    wrptr_r1_carry__0_4,
    \wrptr_r_reg[0]_1 ,
    wrptr_r1_carry__0_5,
    wrptr_r1_carry__0_6,
    \wrptr_r_reg[0]_2 ,
    graydata_valid,
    rst_n_i,
    rd_counter_r1_carry_0,
    rd_counter_r1_carry_1,
    rd_counter_r1_carry__0_2,
    rd_counter_r1_carry__0_3,
    wr_linepixel_counter_r1_carry_0,
    wr_linepixel_counter_r1_carry_1,
    wr_linepixel_counter_r1_carry__0_2,
    wr_linepixel_counter_r1_carry__0_3,
    \sumresv_r[-1111111104]_i_21 ,
    \multiresv_r[1][3]_i_26 ,
    \multiresv_r[1][3]_i_26_0 ,
    \multiresv_r[1][3]_i_26_1 ,
    \multiresv_r[1][6]_i_26 ,
    \multiresv_r[1][6]_i_26_0 ,
    \multiresv_r[1][6]_i_26_1 ,
    \multiresv_r[1][8]_i_10 ,
    \multiresv_r[1][8]_i_10_0 ,
    \sumresh_r_nxt[-1111111109]__1_i_42 ,
    \sumresh_r_nxt[-1111111109]__1_i_42_0 ,
    \sumresh_r_nxt[-1111111109]__1_i_42_1 ,
    \sumresh_r_nxt[-1111111106]__1_i_42 ,
    \sumresh_r_nxt[-1111111106]__1_i_42_0 ,
    \sumresh_r_nxt[-1111111106]__1_i_42_1 ,
    \sumresh_r_nxt[-1111111104]__1_i_24 ,
    \sumresh_r_nxt[-1111111104]__1_i_24_0 );
  output \stor_pixel_count_r_reg[0]_0 ;
  output \stor_pixel_count_r_reg[1]_0 ;
  output \stor_pixel_count_r_reg[2]_0 ;
  output \stor_pixel_count_r_reg[3]_0 ;
  output \stor_pixel_count_r_reg[4]_0 ;
  output \stor_pixel_count_r_reg[5]_0 ;
  output \stor_pixel_count_r_reg[6]_0 ;
  output \stor_pixel_count_r_reg[7]_0 ;
  output \stor_pixel_count_r_reg[8]_0 ;
  output \stor_pixel_count_r_reg[9]_0 ;
  output \stor_pixel_count_r_reg[10]_0 ;
  output \stor_pixel_count_r_reg[11]_0 ;
  output [3:0]ADDRA;
  output [3:0]\rdptr_r_reg[5] ;
  output [3:0]\rdptr_r_reg[5]_0 ;
  output [3:0]\rdptr_r_reg[5]_1 ;
  output \rdptr_r_reg[8] ;
  output \rdptr_r_reg[7] ;
  output \rdptr_r_reg[6] ;
  output \rdptr_r_reg[9] ;
  output \rdptr_r_reg[8]_0 ;
  output \rdptr_r_reg[7]_0 ;
  output \rdptr_r_reg[6]_0 ;
  output \rdptr_r_reg[9]_0 ;
  output \rdptr_r_reg[8]_1 ;
  output \rdptr_r_reg[7]_1 ;
  output \rdptr_r_reg[6]_1 ;
  output \rdptr_r_reg[9]_1 ;
  output \rdptr_r_reg[8]_2 ;
  output \rdptr_r_reg[7]_2 ;
  output \rdptr_r_reg[6]_2 ;
  output \rdptr_r_reg[9]_2 ;
  output sobel_input_valid;
  output [6:0]\nr_rdline_r_reg[1]_0 ;
  output [42:0]data_o;
  output \nr_rdline_r_reg[1]_1 ;
  output [7:0]\nr_rdline_r_reg[1]_2 ;
  output [6:0]D;
  output \nr_rdline_r_reg[1]_3 ;
  output [7:0]\nr_rdline_r_reg[1]_4 ;
  output [7:0]\nr_rdline_r_reg[1]_5 ;
  output [9:0]\rd_counter_r_reg[9]_0 ;
  output [9:0]\wr_linepixel_counter_r_reg[9]_0 ;
  output [7:0]\wrptr_r_reg[9] ;
  output [7:0]\wrptr_r_reg[9]_0 ;
  output [7:0]\wrptr_r_reg[9]_1 ;
  output [7:0]\wrptr_r_reg[9]_2 ;
  output intr_o;
  input clk_i;
  input [8:0]Q;
  input [2:0]S;
  input [3:0]plusOp_carry__0_0;
  input [3:0]plusOp_carry__1_0;
  input [2:0]rd_counter_r1_carry__0_0;
  input [1:0]rd_counter_r1_carry__0_1;
  input [0:0]\rd_counter_r_reg[0]_0 ;
  input [2:0]wr_linepixel_counter_r1_carry__0_0;
  input [1:0]wr_linepixel_counter_r1_carry__0_1;
  input [0:0]\wr_linepixel_counter_r_reg[0]_0 ;
  input [2:0]rdptr_r1_carry__0;
  input [1:0]rdptr_r1_carry__0_0;
  input [0:0]\rdptr_r_reg[0]_rep ;
  input [2:0]rdptr_r1_carry__0_1;
  input [1:0]rdptr_r1_carry__0_2;
  input [0:0]\rdptr_r_reg[0]_rep_0 ;
  input [2:0]rdptr_r1_carry__0_3;
  input [1:0]rdptr_r1_carry__0_4;
  input [0:0]\rdptr_r_reg[0]_rep_1 ;
  input [2:0]rdptr_r1_carry__0_5;
  input [1:0]rdptr_r1_carry__0_6;
  input [0:0]\rdptr_r_reg[0]_rep_2 ;
  input [2:0]wrptr_r1_carry__0;
  input [1:0]wrptr_r1_carry__0_0;
  input [0:0]\wrptr_r_reg[0] ;
  input [2:0]wrptr_r1_carry__0_1;
  input [1:0]wrptr_r1_carry__0_2;
  input [0:0]\wrptr_r_reg[0]_0 ;
  input [2:0]wrptr_r1_carry__0_3;
  input [1:0]wrptr_r1_carry__0_4;
  input [0:0]\wrptr_r_reg[0]_1 ;
  input [2:0]wrptr_r1_carry__0_5;
  input [1:0]wrptr_r1_carry__0_6;
  input [0:0]\wrptr_r_reg[0]_2 ;
  input graydata_valid;
  input rst_n_i;
  input rd_counter_r1_carry_0;
  input rd_counter_r1_carry_1;
  input rd_counter_r1_carry__0_2;
  input rd_counter_r1_carry__0_3;
  input wr_linepixel_counter_r1_carry_0;
  input wr_linepixel_counter_r1_carry_1;
  input wr_linepixel_counter_r1_carry__0_2;
  input wr_linepixel_counter_r1_carry__0_3;
  input [7:0]\sumresv_r[-1111111104]_i_21 ;
  input \multiresv_r[1][3]_i_26 ;
  input \multiresv_r[1][3]_i_26_0 ;
  input \multiresv_r[1][3]_i_26_1 ;
  input \multiresv_r[1][6]_i_26 ;
  input \multiresv_r[1][6]_i_26_0 ;
  input \multiresv_r[1][6]_i_26_1 ;
  input \multiresv_r[1][8]_i_10 ;
  input \multiresv_r[1][8]_i_10_0 ;
  input \sumresh_r_nxt[-1111111109]__1_i_42 ;
  input \sumresh_r_nxt[-1111111109]__1_i_42_0 ;
  input \sumresh_r_nxt[-1111111109]__1_i_42_1 ;
  input \sumresh_r_nxt[-1111111106]__1_i_42 ;
  input \sumresh_r_nxt[-1111111106]__1_i_42_0 ;
  input \sumresh_r_nxt[-1111111106]__1_i_42_1 ;
  input \sumresh_r_nxt[-1111111104]__1_i_24 ;
  input \sumresh_r_nxt[-1111111104]__1_i_24_0 ;

  wire [3:0]ADDRA;
  wire [6:0]D;
  wire [8:0]Q;
  wire [2:0]S;
  wire clk_i;
  wire [42:0]data_o;
  wire [7:0]data_o0;
  wire [7:0]data_o01_out;
  wire [7:0]data_o03_out;
  wire graydata_valid;
  wire intr_o;
  wire line1_n_48;
  wire line1_n_49;
  wire line1_n_50;
  wire line1_n_51;
  wire line1_n_52;
  wire line1_n_53;
  wire line1_n_54;
  wire line1_n_55;
  wire line1_n_56;
  wire line1_n_57;
  wire line1_n_58;
  wire line1_n_59;
  wire line1_n_60;
  wire line1_n_61;
  wire line1_n_62;
  wire line1_n_63;
  wire line1_n_64;
  wire line1_n_65;
  wire line1_n_66;
  wire line1_n_67;
  wire line1_n_68;
  wire line1_n_69;
  wire line1_n_70;
  wire line1_n_71;
  wire line2_n_25;
  wire line2_n_26;
  wire line2_n_27;
  wire line2_n_28;
  wire line2_n_29;
  wire line2_n_30;
  wire line2_n_31;
  wire line2_n_32;
  wire line2_n_41;
  wire line2_n_42;
  wire line2_n_43;
  wire line2_n_44;
  wire line2_n_45;
  wire line2_n_46;
  wire line2_n_47;
  wire line2_n_48;
  wire line2_n_49;
  wire line2_n_50;
  wire line2_n_51;
  wire line2_n_52;
  wire line2_n_53;
  wire line2_n_54;
  wire line2_n_55;
  wire line2_n_56;
  wire line3_n_51;
  wire line3_n_52;
  wire line3_n_53;
  wire line3_n_54;
  wire line3_n_55;
  wire line3_n_56;
  wire line3_n_57;
  wire line3_n_58;
  wire line3_n_59;
  wire line3_n_60;
  wire line3_n_61;
  wire line3_n_62;
  wire line3_n_63;
  wire line3_n_64;
  wire line3_n_65;
  wire line3_n_66;
  wire line3_n_67;
  wire line3_n_68;
  wire line3_n_69;
  wire line3_n_70;
  wire line3_n_71;
  wire line3_n_72;
  wire line3_n_73;
  wire line3_n_74;
  wire [11:0]multOp;
  wire multOp_carry__0_n_0;
  wire multOp_carry__0_n_1;
  wire multOp_carry__0_n_2;
  wire multOp_carry__0_n_3;
  wire multOp_carry__1_n_1;
  wire multOp_carry__1_n_2;
  wire multOp_carry__1_n_3;
  wire multOp_carry_n_0;
  wire multOp_carry_n_1;
  wire multOp_carry_n_2;
  wire multOp_carry_n_3;
  wire \multiresv_r[1][3]_i_26 ;
  wire \multiresv_r[1][3]_i_26_0 ;
  wire \multiresv_r[1][3]_i_26_1 ;
  wire \multiresv_r[1][6]_i_26 ;
  wire \multiresv_r[1][6]_i_26_0 ;
  wire \multiresv_r[1][6]_i_26_1 ;
  wire \multiresv_r[1][8]_i_10 ;
  wire \multiresv_r[1][8]_i_10_0 ;
  wire [1:0]nr_rdline_r;
  wire \nr_rdline_r[0]_i_1_n_0 ;
  wire \nr_rdline_r[1]_i_1_n_0 ;
  wire [6:0]\nr_rdline_r_reg[1]_0 ;
  wire \nr_rdline_r_reg[1]_1 ;
  wire [7:0]\nr_rdline_r_reg[1]_2 ;
  wire \nr_rdline_r_reg[1]_3 ;
  wire [7:0]\nr_rdline_r_reg[1]_4 ;
  wire [7:0]\nr_rdline_r_reg[1]_5 ;
  wire [1:0]nr_wrline_r;
  wire \nr_wrline_r[0]_i_1_n_0 ;
  wire \nr_wrline_r[1]_i_1_n_0 ;
  wire [11:0]plusOp;
  wire [3:0]plusOp_carry__0_0;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire [3:0]plusOp_carry__1_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry_i_1_n_0;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire rd_counter_r1_carry_0;
  wire rd_counter_r1_carry_1;
  wire [2:0]rd_counter_r1_carry__0_0;
  wire [1:0]rd_counter_r1_carry__0_1;
  wire rd_counter_r1_carry__0_2;
  wire rd_counter_r1_carry__0_3;
  wire rd_counter_r1_carry__0_i_2_n_0;
  wire rd_counter_r1_carry__0_n_3;
  wire rd_counter_r1_carry_i_4_n_0;
  wire rd_counter_r1_carry_i_6_n_0;
  wire rd_counter_r1_carry_i_8_n_0;
  wire rd_counter_r1_carry_n_0;
  wire rd_counter_r1_carry_n_1;
  wire rd_counter_r1_carry_n_2;
  wire rd_counter_r1_carry_n_3;
  wire \rd_counter_r[0]_i_1_n_0 ;
  wire \rd_counter_r[1]_i_1_n_0 ;
  wire \rd_counter_r[2]_i_1_n_0 ;
  wire \rd_counter_r[3]_i_1_n_0 ;
  wire \rd_counter_r[4]_i_1_n_0 ;
  wire \rd_counter_r[5]_i_1_n_0 ;
  wire \rd_counter_r[5]_i_2_n_0 ;
  wire \rd_counter_r[6]_i_1_n_0 ;
  wire \rd_counter_r[7]_i_1_n_0 ;
  wire \rd_counter_r[8]_i_1_n_0 ;
  wire \rd_counter_r[9]_i_1_n_0 ;
  wire \rd_counter_r[9]_i_2_n_0 ;
  wire \rd_counter_r[9]_i_3_n_0 ;
  wire [0:0]\rd_counter_r_reg[0]_0 ;
  wire [9:0]\rd_counter_r_reg[9]_0 ;
  wire [2:0]rdptr_r1_carry__0;
  wire [1:0]rdptr_r1_carry__0_0;
  wire [2:0]rdptr_r1_carry__0_1;
  wire [1:0]rdptr_r1_carry__0_2;
  wire [2:0]rdptr_r1_carry__0_3;
  wire [1:0]rdptr_r1_carry__0_4;
  wire [2:0]rdptr_r1_carry__0_5;
  wire [1:0]rdptr_r1_carry__0_6;
  wire [0:0]\rdptr_r_reg[0]_rep ;
  wire [0:0]\rdptr_r_reg[0]_rep_0 ;
  wire [0:0]\rdptr_r_reg[0]_rep_1 ;
  wire [0:0]\rdptr_r_reg[0]_rep_2 ;
  wire [3:0]\rdptr_r_reg[5] ;
  wire [3:0]\rdptr_r_reg[5]_0 ;
  wire [3:0]\rdptr_r_reg[5]_1 ;
  wire \rdptr_r_reg[6] ;
  wire \rdptr_r_reg[6]_0 ;
  wire \rdptr_r_reg[6]_1 ;
  wire \rdptr_r_reg[6]_2 ;
  wire \rdptr_r_reg[7] ;
  wire \rdptr_r_reg[7]_0 ;
  wire \rdptr_r_reg[7]_1 ;
  wire \rdptr_r_reg[7]_2 ;
  wire \rdptr_r_reg[8] ;
  wire \rdptr_r_reg[8]_0 ;
  wire \rdptr_r_reg[8]_1 ;
  wire \rdptr_r_reg[8]_2 ;
  wire \rdptr_r_reg[9] ;
  wire \rdptr_r_reg[9]_0 ;
  wire \rdptr_r_reg[9]_1 ;
  wire \rdptr_r_reg[9]_2 ;
  wire rst_i;
  wire rst_n_i;
  wire sel;
  wire sobel_input_valid;
  wire state_i_1_n_0;
  wire state_nxt0;
  wire state_nxt0_carry__0_i_1_n_0;
  wire state_nxt0_carry__0_i_2_n_0;
  wire state_nxt0_carry__0_i_3_n_0;
  wire state_nxt0_carry__0_i_4_n_0;
  wire state_nxt0_carry__0_n_3;
  wire state_nxt0_carry_i_1_n_0;
  wire state_nxt0_carry_i_2_n_0;
  wire state_nxt0_carry_i_3_n_0;
  wire state_nxt0_carry_i_4_n_0;
  wire state_nxt0_carry_i_5_n_0;
  wire state_nxt0_carry_i_6_n_0;
  wire state_nxt0_carry_i_7_n_0;
  wire state_nxt0_carry_i_8_n_0;
  wire state_nxt0_carry_n_0;
  wire state_nxt0_carry_n_1;
  wire state_nxt0_carry_n_2;
  wire state_nxt0_carry_n_3;
  wire \stor_pixel_count_r[11]_i_3_n_0 ;
  wire \stor_pixel_count_r[11]_i_4_n_0 ;
  wire \stor_pixel_count_r[11]_i_5_n_0 ;
  wire \stor_pixel_count_r[11]_i_6_n_0 ;
  wire \stor_pixel_count_r[3]_i_2_n_0 ;
  wire \stor_pixel_count_r[3]_i_3_n_0 ;
  wire \stor_pixel_count_r[3]_i_4_n_0 ;
  wire \stor_pixel_count_r[3]_i_5_n_0 ;
  wire \stor_pixel_count_r[3]_i_6_n_0 ;
  wire \stor_pixel_count_r[7]_i_2_n_0 ;
  wire \stor_pixel_count_r[7]_i_3_n_0 ;
  wire \stor_pixel_count_r[7]_i_4_n_0 ;
  wire \stor_pixel_count_r[7]_i_5_n_0 ;
  wire \stor_pixel_count_r_reg[0]_0 ;
  wire \stor_pixel_count_r_reg[10]_0 ;
  wire \stor_pixel_count_r_reg[11]_0 ;
  wire \stor_pixel_count_r_reg[11]_i_2_n_1 ;
  wire \stor_pixel_count_r_reg[11]_i_2_n_2 ;
  wire \stor_pixel_count_r_reg[11]_i_2_n_3 ;
  wire \stor_pixel_count_r_reg[11]_i_2_n_4 ;
  wire \stor_pixel_count_r_reg[11]_i_2_n_5 ;
  wire \stor_pixel_count_r_reg[11]_i_2_n_6 ;
  wire \stor_pixel_count_r_reg[11]_i_2_n_7 ;
  wire \stor_pixel_count_r_reg[1]_0 ;
  wire \stor_pixel_count_r_reg[2]_0 ;
  wire \stor_pixel_count_r_reg[3]_0 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_0 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_1 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_2 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_3 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_4 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_5 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_6 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_7 ;
  wire \stor_pixel_count_r_reg[4]_0 ;
  wire \stor_pixel_count_r_reg[5]_0 ;
  wire \stor_pixel_count_r_reg[6]_0 ;
  wire \stor_pixel_count_r_reg[7]_0 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_0 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_1 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_2 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_3 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_4 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_5 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_6 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_7 ;
  wire \stor_pixel_count_r_reg[8]_0 ;
  wire \stor_pixel_count_r_reg[9]_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_24 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_24_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_42 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_42_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_42_1 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_42 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_42_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_42_1 ;
  wire [7:0]\sumresv_r[-1111111104]_i_21 ;
  wire wr_linepixel_counter_r1_carry_0;
  wire wr_linepixel_counter_r1_carry_1;
  wire [2:0]wr_linepixel_counter_r1_carry__0_0;
  wire [1:0]wr_linepixel_counter_r1_carry__0_1;
  wire wr_linepixel_counter_r1_carry__0_2;
  wire wr_linepixel_counter_r1_carry__0_3;
  wire wr_linepixel_counter_r1_carry__0_i_2_n_0;
  wire wr_linepixel_counter_r1_carry__0_n_3;
  wire wr_linepixel_counter_r1_carry_i_4_n_0;
  wire wr_linepixel_counter_r1_carry_i_6_n_0;
  wire wr_linepixel_counter_r1_carry_i_8_n_0;
  wire wr_linepixel_counter_r1_carry_n_0;
  wire wr_linepixel_counter_r1_carry_n_1;
  wire wr_linepixel_counter_r1_carry_n_2;
  wire wr_linepixel_counter_r1_carry_n_3;
  wire \wr_linepixel_counter_r[0]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[1]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[2]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[3]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[4]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[5]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[5]_i_2_n_0 ;
  wire \wr_linepixel_counter_r[6]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[7]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[8]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[9]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[9]_i_3_n_0 ;
  wire [0:0]\wr_linepixel_counter_r_reg[0]_0 ;
  wire [9:0]\wr_linepixel_counter_r_reg[9]_0 ;
  wire [2:0]wrptr_r1_carry__0;
  wire [1:0]wrptr_r1_carry__0_0;
  wire [2:0]wrptr_r1_carry__0_1;
  wire [1:0]wrptr_r1_carry__0_2;
  wire [2:0]wrptr_r1_carry__0_3;
  wire [1:0]wrptr_r1_carry__0_4;
  wire [2:0]wrptr_r1_carry__0_5;
  wire [1:0]wrptr_r1_carry__0_6;
  wire [0:0]\wrptr_r_reg[0] ;
  wire [0:0]\wrptr_r_reg[0]_0 ;
  wire [0:0]\wrptr_r_reg[0]_1 ;
  wire [0:0]\wrptr_r_reg[0]_2 ;
  wire [7:0]\wrptr_r_reg[9] ;
  wire [7:0]\wrptr_r_reg[9]_0 ;
  wire [7:0]\wrptr_r_reg[9]_1 ;
  wire [7:0]\wrptr_r_reg[9]_2 ;
  wire [3:3]NLW_multOp_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_rd_counter_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_rd_counter_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_rd_counter_r1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_state_nxt0_carry_O_UNCONNECTED;
  wire [3:2]NLW_state_nxt0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_state_nxt0_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_stor_pixel_count_r_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:0]NLW_wr_linepixel_counter_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_wr_linepixel_counter_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_wr_linepixel_counter_r1_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h01)) 
    intr_o_INST_0
       (.I0(graydata_valid),
        .I1(state_nxt0),
        .I2(sobel_input_valid),
        .O(intr_o));
  design_1_sobel_v1_0_0_0_linebuffer line0
       (.Q(\wrptr_r_reg[9]_0 ),
        .clk_i(clk_i),
        .data_o0(data_o0),
        .data_o01_out(data_o01_out),
        .data_o03_out(data_o03_out),
        .graydata_o({\sumresh_r_nxt[-1111111104]__1_i_24_0 ,\sumresh_r_nxt[-1111111104]__1_i_24 ,\sumresh_r_nxt[-1111111106]__1_i_42_1 ,\sumresh_r_nxt[-1111111106]__1_i_42_0 ,\sumresh_r_nxt[-1111111106]__1_i_42 ,\sumresh_r_nxt[-1111111109]__1_i_42_1 ,\sumresh_r_nxt[-1111111109]__1_i_42_0 ,\sumresh_r_nxt[-1111111109]__1_i_42 }),
        .graydata_valid(graydata_valid),
        .\multiresv_r[1][3]_i_26_0 (\multiresv_r[1][3]_i_26 ),
        .\multiresv_r[1][3]_i_26_1 (\multiresv_r[1][3]_i_26_0 ),
        .\multiresv_r[1][3]_i_26_2 (\multiresv_r[1][3]_i_26_1 ),
        .\multiresv_r[1][6]_i_26_0 (\multiresv_r[1][6]_i_26 ),
        .\multiresv_r[1][6]_i_26_1 (\multiresv_r[1][6]_i_26_0 ),
        .\multiresv_r[1][6]_i_26_2 (\multiresv_r[1][6]_i_26_1 ),
        .\multiresv_r[1][8]_i_10_0 (\multiresv_r[1][8]_i_10 ),
        .\multiresv_r[1][8]_i_10_1 (\multiresv_r[1][8]_i_10_0 ),
        .nr_rdline_r(nr_rdline_r),
        .nr_wrline_r(nr_wrline_r),
        .rdptr_r1_carry_0(Q[1:0]),
        .rdptr_r1_carry_1(rd_counter_r1_carry_0),
        .rdptr_r1_carry_2(rd_counter_r1_carry_1),
        .rdptr_r1_carry__0_0(rdptr_r1_carry__0),
        .rdptr_r1_carry__0_1(rdptr_r1_carry__0_0),
        .rdptr_r1_carry__0_2(rd_counter_r1_carry__0_2),
        .rdptr_r1_carry__0_3(rd_counter_r1_carry__0_3),
        .\rdptr_r_reg[0]_rep_0 (\rdptr_r_reg[0]_rep ),
        .\rdptr_r_reg[0]_rep_1 (sobel_input_valid),
        .\rdptr_r_reg[2]_0 (ADDRA[0]),
        .\rdptr_r_reg[3]_0 (ADDRA[1]),
        .\rdptr_r_reg[4]_0 (ADDRA[2]),
        .\rdptr_r_reg[5]_0 (ADDRA[3]),
        .\rdptr_r_reg[6]_0 (\rdptr_r_reg[6]_1 ),
        .\rdptr_r_reg[7]_0 (\rdptr_r_reg[7]_1 ),
        .\rdptr_r_reg[8]_0 (\rdptr_r_reg[8]_1 ),
        .\rdptr_r_reg[9]_0 (\rdptr_r_reg[9]_1 ),
        .rst_i(rst_i),
        .\sumresv_r[-1111111104]_i_21_0 (\sumresv_r[-1111111104]_i_21 ),
        .wrptr_r1_carry_0(wr_linepixel_counter_r1_carry_0),
        .wrptr_r1_carry_1(wr_linepixel_counter_r1_carry_1),
        .wrptr_r1_carry__0_0(wrptr_r1_carry__0_1),
        .wrptr_r1_carry__0_1(wrptr_r1_carry__0_2),
        .wrptr_r1_carry__0_2(wr_linepixel_counter_r1_carry__0_2),
        .wrptr_r1_carry__0_3(wr_linepixel_counter_r1_carry__0_3),
        .\wrptr_r_reg[0]_0 (\wrptr_r_reg[0]_0 ));
  design_1_sobel_v1_0_0_0_linebuffer_0 line1
       (.D(D),
        .Q(\wrptr_r_reg[9]_1 ),
        .clk_i(clk_i),
        .data_o({data_o[23:18],data_o[15:0]}),
        .data_o0(data_o0),
        .data_o01_out(data_o01_out),
        .data_o03_out(data_o03_out),
        .graydata_o({\sumresh_r_nxt[-1111111104]__1_i_24_0 ,\sumresh_r_nxt[-1111111104]__1_i_24 ,\sumresh_r_nxt[-1111111106]__1_i_42_1 ,\sumresh_r_nxt[-1111111106]__1_i_42_0 ,\sumresh_r_nxt[-1111111106]__1_i_42 ,\sumresh_r_nxt[-1111111109]__1_i_42_1 ,\sumresh_r_nxt[-1111111109]__1_i_42_0 ,\sumresh_r_nxt[-1111111109]__1_i_42 }),
        .graydata_valid(graydata_valid),
        .\multiresv_r[1][3]_i_18_0 (\multiresv_r[1][3]_i_26 ),
        .\multiresv_r[1][3]_i_18_1 (\multiresv_r[1][3]_i_26_0 ),
        .\multiresv_r[1][3]_i_18_2 (\multiresv_r[1][3]_i_26_1 ),
        .\multiresv_r[1][6]_i_18_0 (\multiresv_r[1][6]_i_26 ),
        .\multiresv_r[1][6]_i_18_1 (\multiresv_r[1][6]_i_26_0 ),
        .\multiresv_r[1][6]_i_18_2 (\multiresv_r[1][6]_i_26_1 ),
        .\multiresv_r[1][8]_i_6_0 (\multiresv_r[1][8]_i_10 ),
        .\multiresv_r[1][8]_i_6_1 (\multiresv_r[1][8]_i_10_0 ),
        .\multiresv_r_reg[1][1] (line3_n_59),
        .\multiresv_r_reg[1][1]_0 (line2_n_49),
        .\multiresv_r_reg[1][2] (line3_n_60),
        .\multiresv_r_reg[1][2]_0 (line2_n_50),
        .\multiresv_r_reg[1][3] (line3_n_61),
        .\multiresv_r_reg[1][3]_0 (line2_n_51),
        .\multiresv_r_reg[1][4] (line3_n_62),
        .\multiresv_r_reg[1][4]_0 (line2_n_52),
        .\multiresv_r_reg[1][5] (line3_n_63),
        .\multiresv_r_reg[1][5]_0 (line2_n_53),
        .\multiresv_r_reg[1][6] (line3_n_64),
        .\multiresv_r_reg[1][6]_0 (line2_n_54),
        .\multiresv_r_reg[1][7] (line3_n_65),
        .\multiresv_r_reg[1][7]_0 (line2_n_55),
        .\multiresv_r_reg[1][8] (line3_n_66),
        .\multiresv_r_reg[1][8]_0 (line2_n_56),
        .nr_rdline_r(nr_rdline_r),
        .\nr_rdline_r_reg[1] (data_o[16]),
        .\nr_rdline_r_reg[1]_0 (data_o[17]),
        .\nr_rdline_r_reg[1]_1 (\nr_rdline_r_reg[1]_3 ),
        .nr_wrline_r(nr_wrline_r),
        .rdptr_r1_carry_0(Q[1:0]),
        .rdptr_r1_carry_1(rd_counter_r1_carry_0),
        .rdptr_r1_carry_2(rd_counter_r1_carry_1),
        .rdptr_r1_carry__0_0(rdptr_r1_carry__0_1),
        .rdptr_r1_carry__0_1(rdptr_r1_carry__0_2),
        .rdptr_r1_carry__0_2(rd_counter_r1_carry__0_2),
        .rdptr_r1_carry__0_3(rd_counter_r1_carry__0_3),
        .\rdptr_r_reg[0]_rep_0 (\rdptr_r_reg[0]_rep_0 ),
        .\rdptr_r_reg[0]_rep_1 (sobel_input_valid),
        .\rdptr_r_reg[2]_0 (\rdptr_r_reg[5] [0]),
        .\rdptr_r_reg[3]_0 (\rdptr_r_reg[5] [1]),
        .\rdptr_r_reg[4]_0 (\rdptr_r_reg[5] [2]),
        .\rdptr_r_reg[5]_0 (\rdptr_r_reg[5] [3]),
        .\rdptr_r_reg[6]_0 (\rdptr_r_reg[6]_2 ),
        .\rdptr_r_reg[7]_0 (\rdptr_r_reg[7]_2 ),
        .\rdptr_r_reg[7]_1 (line1_n_56),
        .\rdptr_r_reg[7]_10 (line1_n_65),
        .\rdptr_r_reg[7]_11 (line1_n_66),
        .\rdptr_r_reg[7]_12 (line1_n_67),
        .\rdptr_r_reg[7]_13 (line1_n_68),
        .\rdptr_r_reg[7]_14 (line1_n_69),
        .\rdptr_r_reg[7]_15 (line1_n_70),
        .\rdptr_r_reg[7]_16 (line1_n_71),
        .\rdptr_r_reg[7]_2 (line1_n_57),
        .\rdptr_r_reg[7]_3 (line1_n_58),
        .\rdptr_r_reg[7]_4 (line1_n_59),
        .\rdptr_r_reg[7]_5 (line1_n_60),
        .\rdptr_r_reg[7]_6 (line1_n_61),
        .\rdptr_r_reg[7]_7 (line1_n_62),
        .\rdptr_r_reg[7]_8 (line1_n_63),
        .\rdptr_r_reg[7]_9 (line1_n_64),
        .\rdptr_r_reg[8]_0 (\rdptr_r_reg[8]_2 ),
        .\rdptr_r_reg[9]_0 (\rdptr_r_reg[9]_2 ),
        .\rdptr_r_reg[9]_1 (line1_n_48),
        .\rdptr_r_reg[9]_2 (line1_n_49),
        .\rdptr_r_reg[9]_3 (line1_n_50),
        .\rdptr_r_reg[9]_4 (line1_n_51),
        .\rdptr_r_reg[9]_5 (line1_n_52),
        .\rdptr_r_reg[9]_6 (line1_n_53),
        .\rdptr_r_reg[9]_7 (line1_n_54),
        .\rdptr_r_reg[9]_8 (line1_n_55),
        .rst_i(rst_i),
        .\sumresh_r_nxt[-1111111104]__4 (line3_n_74),
        .\sumresh_r_nxt[-1111111104]__4_0 (line2_n_48),
        .\sumresh_r_nxt[-1111111105]__4 (line3_n_73),
        .\sumresh_r_nxt[-1111111105]__4_0 (line2_n_47),
        .\sumresh_r_nxt[-1111111106]__4 (line3_n_72),
        .\sumresh_r_nxt[-1111111106]__4_0 (line2_n_46),
        .\sumresh_r_nxt[-1111111107]__4 (line3_n_71),
        .\sumresh_r_nxt[-1111111107]__4_0 (line2_n_45),
        .\sumresh_r_nxt[-1111111108]__4 (line3_n_70),
        .\sumresh_r_nxt[-1111111108]__4_0 (line2_n_44),
        .\sumresh_r_nxt[-1111111109]__4 (line3_n_69),
        .\sumresh_r_nxt[-1111111109]__4_0 (line2_n_43),
        .\sumresh_r_nxt[-1111111110]__4 (line3_n_68),
        .\sumresh_r_nxt[-1111111110]__4_0 (line2_n_42),
        .\sumresh_r_nxt[-1111111111]__4 (line3_n_67),
        .\sumresh_r_nxt[-1111111111]__4_0 (line2_n_41),
        .\sumresv_r[-1111111104]_i_17_0 (\sumresv_r[-1111111104]_i_21 ),
        .\sumresv_r_reg[-1111111104] (line3_n_58),
        .\sumresv_r_reg[-1111111104]_0 (line2_n_32),
        .\sumresv_r_reg[-1111111105] (line3_n_57),
        .\sumresv_r_reg[-1111111105]_0 (line2_n_31),
        .\sumresv_r_reg[-1111111106] (line3_n_56),
        .\sumresv_r_reg[-1111111106]_0 (line2_n_30),
        .\sumresv_r_reg[-1111111107] (line3_n_55),
        .\sumresv_r_reg[-1111111107]_0 (line2_n_29),
        .\sumresv_r_reg[-1111111108] (line3_n_54),
        .\sumresv_r_reg[-1111111108]_0 (line2_n_28),
        .\sumresv_r_reg[-1111111109] (line3_n_53),
        .\sumresv_r_reg[-1111111109]_0 (line2_n_27),
        .\sumresv_r_reg[-1111111110] (line3_n_52),
        .\sumresv_r_reg[-1111111110]_0 (line2_n_26),
        .\sumresv_r_reg[-1111111111] (line3_n_51),
        .\sumresv_r_reg[-1111111111]_0 (line2_n_25),
        .wrptr_r1_carry_0(wr_linepixel_counter_r1_carry_0),
        .wrptr_r1_carry_1(wr_linepixel_counter_r1_carry_1),
        .wrptr_r1_carry__0_0(wrptr_r1_carry__0_3),
        .wrptr_r1_carry__0_1(wrptr_r1_carry__0_4),
        .wrptr_r1_carry__0_2(wr_linepixel_counter_r1_carry__0_2),
        .wrptr_r1_carry__0_3(wr_linepixel_counter_r1_carry__0_3),
        .\wrptr_r_reg[0]_0 (\wrptr_r_reg[0]_1 ));
  design_1_sobel_v1_0_0_0_linebuffer_1 line2
       (.Q(\wrptr_r_reg[9]_2 ),
        .clk_i(clk_i),
        .data_o(data_o[31:24]),
        .data_o0(data_o0),
        .data_o03_out(data_o03_out),
        .graydata_o({\sumresh_r_nxt[-1111111104]__1_i_24_0 ,\sumresh_r_nxt[-1111111104]__1_i_24 ,\sumresh_r_nxt[-1111111106]__1_i_42_1 ,\sumresh_r_nxt[-1111111106]__1_i_42_0 ,\sumresh_r_nxt[-1111111106]__1_i_42 ,\sumresh_r_nxt[-1111111109]__1_i_42_1 ,\sumresh_r_nxt[-1111111109]__1_i_42_0 ,\sumresh_r_nxt[-1111111109]__1_i_42 }),
        .graydata_valid(graydata_valid),
        .\multiresh_r_reg[3][1] (line1_n_64),
        .\multiresh_r_reg[3][1]_0 (line3_n_67),
        .\multiresh_r_reg[3][2] (line1_n_65),
        .\multiresh_r_reg[3][2]_0 (line3_n_68),
        .\multiresh_r_reg[3][3] (line1_n_66),
        .\multiresh_r_reg[3][3]_0 (line3_n_69),
        .\multiresh_r_reg[3][4] (line1_n_67),
        .\multiresh_r_reg[3][4]_0 (line3_n_70),
        .\multiresh_r_reg[3][5] (line1_n_68),
        .\multiresh_r_reg[3][5]_0 (line3_n_71),
        .\multiresh_r_reg[3][6] (line1_n_69),
        .\multiresh_r_reg[3][6]_0 (line3_n_72),
        .\multiresh_r_reg[3][7] (line1_n_70),
        .\multiresh_r_reg[3][7]_0 (line3_n_73),
        .\multiresh_r_reg[3][8] (line1_n_71),
        .\multiresh_r_reg[3][8]_0 (line3_n_74),
        .\multiresh_r_reg[5][1] (line1_n_48),
        .\multiresh_r_reg[5][1]_0 (line3_n_51),
        .\multiresh_r_reg[5][6] (line1_n_49),
        .\multiresh_r_reg[5][6]_0 (line3_n_52),
        .\multiresh_r_reg[5][6]_1 (line1_n_50),
        .\multiresh_r_reg[5][6]_2 (line3_n_53),
        .\multiresh_r_reg[5][6]_3 (line1_n_51),
        .\multiresh_r_reg[5][6]_4 (line3_n_54),
        .\multiresh_r_reg[5][6]_5 (line1_n_52),
        .\multiresh_r_reg[5][6]_6 (line3_n_55),
        .\multiresh_r_reg[5][6]_7 (line1_n_53),
        .\multiresh_r_reg[5][6]_8 (line3_n_56),
        .\multiresh_r_reg[5][7] (line1_n_54),
        .\multiresh_r_reg[5][7]_0 (line3_n_57),
        .\multiresh_r_reg[5][8] (line1_n_55),
        .\multiresh_r_reg[5][8]_0 (line3_n_58),
        .\multiresv_r[1][3]_i_42_0 (\multiresv_r[1][3]_i_26 ),
        .\multiresv_r[1][3]_i_42_1 (\multiresv_r[1][3]_i_26_0 ),
        .\multiresv_r[1][3]_i_42_2 (\multiresv_r[1][3]_i_26_1 ),
        .\multiresv_r[1][6]_i_42_0 (\multiresv_r[1][6]_i_26 ),
        .\multiresv_r[1][6]_i_42_1 (\multiresv_r[1][6]_i_26_0 ),
        .\multiresv_r[1][6]_i_42_2 (\multiresv_r[1][6]_i_26_1 ),
        .\multiresv_r[1][8]_i_18_0 (\multiresv_r[1][8]_i_10 ),
        .\multiresv_r[1][8]_i_18_1 (\multiresv_r[1][8]_i_10_0 ),
        .nr_rdline_r(nr_rdline_r),
        .\nr_rdline_r_reg[1] (\nr_rdline_r_reg[1]_2 ),
        .\nr_rdline_r_reg[1]_0 (data_o[32]),
        .nr_wrline_r(nr_wrline_r),
        .rdptr_r1_carry_0(Q[1:0]),
        .rdptr_r1_carry_1(rd_counter_r1_carry_0),
        .rdptr_r1_carry_2(rd_counter_r1_carry_1),
        .rdptr_r1_carry__0_0(rdptr_r1_carry__0_3),
        .rdptr_r1_carry__0_1(rdptr_r1_carry__0_4),
        .rdptr_r1_carry__0_2(rd_counter_r1_carry__0_2),
        .rdptr_r1_carry__0_3(rd_counter_r1_carry__0_3),
        .\rdptr_r_reg[0]_rep_0 (\rdptr_r_reg[0]_rep_1 ),
        .\rdptr_r_reg[0]_rep_1 (sobel_input_valid),
        .\rdptr_r_reg[2]_0 (\rdptr_r_reg[5]_0 [0]),
        .\rdptr_r_reg[3]_0 (\rdptr_r_reg[5]_0 [1]),
        .\rdptr_r_reg[4]_0 (\rdptr_r_reg[5]_0 [2]),
        .\rdptr_r_reg[5]_0 (\rdptr_r_reg[5]_0 [3]),
        .\rdptr_r_reg[6]_0 (\rdptr_r_reg[6] ),
        .\rdptr_r_reg[7]_0 (\rdptr_r_reg[7] ),
        .\rdptr_r_reg[7]_1 (line2_n_41),
        .\rdptr_r_reg[7]_10 (line2_n_50),
        .\rdptr_r_reg[7]_11 (line2_n_51),
        .\rdptr_r_reg[7]_12 (line2_n_52),
        .\rdptr_r_reg[7]_13 (line2_n_53),
        .\rdptr_r_reg[7]_14 (line2_n_54),
        .\rdptr_r_reg[7]_15 (line2_n_55),
        .\rdptr_r_reg[7]_16 (line2_n_56),
        .\rdptr_r_reg[7]_2 (line2_n_42),
        .\rdptr_r_reg[7]_3 (line2_n_43),
        .\rdptr_r_reg[7]_4 (line2_n_44),
        .\rdptr_r_reg[7]_5 (line2_n_45),
        .\rdptr_r_reg[7]_6 (line2_n_46),
        .\rdptr_r_reg[7]_7 (line2_n_47),
        .\rdptr_r_reg[7]_8 (line2_n_48),
        .\rdptr_r_reg[7]_9 (line2_n_49),
        .\rdptr_r_reg[8]_0 (\rdptr_r_reg[8] ),
        .\rdptr_r_reg[9]_0 (\rdptr_r_reg[9] ),
        .\rdptr_r_reg[9]_1 (line2_n_25),
        .\rdptr_r_reg[9]_2 (line2_n_26),
        .\rdptr_r_reg[9]_3 (line2_n_27),
        .\rdptr_r_reg[9]_4 (line2_n_28),
        .\rdptr_r_reg[9]_5 (line2_n_29),
        .\rdptr_r_reg[9]_6 (line2_n_30),
        .\rdptr_r_reg[9]_7 (line2_n_31),
        .\rdptr_r_reg[9]_8 (line2_n_32),
        .rst_i(rst_i),
        .\sumresv_r[-1111111104]_i_29_0 (\sumresv_r[-1111111104]_i_21 ),
        .wrptr_r1_carry_0(wr_linepixel_counter_r1_carry_0),
        .wrptr_r1_carry_1(wr_linepixel_counter_r1_carry_1),
        .wrptr_r1_carry__0_0(wrptr_r1_carry__0_5),
        .wrptr_r1_carry__0_1(wrptr_r1_carry__0_6),
        .wrptr_r1_carry__0_2(wr_linepixel_counter_r1_carry__0_2),
        .wrptr_r1_carry__0_3(wr_linepixel_counter_r1_carry__0_3),
        .\wrptr_r_reg[0]_0 (\wrptr_r_reg[0]_2 ));
  design_1_sobel_v1_0_0_0_linebuffer_2 line3
       (.Q(\wrptr_r_reg[9] ),
        .clk_i(clk_i),
        .data_o(data_o[40:35]),
        .data_o0(data_o0),
        .data_o01_out(data_o01_out),
        .data_o03_out(data_o03_out),
        .graydata_o({\sumresh_r_nxt[-1111111104]__1_i_24_0 ,\sumresh_r_nxt[-1111111104]__1_i_24 ,\sumresh_r_nxt[-1111111106]__1_i_42_1 ,\sumresh_r_nxt[-1111111106]__1_i_42_0 ,\sumresh_r_nxt[-1111111106]__1_i_42 ,\sumresh_r_nxt[-1111111109]__1_i_42_1 ,\sumresh_r_nxt[-1111111109]__1_i_42_0 ,\sumresh_r_nxt[-1111111109]__1_i_42 }),
        .graydata_valid(graydata_valid),
        .\multiresv_r[1][3]_i_34_0 (\multiresv_r[1][3]_i_26 ),
        .\multiresv_r[1][3]_i_34_1 (\multiresv_r[1][3]_i_26_0 ),
        .\multiresv_r[1][3]_i_34_2 (\multiresv_r[1][3]_i_26_1 ),
        .\multiresv_r[1][6]_i_34_0 (\multiresv_r[1][6]_i_26 ),
        .\multiresv_r[1][6]_i_34_1 (\multiresv_r[1][6]_i_26_0 ),
        .\multiresv_r[1][6]_i_34_2 (\multiresv_r[1][6]_i_26_1 ),
        .\multiresv_r[1][8]_i_14_0 (\multiresv_r[1][8]_i_10 ),
        .\multiresv_r[1][8]_i_14_1 (\multiresv_r[1][8]_i_10_0 ),
        .\multiresv_r_reg[7][1] (line2_n_49),
        .\multiresv_r_reg[7][1]_0 (line1_n_56),
        .\multiresv_r_reg[7][4] (line2_n_50),
        .\multiresv_r_reg[7][4]_0 (line1_n_57),
        .\multiresv_r_reg[7][4]_1 (line2_n_51),
        .\multiresv_r_reg[7][4]_2 (line1_n_58),
        .\multiresv_r_reg[7][4]_3 (line2_n_52),
        .\multiresv_r_reg[7][4]_4 (line1_n_59),
        .\multiresv_r_reg[7][5] (line2_n_53),
        .\multiresv_r_reg[7][5]_0 (line1_n_60),
        .\multiresv_r_reg[7][6] (line2_n_54),
        .\multiresv_r_reg[7][6]_0 (line1_n_61),
        .\multiresv_r_reg[7][7] (line2_n_55),
        .\multiresv_r_reg[7][7]_0 (line1_n_62),
        .\multiresv_r_reg[7][8] (line2_n_56),
        .\multiresv_r_reg[7][8]_0 (line1_n_63),
        .nr_rdline_r(nr_rdline_r),
        .\nr_rdline_r_reg[1] (\nr_rdline_r_reg[1]_0 ),
        .\nr_rdline_r_reg[1]_0 (data_o[42]),
        .\nr_rdline_r_reg[1]_1 (\nr_rdline_r_reg[1]_1 ),
        .\nr_rdline_r_reg[1]_2 (\nr_rdline_r_reg[1]_4 ),
        .\nr_rdline_r_reg[1]_3 (data_o[41]),
        .\nr_rdline_r_reg[1]_4 (\nr_rdline_r_reg[1]_5 ),
        .\nr_rdline_r_reg[1]_5 (data_o[33]),
        .\nr_rdline_r_reg[1]_6 (data_o[34]),
        .nr_wrline_r(nr_wrline_r),
        .rdptr_r1_carry_0(Q[1:0]),
        .rdptr_r1_carry_1(rd_counter_r1_carry_0),
        .rdptr_r1_carry_2(rd_counter_r1_carry_1),
        .rdptr_r1_carry__0_0(rdptr_r1_carry__0_5),
        .rdptr_r1_carry__0_1(rdptr_r1_carry__0_6),
        .rdptr_r1_carry__0_2(rd_counter_r1_carry__0_2),
        .rdptr_r1_carry__0_3(rd_counter_r1_carry__0_3),
        .\rdptr_r_reg[0]_rep_0 (\rdptr_r_reg[0]_rep_2 ),
        .\rdptr_r_reg[0]_rep_1 (sobel_input_valid),
        .\rdptr_r_reg[2]_0 (\rdptr_r_reg[5]_1 [0]),
        .\rdptr_r_reg[3]_0 (\rdptr_r_reg[5]_1 [1]),
        .\rdptr_r_reg[4]_0 (\rdptr_r_reg[5]_1 [2]),
        .\rdptr_r_reg[5]_0 (\rdptr_r_reg[5]_1 [3]),
        .\rdptr_r_reg[6]_0 (\rdptr_r_reg[6]_0 ),
        .\rdptr_r_reg[7]_0 (\rdptr_r_reg[7]_0 ),
        .\rdptr_r_reg[7]_1 (line3_n_59),
        .\rdptr_r_reg[7]_10 (line3_n_68),
        .\rdptr_r_reg[7]_11 (line3_n_69),
        .\rdptr_r_reg[7]_12 (line3_n_70),
        .\rdptr_r_reg[7]_13 (line3_n_71),
        .\rdptr_r_reg[7]_14 (line3_n_72),
        .\rdptr_r_reg[7]_15 (line3_n_73),
        .\rdptr_r_reg[7]_16 (line3_n_74),
        .\rdptr_r_reg[7]_2 (line3_n_60),
        .\rdptr_r_reg[7]_3 (line3_n_61),
        .\rdptr_r_reg[7]_4 (line3_n_62),
        .\rdptr_r_reg[7]_5 (line3_n_63),
        .\rdptr_r_reg[7]_6 (line3_n_64),
        .\rdptr_r_reg[7]_7 (line3_n_65),
        .\rdptr_r_reg[7]_8 (line3_n_66),
        .\rdptr_r_reg[7]_9 (line3_n_67),
        .\rdptr_r_reg[8]_0 (\rdptr_r_reg[8]_0 ),
        .\rdptr_r_reg[9]_0 (\rdptr_r_reg[9]_0 ),
        .\rdptr_r_reg[9]_1 (line3_n_51),
        .\rdptr_r_reg[9]_2 (line3_n_52),
        .\rdptr_r_reg[9]_3 (line3_n_53),
        .\rdptr_r_reg[9]_4 (line3_n_54),
        .\rdptr_r_reg[9]_5 (line3_n_55),
        .\rdptr_r_reg[9]_6 (line3_n_56),
        .\rdptr_r_reg[9]_7 (line3_n_57),
        .\rdptr_r_reg[9]_8 (line3_n_58),
        .rst_i(rst_i),
        .rst_n_i(rst_n_i),
        .\sumresh_r_nxt[-1111111104]__1 (line2_n_48),
        .\sumresh_r_nxt[-1111111104]__1_0 (line1_n_71),
        .\sumresh_r_nxt[-1111111104]__2 (line2_n_32),
        .\sumresh_r_nxt[-1111111104]__2_0 (line1_n_55),
        .\sumresh_r_nxt[-1111111105]__1 (line2_n_47),
        .\sumresh_r_nxt[-1111111105]__1_0 (line1_n_70),
        .\sumresh_r_nxt[-1111111105]__2 (line2_n_31),
        .\sumresh_r_nxt[-1111111105]__2_0 (line1_n_54),
        .\sumresh_r_nxt[-1111111106]__1 (line2_n_46),
        .\sumresh_r_nxt[-1111111106]__1_0 (line1_n_69),
        .\sumresh_r_nxt[-1111111106]__2 (line2_n_26),
        .\sumresh_r_nxt[-1111111106]__2_0 (line1_n_49),
        .\sumresh_r_nxt[-1111111106]__2_1 (line2_n_27),
        .\sumresh_r_nxt[-1111111106]__2_2 (line1_n_50),
        .\sumresh_r_nxt[-1111111106]__2_3 (line2_n_28),
        .\sumresh_r_nxt[-1111111106]__2_4 (line1_n_51),
        .\sumresh_r_nxt[-1111111106]__2_5 (line2_n_29),
        .\sumresh_r_nxt[-1111111106]__2_6 (line1_n_52),
        .\sumresh_r_nxt[-1111111106]__2_7 (line2_n_30),
        .\sumresh_r_nxt[-1111111106]__2_8 (line1_n_53),
        .\sumresh_r_nxt[-1111111107]__1 (line2_n_45),
        .\sumresh_r_nxt[-1111111107]__1_0 (line1_n_68),
        .\sumresh_r_nxt[-1111111108]__1 (line2_n_44),
        .\sumresh_r_nxt[-1111111108]__1_0 (line1_n_67),
        .\sumresh_r_nxt[-1111111109]__1 (line2_n_43),
        .\sumresh_r_nxt[-1111111109]__1_0 (line1_n_66),
        .\sumresh_r_nxt[-1111111110]__1 (line2_n_42),
        .\sumresh_r_nxt[-1111111110]__1_0 (line1_n_65),
        .\sumresh_r_nxt[-1111111111]__2 (line2_n_25),
        .\sumresh_r_nxt[-1111111111]__2_0 (line1_n_48),
        .\sumresv_r[-1111111104]_i_25_0 (\sumresv_r[-1111111104]_i_21 ),
        .\sumresv_r_nxt[-1111111111] (line2_n_41),
        .\sumresv_r_nxt[-1111111111]_0 (line1_n_64),
        .wrptr_r1_carry_0(wr_linepixel_counter_r1_carry_0),
        .wrptr_r1_carry_1(wr_linepixel_counter_r1_carry_1),
        .wrptr_r1_carry__0_0(wrptr_r1_carry__0),
        .wrptr_r1_carry__0_1(wrptr_r1_carry__0_0),
        .wrptr_r1_carry__0_2(wr_linepixel_counter_r1_carry__0_2),
        .wrptr_r1_carry__0_3(wr_linepixel_counter_r1_carry__0_3),
        .\wrptr_r_reg[0]_0 (\wrptr_r_reg[0] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 multOp_carry
       (.CI(1'b0),
        .CO({multOp_carry_n_0,multOp_carry_n_1,multOp_carry_n_2,multOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({Q[1:0],1'b0,1'b1}),
        .O(multOp[3:0]),
        .S({S,Q[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 multOp_carry__0
       (.CI(multOp_carry_n_0),
        .CO({multOp_carry__0_n_0,multOp_carry__0_n_1,multOp_carry__0_n_2,multOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[5:2]),
        .O(multOp[7:4]),
        .S(plusOp_carry__0_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 multOp_carry__1
       (.CI(multOp_carry__0_n_0),
        .CO({NLW_multOp_carry__1_CO_UNCONNECTED[3],multOp_carry__1_n_1,multOp_carry__1_n_2,multOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[8:6]}),
        .O(multOp[11:8]),
        .S(plusOp_carry__1_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \nr_rdline_r[0]_i_1 
       (.I0(rd_counter_r1_carry__0_n_3),
        .I1(nr_rdline_r[0]),
        .O(\nr_rdline_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \nr_rdline_r[1]_i_1 
       (.I0(nr_rdline_r[0]),
        .I1(rd_counter_r1_carry__0_n_3),
        .I2(nr_rdline_r[1]),
        .O(\nr_rdline_r[1]_i_1_n_0 ));
  FDCE \nr_rdline_r_reg[0] 
       (.C(clk_i),
        .CE(1'b1),
        .CLR(rst_i),
        .D(\nr_rdline_r[0]_i_1_n_0 ),
        .Q(nr_rdline_r[0]));
  FDCE \nr_rdline_r_reg[1] 
       (.C(clk_i),
        .CE(1'b1),
        .CLR(rst_i),
        .D(\nr_rdline_r[1]_i_1_n_0 ),
        .Q(nr_rdline_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \nr_wrline_r[0]_i_1 
       (.I0(wr_linepixel_counter_r1_carry__0_n_3),
        .I1(graydata_valid),
        .I2(nr_wrline_r[0]),
        .O(\nr_wrline_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \nr_wrline_r[1]_i_1 
       (.I0(nr_wrline_r[0]),
        .I1(graydata_valid),
        .I2(wr_linepixel_counter_r1_carry__0_n_3),
        .I3(nr_wrline_r[1]),
        .O(\nr_wrline_r[1]_i_1_n_0 ));
  FDCE \nr_wrline_r_reg[0] 
       (.C(clk_i),
        .CE(1'b1),
        .CLR(rst_i),
        .D(\nr_wrline_r[0]_i_1_n_0 ),
        .Q(nr_wrline_r[0]));
  FDCE \nr_wrline_r_reg[1] 
       (.C(clk_i),
        .CE(1'b1),
        .CLR(rst_i),
        .D(\nr_wrline_r[1]_i_1_n_0 ),
        .Q(nr_wrline_r[1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,multOp[1],1'b0}),
        .O(plusOp[3:0]),
        .S({multOp[3:2],plusOp_carry_i_1_n_0,multOp[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[7:4]),
        .S(multOp[7:4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({NLW_plusOp_carry__1_CO_UNCONNECTED[3],plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[11:8]),
        .S(multOp[11:8]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry_i_1
       (.I0(multOp[1]),
        .O(plusOp_carry_i_1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rd_counter_r1_carry
       (.CI(1'b0),
        .CO({rd_counter_r1_carry_n_0,rd_counter_r1_carry_n_1,rd_counter_r1_carry_n_2,rd_counter_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({rd_counter_r1_carry__0_0,rd_counter_r1_carry_i_4_n_0}),
        .O(NLW_rd_counter_r1_carry_O_UNCONNECTED[3:0]),
        .S({rd_counter_r1_carry__0_1[1],rd_counter_r1_carry_i_6_n_0,rd_counter_r1_carry__0_1[0],rd_counter_r1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rd_counter_r1_carry__0
       (.CI(rd_counter_r1_carry_n_0),
        .CO({NLW_rd_counter_r1_carry__0_CO_UNCONNECTED[3:1],rd_counter_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rd_counter_r_reg[0]_0 }),
        .O(NLW_rd_counter_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,rd_counter_r1_carry__0_i_2_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    rd_counter_r1_carry__0_i_2
       (.I0(\rd_counter_r_reg[9]_0 [8]),
        .I1(rd_counter_r1_carry__0_2),
        .I2(\rd_counter_r_reg[9]_0 [9]),
        .I3(rd_counter_r1_carry__0_3),
        .O(rd_counter_r1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hCB80)) 
    rd_counter_r1_carry_i_4
       (.I0(\rd_counter_r_reg[9]_0 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\rd_counter_r_reg[9]_0 [1]),
        .O(rd_counter_r1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    rd_counter_r1_carry_i_6
       (.I0(\rd_counter_r_reg[9]_0 [4]),
        .I1(rd_counter_r1_carry_0),
        .I2(\rd_counter_r_reg[9]_0 [5]),
        .I3(rd_counter_r1_carry_1),
        .O(rd_counter_r1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h1842)) 
    rd_counter_r1_carry_i_8
       (.I0(\rd_counter_r_reg[9]_0 [0]),
        .I1(\rd_counter_r_reg[9]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(rd_counter_r1_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rd_counter_r[0]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [0]),
        .I1(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \rd_counter_r[1]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [1]),
        .I1(\rd_counter_r_reg[9]_0 [0]),
        .I2(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \rd_counter_r[2]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [2]),
        .I1(\rd_counter_r_reg[9]_0 [1]),
        .I2(\rd_counter_r_reg[9]_0 [0]),
        .I3(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \rd_counter_r[3]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [3]),
        .I1(\rd_counter_r_reg[9]_0 [2]),
        .I2(\rd_counter_r_reg[9]_0 [0]),
        .I3(\rd_counter_r_reg[9]_0 [1]),
        .I4(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \rd_counter_r[4]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [4]),
        .I1(\rd_counter_r_reg[9]_0 [3]),
        .I2(\rd_counter_r_reg[9]_0 [1]),
        .I3(\rd_counter_r_reg[9]_0 [0]),
        .I4(\rd_counter_r_reg[9]_0 [2]),
        .I5(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \rd_counter_r[5]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [5]),
        .I1(\rd_counter_r[5]_i_2_n_0 ),
        .I2(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rd_counter_r[5]_i_2 
       (.I0(\rd_counter_r_reg[9]_0 [4]),
        .I1(\rd_counter_r_reg[9]_0 [2]),
        .I2(\rd_counter_r_reg[9]_0 [0]),
        .I3(\rd_counter_r_reg[9]_0 [1]),
        .I4(\rd_counter_r_reg[9]_0 [3]),
        .O(\rd_counter_r[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \rd_counter_r[6]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [6]),
        .I1(\rd_counter_r[9]_i_3_n_0 ),
        .I2(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \rd_counter_r[7]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [7]),
        .I1(\rd_counter_r_reg[9]_0 [6]),
        .I2(\rd_counter_r[9]_i_3_n_0 ),
        .I3(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \rd_counter_r[8]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [8]),
        .I1(\rd_counter_r_reg[9]_0 [7]),
        .I2(\rd_counter_r[9]_i_3_n_0 ),
        .I3(\rd_counter_r_reg[9]_0 [6]),
        .I4(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rd_counter_r[9]_i_1 
       (.I0(sobel_input_valid),
        .I1(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \rd_counter_r[9]_i_2 
       (.I0(\rd_counter_r_reg[9]_0 [9]),
        .I1(\rd_counter_r_reg[9]_0 [8]),
        .I2(\rd_counter_r_reg[9]_0 [6]),
        .I3(\rd_counter_r[9]_i_3_n_0 ),
        .I4(\rd_counter_r_reg[9]_0 [7]),
        .I5(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd_counter_r[9]_i_3 
       (.I0(\rd_counter_r_reg[9]_0 [5]),
        .I1(\rd_counter_r_reg[9]_0 [3]),
        .I2(\rd_counter_r_reg[9]_0 [1]),
        .I3(\rd_counter_r_reg[9]_0 [0]),
        .I4(\rd_counter_r_reg[9]_0 [2]),
        .I5(\rd_counter_r_reg[9]_0 [4]),
        .O(\rd_counter_r[9]_i_3_n_0 ));
  FDCE \rd_counter_r_reg[0] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[0]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [0]));
  FDCE \rd_counter_r_reg[1] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[1]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [1]));
  FDCE \rd_counter_r_reg[2] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[2]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [2]));
  FDCE \rd_counter_r_reg[3] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[3]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [3]));
  FDCE \rd_counter_r_reg[4] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[4]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [4]));
  FDCE \rd_counter_r_reg[5] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[5]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [5]));
  FDCE \rd_counter_r_reg[6] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[6]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [6]));
  FDCE \rd_counter_r_reg[7] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[7]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [7]));
  FDCE \rd_counter_r_reg[8] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[8]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [8]));
  FDCE \rd_counter_r_reg[9] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[9]_i_2_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    state_i_1
       (.I0(rd_counter_r1_carry__0_n_3),
        .I1(state_nxt0),
        .I2(sobel_input_valid),
        .O(state_i_1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 state_nxt0_carry
       (.CI(1'b0),
        .CO({state_nxt0_carry_n_0,state_nxt0_carry_n_1,state_nxt0_carry_n_2,state_nxt0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({state_nxt0_carry_i_1_n_0,state_nxt0_carry_i_2_n_0,state_nxt0_carry_i_3_n_0,state_nxt0_carry_i_4_n_0}),
        .O(NLW_state_nxt0_carry_O_UNCONNECTED[3:0]),
        .S({state_nxt0_carry_i_5_n_0,state_nxt0_carry_i_6_n_0,state_nxt0_carry_i_7_n_0,state_nxt0_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 state_nxt0_carry__0
       (.CI(state_nxt0_carry_n_0),
        .CO({NLW_state_nxt0_carry__0_CO_UNCONNECTED[3:2],state_nxt0,state_nxt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,state_nxt0_carry__0_i_1_n_0,state_nxt0_carry__0_i_2_n_0}),
        .O(NLW_state_nxt0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,state_nxt0_carry__0_i_3_n_0,state_nxt0_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    state_nxt0_carry__0_i_1
       (.I0(\stor_pixel_count_r_reg[10]_0 ),
        .I1(plusOp[10]),
        .I2(plusOp[11]),
        .I3(\stor_pixel_count_r_reg[11]_0 ),
        .O(state_nxt0_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    state_nxt0_carry__0_i_2
       (.I0(\stor_pixel_count_r_reg[8]_0 ),
        .I1(plusOp[8]),
        .I2(plusOp[9]),
        .I3(\stor_pixel_count_r_reg[9]_0 ),
        .O(state_nxt0_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    state_nxt0_carry__0_i_3
       (.I0(\stor_pixel_count_r_reg[10]_0 ),
        .I1(plusOp[10]),
        .I2(\stor_pixel_count_r_reg[11]_0 ),
        .I3(plusOp[11]),
        .O(state_nxt0_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    state_nxt0_carry__0_i_4
       (.I0(\stor_pixel_count_r_reg[8]_0 ),
        .I1(plusOp[8]),
        .I2(\stor_pixel_count_r_reg[9]_0 ),
        .I3(plusOp[9]),
        .O(state_nxt0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    state_nxt0_carry_i_1
       (.I0(\stor_pixel_count_r_reg[6]_0 ),
        .I1(plusOp[6]),
        .I2(plusOp[7]),
        .I3(\stor_pixel_count_r_reg[7]_0 ),
        .O(state_nxt0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    state_nxt0_carry_i_2
       (.I0(\stor_pixel_count_r_reg[4]_0 ),
        .I1(plusOp[4]),
        .I2(plusOp[5]),
        .I3(\stor_pixel_count_r_reg[5]_0 ),
        .O(state_nxt0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    state_nxt0_carry_i_3
       (.I0(\stor_pixel_count_r_reg[2]_0 ),
        .I1(plusOp[2]),
        .I2(plusOp[3]),
        .I3(\stor_pixel_count_r_reg[3]_0 ),
        .O(state_nxt0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    state_nxt0_carry_i_4
       (.I0(\stor_pixel_count_r_reg[0]_0 ),
        .I1(plusOp[0]),
        .I2(plusOp[1]),
        .I3(\stor_pixel_count_r_reg[1]_0 ),
        .O(state_nxt0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    state_nxt0_carry_i_5
       (.I0(\stor_pixel_count_r_reg[6]_0 ),
        .I1(plusOp[6]),
        .I2(\stor_pixel_count_r_reg[7]_0 ),
        .I3(plusOp[7]),
        .O(state_nxt0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    state_nxt0_carry_i_6
       (.I0(\stor_pixel_count_r_reg[4]_0 ),
        .I1(plusOp[4]),
        .I2(\stor_pixel_count_r_reg[5]_0 ),
        .I3(plusOp[5]),
        .O(state_nxt0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    state_nxt0_carry_i_7
       (.I0(\stor_pixel_count_r_reg[2]_0 ),
        .I1(plusOp[2]),
        .I2(\stor_pixel_count_r_reg[3]_0 ),
        .I3(plusOp[3]),
        .O(state_nxt0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    state_nxt0_carry_i_8
       (.I0(\stor_pixel_count_r_reg[0]_0 ),
        .I1(plusOp[0]),
        .I2(\stor_pixel_count_r_reg[1]_0 ),
        .I3(plusOp[1]),
        .O(state_nxt0_carry_i_8_n_0));
  FDCE state_reg
       (.C(clk_i),
        .CE(1'b1),
        .CLR(rst_i),
        .D(state_i_1_n_0),
        .Q(sobel_input_valid));
  LUT2 #(
    .INIT(4'h6)) 
    \stor_pixel_count_r[11]_i_1 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .O(sel));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[11]_i_3 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[11]_0 ),
        .O(\stor_pixel_count_r[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[11]_i_4 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[10]_0 ),
        .O(\stor_pixel_count_r[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[11]_i_5 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[9]_0 ),
        .O(\stor_pixel_count_r[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[11]_i_6 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[8]_0 ),
        .O(\stor_pixel_count_r[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \stor_pixel_count_r[3]_i_2 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .O(\stor_pixel_count_r[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[3]_i_3 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[3]_0 ),
        .O(\stor_pixel_count_r[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[3]_i_4 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[2]_0 ),
        .O(\stor_pixel_count_r[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[3]_i_5 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[1]_0 ),
        .O(\stor_pixel_count_r[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \stor_pixel_count_r[3]_i_6 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[0]_0 ),
        .O(\stor_pixel_count_r[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[7]_i_2 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[7]_0 ),
        .O(\stor_pixel_count_r[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[7]_i_3 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[6]_0 ),
        .O(\stor_pixel_count_r[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[7]_i_4 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[5]_0 ),
        .O(\stor_pixel_count_r[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[7]_i_5 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[4]_0 ),
        .O(\stor_pixel_count_r[7]_i_5_n_0 ));
  FDCE \stor_pixel_count_r_reg[0] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[3]_i_1_n_7 ),
        .Q(\stor_pixel_count_r_reg[0]_0 ));
  FDCE \stor_pixel_count_r_reg[10] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[11]_i_2_n_5 ),
        .Q(\stor_pixel_count_r_reg[10]_0 ));
  FDCE \stor_pixel_count_r_reg[11] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[11]_i_2_n_4 ),
        .Q(\stor_pixel_count_r_reg[11]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \stor_pixel_count_r_reg[11]_i_2 
       (.CI(\stor_pixel_count_r_reg[7]_i_1_n_0 ),
        .CO({\NLW_stor_pixel_count_r_reg[11]_i_2_CO_UNCONNECTED [3],\stor_pixel_count_r_reg[11]_i_2_n_1 ,\stor_pixel_count_r_reg[11]_i_2_n_2 ,\stor_pixel_count_r_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\stor_pixel_count_r_reg[10]_0 ,\stor_pixel_count_r_reg[9]_0 ,\stor_pixel_count_r_reg[8]_0 }),
        .O({\stor_pixel_count_r_reg[11]_i_2_n_4 ,\stor_pixel_count_r_reg[11]_i_2_n_5 ,\stor_pixel_count_r_reg[11]_i_2_n_6 ,\stor_pixel_count_r_reg[11]_i_2_n_7 }),
        .S({\stor_pixel_count_r[11]_i_3_n_0 ,\stor_pixel_count_r[11]_i_4_n_0 ,\stor_pixel_count_r[11]_i_5_n_0 ,\stor_pixel_count_r[11]_i_6_n_0 }));
  FDCE \stor_pixel_count_r_reg[1] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[3]_i_1_n_6 ),
        .Q(\stor_pixel_count_r_reg[1]_0 ));
  FDCE \stor_pixel_count_r_reg[2] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[3]_i_1_n_5 ),
        .Q(\stor_pixel_count_r_reg[2]_0 ));
  FDCE \stor_pixel_count_r_reg[3] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[3]_i_1_n_4 ),
        .Q(\stor_pixel_count_r_reg[3]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \stor_pixel_count_r_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\stor_pixel_count_r_reg[3]_i_1_n_0 ,\stor_pixel_count_r_reg[3]_i_1_n_1 ,\stor_pixel_count_r_reg[3]_i_1_n_2 ,\stor_pixel_count_r_reg[3]_i_1_n_3 }),
        .CYINIT(\stor_pixel_count_r[3]_i_2_n_0 ),
        .DI({\stor_pixel_count_r_reg[3]_0 ,\stor_pixel_count_r_reg[2]_0 ,\stor_pixel_count_r_reg[1]_0 ,\stor_pixel_count_r_reg[0]_0 }),
        .O({\stor_pixel_count_r_reg[3]_i_1_n_4 ,\stor_pixel_count_r_reg[3]_i_1_n_5 ,\stor_pixel_count_r_reg[3]_i_1_n_6 ,\stor_pixel_count_r_reg[3]_i_1_n_7 }),
        .S({\stor_pixel_count_r[3]_i_3_n_0 ,\stor_pixel_count_r[3]_i_4_n_0 ,\stor_pixel_count_r[3]_i_5_n_0 ,\stor_pixel_count_r[3]_i_6_n_0 }));
  FDCE \stor_pixel_count_r_reg[4] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[7]_i_1_n_7 ),
        .Q(\stor_pixel_count_r_reg[4]_0 ));
  FDCE \stor_pixel_count_r_reg[5] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[7]_i_1_n_6 ),
        .Q(\stor_pixel_count_r_reg[5]_0 ));
  FDCE \stor_pixel_count_r_reg[6] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[7]_i_1_n_5 ),
        .Q(\stor_pixel_count_r_reg[6]_0 ));
  FDCE \stor_pixel_count_r_reg[7] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[7]_i_1_n_4 ),
        .Q(\stor_pixel_count_r_reg[7]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \stor_pixel_count_r_reg[7]_i_1 
       (.CI(\stor_pixel_count_r_reg[3]_i_1_n_0 ),
        .CO({\stor_pixel_count_r_reg[7]_i_1_n_0 ,\stor_pixel_count_r_reg[7]_i_1_n_1 ,\stor_pixel_count_r_reg[7]_i_1_n_2 ,\stor_pixel_count_r_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\stor_pixel_count_r_reg[7]_0 ,\stor_pixel_count_r_reg[6]_0 ,\stor_pixel_count_r_reg[5]_0 ,\stor_pixel_count_r_reg[4]_0 }),
        .O({\stor_pixel_count_r_reg[7]_i_1_n_4 ,\stor_pixel_count_r_reg[7]_i_1_n_5 ,\stor_pixel_count_r_reg[7]_i_1_n_6 ,\stor_pixel_count_r_reg[7]_i_1_n_7 }),
        .S({\stor_pixel_count_r[7]_i_2_n_0 ,\stor_pixel_count_r[7]_i_3_n_0 ,\stor_pixel_count_r[7]_i_4_n_0 ,\stor_pixel_count_r[7]_i_5_n_0 }));
  FDCE \stor_pixel_count_r_reg[8] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[11]_i_2_n_7 ),
        .Q(\stor_pixel_count_r_reg[8]_0 ));
  FDCE \stor_pixel_count_r_reg[9] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[11]_i_2_n_6 ),
        .Q(\stor_pixel_count_r_reg[9]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wr_linepixel_counter_r1_carry
       (.CI(1'b0),
        .CO({wr_linepixel_counter_r1_carry_n_0,wr_linepixel_counter_r1_carry_n_1,wr_linepixel_counter_r1_carry_n_2,wr_linepixel_counter_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({wr_linepixel_counter_r1_carry__0_0,wr_linepixel_counter_r1_carry_i_4_n_0}),
        .O(NLW_wr_linepixel_counter_r1_carry_O_UNCONNECTED[3:0]),
        .S({wr_linepixel_counter_r1_carry__0_1[1],wr_linepixel_counter_r1_carry_i_6_n_0,wr_linepixel_counter_r1_carry__0_1[0],wr_linepixel_counter_r1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wr_linepixel_counter_r1_carry__0
       (.CI(wr_linepixel_counter_r1_carry_n_0),
        .CO({NLW_wr_linepixel_counter_r1_carry__0_CO_UNCONNECTED[3:1],wr_linepixel_counter_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\wr_linepixel_counter_r_reg[0]_0 }),
        .O(NLW_wr_linepixel_counter_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,wr_linepixel_counter_r1_carry__0_i_2_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    wr_linepixel_counter_r1_carry__0_i_2
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [8]),
        .I1(wr_linepixel_counter_r1_carry__0_2),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [9]),
        .I3(wr_linepixel_counter_r1_carry__0_3),
        .O(wr_linepixel_counter_r1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h8CE0)) 
    wr_linepixel_counter_r1_carry_i_4
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(wr_linepixel_counter_r1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    wr_linepixel_counter_r1_carry_i_6
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [4]),
        .I1(wr_linepixel_counter_r1_carry_0),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [5]),
        .I3(wr_linepixel_counter_r1_carry_1),
        .O(wr_linepixel_counter_r1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h4218)) 
    wr_linepixel_counter_r1_carry_i_8
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(wr_linepixel_counter_r1_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wr_linepixel_counter_r[0]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I1(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wr_linepixel_counter_r[1]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I2(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wr_linepixel_counter_r[2]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [2]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I3(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wr_linepixel_counter_r[3]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [3]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [2]),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I3(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I4(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wr_linepixel_counter_r[4]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [4]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [3]),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I3(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I4(\wr_linepixel_counter_r_reg[9]_0 [2]),
        .I5(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wr_linepixel_counter_r[5]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [5]),
        .I1(\wr_linepixel_counter_r[5]_i_2_n_0 ),
        .I2(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \wr_linepixel_counter_r[5]_i_2 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [4]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [2]),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I3(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I4(\wr_linepixel_counter_r_reg[9]_0 [3]),
        .O(\wr_linepixel_counter_r[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wr_linepixel_counter_r[6]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [6]),
        .I1(\wr_linepixel_counter_r[9]_i_3_n_0 ),
        .I2(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wr_linepixel_counter_r[7]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [7]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [6]),
        .I2(\wr_linepixel_counter_r[9]_i_3_n_0 ),
        .I3(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wr_linepixel_counter_r[8]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [8]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [7]),
        .I2(\wr_linepixel_counter_r[9]_i_3_n_0 ),
        .I3(\wr_linepixel_counter_r_reg[9]_0 [6]),
        .I4(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wr_linepixel_counter_r[9]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [9]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [8]),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [6]),
        .I3(\wr_linepixel_counter_r[9]_i_3_n_0 ),
        .I4(\wr_linepixel_counter_r_reg[9]_0 [7]),
        .I5(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wr_linepixel_counter_r[9]_i_3 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [5]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [3]),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I3(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I4(\wr_linepixel_counter_r_reg[9]_0 [2]),
        .I5(\wr_linepixel_counter_r_reg[9]_0 [4]),
        .O(\wr_linepixel_counter_r[9]_i_3_n_0 ));
  FDCE \wr_linepixel_counter_r_reg[0] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[0]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [0]));
  FDCE \wr_linepixel_counter_r_reg[1] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[1]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [1]));
  FDCE \wr_linepixel_counter_r_reg[2] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[2]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [2]));
  FDCE \wr_linepixel_counter_r_reg[3] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[3]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [3]));
  FDCE \wr_linepixel_counter_r_reg[4] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[4]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [4]));
  FDCE \wr_linepixel_counter_r_reg[5] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[5]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [5]));
  FDCE \wr_linepixel_counter_r_reg[6] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[6]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [6]));
  FDCE \wr_linepixel_counter_r_reg[7] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[7]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [7]));
  FDCE \wr_linepixel_counter_r_reg[8] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[8]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [8]));
  FDCE \wr_linepixel_counter_r_reg[9] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[9]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [9]));
endmodule

(* ORIG_REF_NAME = "linebuffer" *) 
module design_1_sobel_v1_0_0_0_linebuffer
   (\rdptr_r_reg[2]_0 ,
    \rdptr_r_reg[3]_0 ,
    \rdptr_r_reg[4]_0 ,
    \rdptr_r_reg[5]_0 ,
    \rdptr_r_reg[8]_0 ,
    \rdptr_r_reg[7]_0 ,
    \rdptr_r_reg[6]_0 ,
    \rdptr_r_reg[9]_0 ,
    Q,
    data_o0,
    data_o01_out,
    data_o03_out,
    rdptr_r1_carry__0_0,
    rdptr_r1_carry__0_1,
    \rdptr_r_reg[0]_rep_0 ,
    wrptr_r1_carry__0_0,
    wrptr_r1_carry__0_1,
    \wrptr_r_reg[0]_0 ,
    clk_i,
    rst_i,
    rdptr_r1_carry_0,
    rdptr_r1_carry_1,
    rdptr_r1_carry_2,
    rdptr_r1_carry__0_2,
    rdptr_r1_carry__0_3,
    wrptr_r1_carry_0,
    wrptr_r1_carry_1,
    wrptr_r1_carry__0_2,
    wrptr_r1_carry__0_3,
    \rdptr_r_reg[0]_rep_1 ,
    nr_rdline_r,
    graydata_valid,
    nr_wrline_r,
    \sumresv_r[-1111111104]_i_21_0 ,
    \multiresv_r[1][3]_i_26_0 ,
    \multiresv_r[1][3]_i_26_1 ,
    \multiresv_r[1][3]_i_26_2 ,
    \multiresv_r[1][6]_i_26_0 ,
    \multiresv_r[1][6]_i_26_1 ,
    \multiresv_r[1][6]_i_26_2 ,
    \multiresv_r[1][8]_i_10_0 ,
    \multiresv_r[1][8]_i_10_1 ,
    graydata_o);
  output \rdptr_r_reg[2]_0 ;
  output \rdptr_r_reg[3]_0 ;
  output \rdptr_r_reg[4]_0 ;
  output \rdptr_r_reg[5]_0 ;
  output \rdptr_r_reg[8]_0 ;
  output \rdptr_r_reg[7]_0 ;
  output \rdptr_r_reg[6]_0 ;
  output \rdptr_r_reg[9]_0 ;
  output [7:0]Q;
  output [7:0]data_o0;
  output [7:0]data_o01_out;
  output [7:0]data_o03_out;
  input [2:0]rdptr_r1_carry__0_0;
  input [1:0]rdptr_r1_carry__0_1;
  input [0:0]\rdptr_r_reg[0]_rep_0 ;
  input [2:0]wrptr_r1_carry__0_0;
  input [1:0]wrptr_r1_carry__0_1;
  input [0:0]\wrptr_r_reg[0]_0 ;
  input clk_i;
  input rst_i;
  input [1:0]rdptr_r1_carry_0;
  input rdptr_r1_carry_1;
  input rdptr_r1_carry_2;
  input rdptr_r1_carry__0_2;
  input rdptr_r1_carry__0_3;
  input wrptr_r1_carry_0;
  input wrptr_r1_carry_1;
  input wrptr_r1_carry__0_2;
  input wrptr_r1_carry__0_3;
  input \rdptr_r_reg[0]_rep_1 ;
  input [1:0]nr_rdline_r;
  input graydata_valid;
  input [1:0]nr_wrline_r;
  input [7:0]\sumresv_r[-1111111104]_i_21_0 ;
  input \multiresv_r[1][3]_i_26_0 ;
  input \multiresv_r[1][3]_i_26_1 ;
  input \multiresv_r[1][3]_i_26_2 ;
  input \multiresv_r[1][6]_i_26_0 ;
  input \multiresv_r[1][6]_i_26_1 ;
  input \multiresv_r[1][6]_i_26_2 ;
  input \multiresv_r[1][8]_i_10_0 ;
  input \multiresv_r[1][8]_i_10_1 ;
  input [7:0]graydata_o;

  wire [7:0]Q;
  wire clk_i;
  wire [7:0]data_o0;
  wire [7:0]data_o01_out;
  wire [7:0]data_o03_out;
  wire [7:0]graydata_o;
  wire graydata_valid;
  wire line_r_reg_r1_0_63_0_2_i_1__0_n_0;
  wire line_r_reg_r1_0_63_0_2_n_0;
  wire line_r_reg_r1_0_63_0_2_n_1;
  wire line_r_reg_r1_0_63_0_2_n_2;
  wire line_r_reg_r1_0_63_3_5_n_0;
  wire line_r_reg_r1_0_63_3_5_n_1;
  wire line_r_reg_r1_0_63_3_5_n_2;
  wire line_r_reg_r1_0_63_6_7_n_0;
  wire line_r_reg_r1_0_63_6_7_n_1;
  wire line_r_reg_r1_128_191_0_2_i_1__0_n_0;
  wire line_r_reg_r1_128_191_0_2_n_0;
  wire line_r_reg_r1_128_191_0_2_n_1;
  wire line_r_reg_r1_128_191_0_2_n_2;
  wire line_r_reg_r1_128_191_3_5_n_0;
  wire line_r_reg_r1_128_191_3_5_n_1;
  wire line_r_reg_r1_128_191_3_5_n_2;
  wire line_r_reg_r1_128_191_6_7_n_0;
  wire line_r_reg_r1_128_191_6_7_n_1;
  wire line_r_reg_r1_192_255_0_2_i_1__0_n_0;
  wire line_r_reg_r1_192_255_0_2_n_0;
  wire line_r_reg_r1_192_255_0_2_n_1;
  wire line_r_reg_r1_192_255_0_2_n_2;
  wire line_r_reg_r1_192_255_3_5_n_0;
  wire line_r_reg_r1_192_255_3_5_n_1;
  wire line_r_reg_r1_192_255_3_5_n_2;
  wire line_r_reg_r1_192_255_6_7_n_0;
  wire line_r_reg_r1_192_255_6_7_n_1;
  wire line_r_reg_r1_256_319_0_2_i_1__0_n_0;
  wire line_r_reg_r1_256_319_0_2_n_0;
  wire line_r_reg_r1_256_319_0_2_n_1;
  wire line_r_reg_r1_256_319_0_2_n_2;
  wire line_r_reg_r1_256_319_3_5_n_0;
  wire line_r_reg_r1_256_319_3_5_n_1;
  wire line_r_reg_r1_256_319_3_5_n_2;
  wire line_r_reg_r1_256_319_6_7_n_0;
  wire line_r_reg_r1_256_319_6_7_n_1;
  wire line_r_reg_r1_320_383_0_2_i_1__0_n_0;
  wire line_r_reg_r1_320_383_0_2_n_0;
  wire line_r_reg_r1_320_383_0_2_n_1;
  wire line_r_reg_r1_320_383_0_2_n_2;
  wire line_r_reg_r1_320_383_3_5_n_0;
  wire line_r_reg_r1_320_383_3_5_n_1;
  wire line_r_reg_r1_320_383_3_5_n_2;
  wire line_r_reg_r1_320_383_6_7_n_0;
  wire line_r_reg_r1_320_383_6_7_n_1;
  wire line_r_reg_r1_384_447_0_2_i_1__0_n_0;
  wire line_r_reg_r1_384_447_0_2_n_0;
  wire line_r_reg_r1_384_447_0_2_n_1;
  wire line_r_reg_r1_384_447_0_2_n_2;
  wire line_r_reg_r1_384_447_3_5_n_0;
  wire line_r_reg_r1_384_447_3_5_n_1;
  wire line_r_reg_r1_384_447_3_5_n_2;
  wire line_r_reg_r1_384_447_6_7_n_0;
  wire line_r_reg_r1_384_447_6_7_n_1;
  wire line_r_reg_r1_448_511_0_2_i_1__0_n_0;
  wire line_r_reg_r1_448_511_0_2_n_0;
  wire line_r_reg_r1_448_511_0_2_n_1;
  wire line_r_reg_r1_448_511_0_2_n_2;
  wire line_r_reg_r1_448_511_3_5_n_0;
  wire line_r_reg_r1_448_511_3_5_n_1;
  wire line_r_reg_r1_448_511_3_5_n_2;
  wire line_r_reg_r1_448_511_6_7_n_0;
  wire line_r_reg_r1_448_511_6_7_n_1;
  wire line_r_reg_r1_512_575_0_2_i_1__0_n_0;
  wire line_r_reg_r1_512_575_0_2_n_0;
  wire line_r_reg_r1_512_575_0_2_n_1;
  wire line_r_reg_r1_512_575_0_2_n_2;
  wire line_r_reg_r1_512_575_3_5_n_0;
  wire line_r_reg_r1_512_575_3_5_n_1;
  wire line_r_reg_r1_512_575_3_5_n_2;
  wire line_r_reg_r1_512_575_6_7_n_0;
  wire line_r_reg_r1_512_575_6_7_n_1;
  wire line_r_reg_r1_576_639_0_2_i_1__0_n_0;
  wire line_r_reg_r1_576_639_0_2_n_0;
  wire line_r_reg_r1_576_639_0_2_n_1;
  wire line_r_reg_r1_576_639_0_2_n_2;
  wire line_r_reg_r1_576_639_3_5_n_0;
  wire line_r_reg_r1_576_639_3_5_n_1;
  wire line_r_reg_r1_576_639_3_5_n_2;
  wire line_r_reg_r1_576_639_6_7_n_0;
  wire line_r_reg_r1_576_639_6_7_n_1;
  wire line_r_reg_r1_640_703_0_2_i_1__0_n_0;
  wire line_r_reg_r1_640_703_0_2_n_0;
  wire line_r_reg_r1_640_703_0_2_n_1;
  wire line_r_reg_r1_640_703_0_2_n_2;
  wire line_r_reg_r1_640_703_3_5_n_0;
  wire line_r_reg_r1_640_703_3_5_n_1;
  wire line_r_reg_r1_640_703_3_5_n_2;
  wire line_r_reg_r1_640_703_6_7_n_0;
  wire line_r_reg_r1_640_703_6_7_n_1;
  wire line_r_reg_r1_64_127_0_2_i_1__0_n_0;
  wire line_r_reg_r1_64_127_0_2_n_0;
  wire line_r_reg_r1_64_127_0_2_n_1;
  wire line_r_reg_r1_64_127_0_2_n_2;
  wire line_r_reg_r1_64_127_3_5_n_0;
  wire line_r_reg_r1_64_127_3_5_n_1;
  wire line_r_reg_r1_64_127_3_5_n_2;
  wire line_r_reg_r1_64_127_6_7_n_0;
  wire line_r_reg_r1_64_127_6_7_n_1;
  wire line_r_reg_r1_704_767_0_2_i_1__0_n_0;
  wire line_r_reg_r1_704_767_0_2_n_0;
  wire line_r_reg_r1_704_767_0_2_n_1;
  wire line_r_reg_r1_704_767_0_2_n_2;
  wire line_r_reg_r1_704_767_3_5_n_0;
  wire line_r_reg_r1_704_767_3_5_n_1;
  wire line_r_reg_r1_704_767_3_5_n_2;
  wire line_r_reg_r1_704_767_6_7_n_0;
  wire line_r_reg_r1_704_767_6_7_n_1;
  wire line_r_reg_r1_768_831_0_2_i_1__0_n_0;
  wire line_r_reg_r1_768_831_0_2_n_0;
  wire line_r_reg_r1_768_831_0_2_n_1;
  wire line_r_reg_r1_768_831_0_2_n_2;
  wire line_r_reg_r1_768_831_3_5_n_0;
  wire line_r_reg_r1_768_831_3_5_n_1;
  wire line_r_reg_r1_768_831_3_5_n_2;
  wire line_r_reg_r1_768_831_6_7_n_0;
  wire line_r_reg_r1_768_831_6_7_n_1;
  wire line_r_reg_r1_832_895_0_2_i_1__0_n_0;
  wire line_r_reg_r1_832_895_0_2_n_0;
  wire line_r_reg_r1_832_895_0_2_n_1;
  wire line_r_reg_r1_832_895_0_2_n_2;
  wire line_r_reg_r1_832_895_3_5_n_0;
  wire line_r_reg_r1_832_895_3_5_n_1;
  wire line_r_reg_r1_832_895_3_5_n_2;
  wire line_r_reg_r1_832_895_6_7_n_0;
  wire line_r_reg_r1_832_895_6_7_n_1;
  wire line_r_reg_r1_896_959_0_2_i_1__0_n_0;
  wire line_r_reg_r1_896_959_0_2_n_0;
  wire line_r_reg_r1_896_959_0_2_n_1;
  wire line_r_reg_r1_896_959_0_2_n_2;
  wire line_r_reg_r1_896_959_3_5_n_0;
  wire line_r_reg_r1_896_959_3_5_n_1;
  wire line_r_reg_r1_896_959_3_5_n_2;
  wire line_r_reg_r1_896_959_6_7_n_0;
  wire line_r_reg_r1_896_959_6_7_n_1;
  wire line_r_reg_r1_960_1023_0_2_i_1__0_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_1;
  wire line_r_reg_r1_960_1023_0_2_n_2;
  wire line_r_reg_r1_960_1023_3_5_n_0;
  wire line_r_reg_r1_960_1023_3_5_n_1;
  wire line_r_reg_r1_960_1023_3_5_n_2;
  wire line_r_reg_r1_960_1023_6_7_n_0;
  wire line_r_reg_r1_960_1023_6_7_n_1;
  wire line_r_reg_r2_0_63_0_2_i_1__0_n_0;
  wire line_r_reg_r2_0_63_0_2_i_2__0_n_0;
  wire line_r_reg_r2_0_63_0_2_i_3__0_n_0;
  wire line_r_reg_r2_0_63_0_2_i_4__0_n_0;
  wire line_r_reg_r2_0_63_0_2_i_5__0_n_0;
  wire line_r_reg_r2_0_63_0_2_i_6__0_n_0;
  wire line_r_reg_r2_0_63_0_2_n_0;
  wire line_r_reg_r2_0_63_0_2_n_1;
  wire line_r_reg_r2_0_63_0_2_n_2;
  wire line_r_reg_r2_0_63_3_5_n_0;
  wire line_r_reg_r2_0_63_3_5_n_1;
  wire line_r_reg_r2_0_63_3_5_n_2;
  wire line_r_reg_r2_0_63_6_7_n_0;
  wire line_r_reg_r2_0_63_6_7_n_1;
  wire line_r_reg_r2_128_191_0_2_n_0;
  wire line_r_reg_r2_128_191_0_2_n_1;
  wire line_r_reg_r2_128_191_0_2_n_2;
  wire line_r_reg_r2_128_191_3_5_n_0;
  wire line_r_reg_r2_128_191_3_5_n_1;
  wire line_r_reg_r2_128_191_3_5_n_2;
  wire line_r_reg_r2_128_191_6_7_n_0;
  wire line_r_reg_r2_128_191_6_7_n_1;
  wire line_r_reg_r2_192_255_0_2_n_0;
  wire line_r_reg_r2_192_255_0_2_n_1;
  wire line_r_reg_r2_192_255_0_2_n_2;
  wire line_r_reg_r2_192_255_3_5_n_0;
  wire line_r_reg_r2_192_255_3_5_n_1;
  wire line_r_reg_r2_192_255_3_5_n_2;
  wire line_r_reg_r2_192_255_6_7_n_0;
  wire line_r_reg_r2_192_255_6_7_n_1;
  wire line_r_reg_r2_256_319_0_2_n_0;
  wire line_r_reg_r2_256_319_0_2_n_1;
  wire line_r_reg_r2_256_319_0_2_n_2;
  wire line_r_reg_r2_256_319_3_5_n_0;
  wire line_r_reg_r2_256_319_3_5_n_1;
  wire line_r_reg_r2_256_319_3_5_n_2;
  wire line_r_reg_r2_256_319_6_7_n_0;
  wire line_r_reg_r2_256_319_6_7_n_1;
  wire line_r_reg_r2_320_383_0_2_n_0;
  wire line_r_reg_r2_320_383_0_2_n_1;
  wire line_r_reg_r2_320_383_0_2_n_2;
  wire line_r_reg_r2_320_383_3_5_n_0;
  wire line_r_reg_r2_320_383_3_5_n_1;
  wire line_r_reg_r2_320_383_3_5_n_2;
  wire line_r_reg_r2_320_383_6_7_n_0;
  wire line_r_reg_r2_320_383_6_7_n_1;
  wire line_r_reg_r2_384_447_0_2_n_0;
  wire line_r_reg_r2_384_447_0_2_n_1;
  wire line_r_reg_r2_384_447_0_2_n_2;
  wire line_r_reg_r2_384_447_3_5_n_0;
  wire line_r_reg_r2_384_447_3_5_n_1;
  wire line_r_reg_r2_384_447_3_5_n_2;
  wire line_r_reg_r2_384_447_6_7_n_0;
  wire line_r_reg_r2_384_447_6_7_n_1;
  wire line_r_reg_r2_448_511_0_2_n_0;
  wire line_r_reg_r2_448_511_0_2_n_1;
  wire line_r_reg_r2_448_511_0_2_n_2;
  wire line_r_reg_r2_448_511_3_5_n_0;
  wire line_r_reg_r2_448_511_3_5_n_1;
  wire line_r_reg_r2_448_511_3_5_n_2;
  wire line_r_reg_r2_448_511_6_7_n_0;
  wire line_r_reg_r2_448_511_6_7_n_1;
  wire line_r_reg_r2_512_575_0_2_n_0;
  wire line_r_reg_r2_512_575_0_2_n_1;
  wire line_r_reg_r2_512_575_0_2_n_2;
  wire line_r_reg_r2_512_575_3_5_n_0;
  wire line_r_reg_r2_512_575_3_5_n_1;
  wire line_r_reg_r2_512_575_3_5_n_2;
  wire line_r_reg_r2_512_575_6_7_n_0;
  wire line_r_reg_r2_512_575_6_7_n_1;
  wire line_r_reg_r2_576_639_0_2_n_0;
  wire line_r_reg_r2_576_639_0_2_n_1;
  wire line_r_reg_r2_576_639_0_2_n_2;
  wire line_r_reg_r2_576_639_3_5_n_0;
  wire line_r_reg_r2_576_639_3_5_n_1;
  wire line_r_reg_r2_576_639_3_5_n_2;
  wire line_r_reg_r2_576_639_6_7_n_0;
  wire line_r_reg_r2_576_639_6_7_n_1;
  wire line_r_reg_r2_640_703_0_2_n_0;
  wire line_r_reg_r2_640_703_0_2_n_1;
  wire line_r_reg_r2_640_703_0_2_n_2;
  wire line_r_reg_r2_640_703_3_5_n_0;
  wire line_r_reg_r2_640_703_3_5_n_1;
  wire line_r_reg_r2_640_703_3_5_n_2;
  wire line_r_reg_r2_640_703_6_7_n_0;
  wire line_r_reg_r2_640_703_6_7_n_1;
  wire line_r_reg_r2_64_127_0_2_n_0;
  wire line_r_reg_r2_64_127_0_2_n_1;
  wire line_r_reg_r2_64_127_0_2_n_2;
  wire line_r_reg_r2_64_127_3_5_n_0;
  wire line_r_reg_r2_64_127_3_5_n_1;
  wire line_r_reg_r2_64_127_3_5_n_2;
  wire line_r_reg_r2_64_127_6_7_n_0;
  wire line_r_reg_r2_64_127_6_7_n_1;
  wire line_r_reg_r2_704_767_0_2_n_0;
  wire line_r_reg_r2_704_767_0_2_n_1;
  wire line_r_reg_r2_704_767_0_2_n_2;
  wire line_r_reg_r2_704_767_3_5_n_0;
  wire line_r_reg_r2_704_767_3_5_n_1;
  wire line_r_reg_r2_704_767_3_5_n_2;
  wire line_r_reg_r2_704_767_6_7_n_0;
  wire line_r_reg_r2_704_767_6_7_n_1;
  wire line_r_reg_r2_768_831_0_2_n_0;
  wire line_r_reg_r2_768_831_0_2_n_1;
  wire line_r_reg_r2_768_831_0_2_n_2;
  wire line_r_reg_r2_768_831_3_5_n_0;
  wire line_r_reg_r2_768_831_3_5_n_1;
  wire line_r_reg_r2_768_831_3_5_n_2;
  wire line_r_reg_r2_768_831_6_7_n_0;
  wire line_r_reg_r2_768_831_6_7_n_1;
  wire line_r_reg_r2_832_895_0_2_n_0;
  wire line_r_reg_r2_832_895_0_2_n_1;
  wire line_r_reg_r2_832_895_0_2_n_2;
  wire line_r_reg_r2_832_895_3_5_n_0;
  wire line_r_reg_r2_832_895_3_5_n_1;
  wire line_r_reg_r2_832_895_3_5_n_2;
  wire line_r_reg_r2_832_895_6_7_n_0;
  wire line_r_reg_r2_832_895_6_7_n_1;
  wire line_r_reg_r2_896_959_0_2_n_0;
  wire line_r_reg_r2_896_959_0_2_n_1;
  wire line_r_reg_r2_896_959_0_2_n_2;
  wire line_r_reg_r2_896_959_3_5_n_0;
  wire line_r_reg_r2_896_959_3_5_n_1;
  wire line_r_reg_r2_896_959_3_5_n_2;
  wire line_r_reg_r2_896_959_6_7_n_0;
  wire line_r_reg_r2_896_959_6_7_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_0;
  wire line_r_reg_r2_960_1023_0_2_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_2;
  wire line_r_reg_r2_960_1023_3_5_n_0;
  wire line_r_reg_r2_960_1023_3_5_n_1;
  wire line_r_reg_r2_960_1023_3_5_n_2;
  wire line_r_reg_r2_960_1023_6_7_n_0;
  wire line_r_reg_r2_960_1023_6_7_n_1;
  wire line_r_reg_r3_0_63_0_2_i_1__0_n_0;
  wire line_r_reg_r3_0_63_0_2_i_2__0_n_0;
  wire line_r_reg_r3_0_63_0_2_i_3__0_n_0;
  wire line_r_reg_r3_0_63_0_2_i_4__0_n_0;
  wire line_r_reg_r3_0_63_0_2_i_5__0_n_0;
  wire line_r_reg_r3_0_63_0_2_n_0;
  wire line_r_reg_r3_0_63_0_2_n_1;
  wire line_r_reg_r3_0_63_0_2_n_2;
  wire line_r_reg_r3_0_63_3_5_n_0;
  wire line_r_reg_r3_0_63_3_5_n_1;
  wire line_r_reg_r3_0_63_3_5_n_2;
  wire line_r_reg_r3_0_63_6_7_n_0;
  wire line_r_reg_r3_0_63_6_7_n_1;
  wire line_r_reg_r3_128_191_0_2_n_0;
  wire line_r_reg_r3_128_191_0_2_n_1;
  wire line_r_reg_r3_128_191_0_2_n_2;
  wire line_r_reg_r3_128_191_3_5_n_0;
  wire line_r_reg_r3_128_191_3_5_n_1;
  wire line_r_reg_r3_128_191_3_5_n_2;
  wire line_r_reg_r3_128_191_6_7_n_0;
  wire line_r_reg_r3_128_191_6_7_n_1;
  wire line_r_reg_r3_192_255_0_2_n_0;
  wire line_r_reg_r3_192_255_0_2_n_1;
  wire line_r_reg_r3_192_255_0_2_n_2;
  wire line_r_reg_r3_192_255_3_5_n_0;
  wire line_r_reg_r3_192_255_3_5_n_1;
  wire line_r_reg_r3_192_255_3_5_n_2;
  wire line_r_reg_r3_192_255_6_7_n_0;
  wire line_r_reg_r3_192_255_6_7_n_1;
  wire line_r_reg_r3_256_319_0_2_n_0;
  wire line_r_reg_r3_256_319_0_2_n_1;
  wire line_r_reg_r3_256_319_0_2_n_2;
  wire line_r_reg_r3_256_319_3_5_n_0;
  wire line_r_reg_r3_256_319_3_5_n_1;
  wire line_r_reg_r3_256_319_3_5_n_2;
  wire line_r_reg_r3_256_319_6_7_n_0;
  wire line_r_reg_r3_256_319_6_7_n_1;
  wire line_r_reg_r3_320_383_0_2_n_0;
  wire line_r_reg_r3_320_383_0_2_n_1;
  wire line_r_reg_r3_320_383_0_2_n_2;
  wire line_r_reg_r3_320_383_3_5_n_0;
  wire line_r_reg_r3_320_383_3_5_n_1;
  wire line_r_reg_r3_320_383_3_5_n_2;
  wire line_r_reg_r3_320_383_6_7_n_0;
  wire line_r_reg_r3_320_383_6_7_n_1;
  wire line_r_reg_r3_384_447_0_2_n_0;
  wire line_r_reg_r3_384_447_0_2_n_1;
  wire line_r_reg_r3_384_447_0_2_n_2;
  wire line_r_reg_r3_384_447_3_5_n_0;
  wire line_r_reg_r3_384_447_3_5_n_1;
  wire line_r_reg_r3_384_447_3_5_n_2;
  wire line_r_reg_r3_384_447_6_7_n_0;
  wire line_r_reg_r3_384_447_6_7_n_1;
  wire line_r_reg_r3_448_511_0_2_n_0;
  wire line_r_reg_r3_448_511_0_2_n_1;
  wire line_r_reg_r3_448_511_0_2_n_2;
  wire line_r_reg_r3_448_511_3_5_n_0;
  wire line_r_reg_r3_448_511_3_5_n_1;
  wire line_r_reg_r3_448_511_3_5_n_2;
  wire line_r_reg_r3_448_511_6_7_n_0;
  wire line_r_reg_r3_448_511_6_7_n_1;
  wire line_r_reg_r3_512_575_0_2_n_0;
  wire line_r_reg_r3_512_575_0_2_n_1;
  wire line_r_reg_r3_512_575_0_2_n_2;
  wire line_r_reg_r3_512_575_3_5_n_0;
  wire line_r_reg_r3_512_575_3_5_n_1;
  wire line_r_reg_r3_512_575_3_5_n_2;
  wire line_r_reg_r3_512_575_6_7_n_0;
  wire line_r_reg_r3_512_575_6_7_n_1;
  wire line_r_reg_r3_576_639_0_2_n_0;
  wire line_r_reg_r3_576_639_0_2_n_1;
  wire line_r_reg_r3_576_639_0_2_n_2;
  wire line_r_reg_r3_576_639_3_5_n_0;
  wire line_r_reg_r3_576_639_3_5_n_1;
  wire line_r_reg_r3_576_639_3_5_n_2;
  wire line_r_reg_r3_576_639_6_7_n_0;
  wire line_r_reg_r3_576_639_6_7_n_1;
  wire line_r_reg_r3_640_703_0_2_n_0;
  wire line_r_reg_r3_640_703_0_2_n_1;
  wire line_r_reg_r3_640_703_0_2_n_2;
  wire line_r_reg_r3_640_703_3_5_n_0;
  wire line_r_reg_r3_640_703_3_5_n_1;
  wire line_r_reg_r3_640_703_3_5_n_2;
  wire line_r_reg_r3_640_703_6_7_n_0;
  wire line_r_reg_r3_640_703_6_7_n_1;
  wire line_r_reg_r3_64_127_0_2_n_0;
  wire line_r_reg_r3_64_127_0_2_n_1;
  wire line_r_reg_r3_64_127_0_2_n_2;
  wire line_r_reg_r3_64_127_3_5_n_0;
  wire line_r_reg_r3_64_127_3_5_n_1;
  wire line_r_reg_r3_64_127_3_5_n_2;
  wire line_r_reg_r3_64_127_6_7_n_0;
  wire line_r_reg_r3_64_127_6_7_n_1;
  wire line_r_reg_r3_704_767_0_2_n_0;
  wire line_r_reg_r3_704_767_0_2_n_1;
  wire line_r_reg_r3_704_767_0_2_n_2;
  wire line_r_reg_r3_704_767_3_5_n_0;
  wire line_r_reg_r3_704_767_3_5_n_1;
  wire line_r_reg_r3_704_767_3_5_n_2;
  wire line_r_reg_r3_704_767_6_7_n_0;
  wire line_r_reg_r3_704_767_6_7_n_1;
  wire line_r_reg_r3_768_831_0_2_n_0;
  wire line_r_reg_r3_768_831_0_2_n_1;
  wire line_r_reg_r3_768_831_0_2_n_2;
  wire line_r_reg_r3_768_831_3_5_n_0;
  wire line_r_reg_r3_768_831_3_5_n_1;
  wire line_r_reg_r3_768_831_3_5_n_2;
  wire line_r_reg_r3_768_831_6_7_n_0;
  wire line_r_reg_r3_768_831_6_7_n_1;
  wire line_r_reg_r3_832_895_0_2_n_0;
  wire line_r_reg_r3_832_895_0_2_n_1;
  wire line_r_reg_r3_832_895_0_2_n_2;
  wire line_r_reg_r3_832_895_3_5_n_0;
  wire line_r_reg_r3_832_895_3_5_n_1;
  wire line_r_reg_r3_832_895_3_5_n_2;
  wire line_r_reg_r3_832_895_6_7_n_0;
  wire line_r_reg_r3_832_895_6_7_n_1;
  wire line_r_reg_r3_896_959_0_2_n_0;
  wire line_r_reg_r3_896_959_0_2_n_1;
  wire line_r_reg_r3_896_959_0_2_n_2;
  wire line_r_reg_r3_896_959_3_5_n_0;
  wire line_r_reg_r3_896_959_3_5_n_1;
  wire line_r_reg_r3_896_959_3_5_n_2;
  wire line_r_reg_r3_896_959_6_7_n_0;
  wire line_r_reg_r3_896_959_6_7_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_0;
  wire line_r_reg_r3_960_1023_0_2_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_2;
  wire line_r_reg_r3_960_1023_3_5_n_0;
  wire line_r_reg_r3_960_1023_3_5_n_1;
  wire line_r_reg_r3_960_1023_3_5_n_2;
  wire line_r_reg_r3_960_1023_6_7_n_0;
  wire line_r_reg_r3_960_1023_6_7_n_1;
  wire load;
  wire \multiresh_r[3][1]_i_10_n_0 ;
  wire \multiresh_r[3][1]_i_11_n_0 ;
  wire \multiresh_r[3][1]_i_30_n_0 ;
  wire \multiresh_r[3][1]_i_31_n_0 ;
  wire \multiresh_r[3][1]_i_32_n_0 ;
  wire \multiresh_r[3][1]_i_33_n_0 ;
  wire \multiresh_r[3][1]_i_34_n_0 ;
  wire \multiresh_r[3][1]_i_35_n_0 ;
  wire \multiresh_r[3][1]_i_36_n_0 ;
  wire \multiresh_r[3][1]_i_37_n_0 ;
  wire \multiresv_r[1][2]_i_22_n_0 ;
  wire \multiresv_r[1][2]_i_23_n_0 ;
  wire \multiresv_r[1][2]_i_24_n_0 ;
  wire \multiresv_r[1][2]_i_25_n_0 ;
  wire \multiresv_r[1][2]_i_26_n_0 ;
  wire \multiresv_r[1][2]_i_27_n_0 ;
  wire \multiresv_r[1][2]_i_28_n_0 ;
  wire \multiresv_r[1][2]_i_29_n_0 ;
  wire \multiresv_r[1][2]_i_8_n_0 ;
  wire \multiresv_r[1][2]_i_9_n_0 ;
  wire \multiresv_r[1][3]_i_22_n_0 ;
  wire \multiresv_r[1][3]_i_23_n_0 ;
  wire \multiresv_r[1][3]_i_24_n_0 ;
  wire \multiresv_r[1][3]_i_25_n_0 ;
  wire \multiresv_r[1][3]_i_26_0 ;
  wire \multiresv_r[1][3]_i_26_1 ;
  wire \multiresv_r[1][3]_i_26_2 ;
  wire \multiresv_r[1][3]_i_26_n_0 ;
  wire \multiresv_r[1][3]_i_27_n_0 ;
  wire \multiresv_r[1][3]_i_28_n_0 ;
  wire \multiresv_r[1][3]_i_29_n_0 ;
  wire \multiresv_r[1][3]_i_8_n_0 ;
  wire \multiresv_r[1][3]_i_9_n_0 ;
  wire \multiresv_r[1][4]_i_22_n_0 ;
  wire \multiresv_r[1][4]_i_23_n_0 ;
  wire \multiresv_r[1][4]_i_24_n_0 ;
  wire \multiresv_r[1][4]_i_25_n_0 ;
  wire \multiresv_r[1][4]_i_26_n_0 ;
  wire \multiresv_r[1][4]_i_27_n_0 ;
  wire \multiresv_r[1][4]_i_28_n_0 ;
  wire \multiresv_r[1][4]_i_29_n_0 ;
  wire \multiresv_r[1][4]_i_8_n_0 ;
  wire \multiresv_r[1][4]_i_9_n_0 ;
  wire \multiresv_r[1][5]_i_22_n_0 ;
  wire \multiresv_r[1][5]_i_23_n_0 ;
  wire \multiresv_r[1][5]_i_24_n_0 ;
  wire \multiresv_r[1][5]_i_25_n_0 ;
  wire \multiresv_r[1][5]_i_26_n_0 ;
  wire \multiresv_r[1][5]_i_27_n_0 ;
  wire \multiresv_r[1][5]_i_28_n_0 ;
  wire \multiresv_r[1][5]_i_29_n_0 ;
  wire \multiresv_r[1][5]_i_8_n_0 ;
  wire \multiresv_r[1][5]_i_9_n_0 ;
  wire \multiresv_r[1][6]_i_22_n_0 ;
  wire \multiresv_r[1][6]_i_23_n_0 ;
  wire \multiresv_r[1][6]_i_24_n_0 ;
  wire \multiresv_r[1][6]_i_25_n_0 ;
  wire \multiresv_r[1][6]_i_26_0 ;
  wire \multiresv_r[1][6]_i_26_1 ;
  wire \multiresv_r[1][6]_i_26_2 ;
  wire \multiresv_r[1][6]_i_26_n_0 ;
  wire \multiresv_r[1][6]_i_27_n_0 ;
  wire \multiresv_r[1][6]_i_28_n_0 ;
  wire \multiresv_r[1][6]_i_29_n_0 ;
  wire \multiresv_r[1][6]_i_8_n_0 ;
  wire \multiresv_r[1][6]_i_9_n_0 ;
  wire \multiresv_r[1][7]_i_10_n_0 ;
  wire \multiresv_r[1][7]_i_11_n_0 ;
  wire \multiresv_r[1][7]_i_12_n_0 ;
  wire \multiresv_r[1][7]_i_13_n_0 ;
  wire \multiresv_r[1][8]_i_10_0 ;
  wire \multiresv_r[1][8]_i_10_1 ;
  wire \multiresv_r[1][8]_i_10_n_0 ;
  wire \multiresv_r[1][8]_i_11_n_0 ;
  wire \multiresv_r[1][8]_i_12_n_0 ;
  wire \multiresv_r[1][8]_i_13_n_0 ;
  wire \multiresv_r[7][1]_i_12_n_0 ;
  wire \multiresv_r[7][1]_i_13_n_0 ;
  wire \multiresv_r[7][1]_i_38_n_0 ;
  wire \multiresv_r[7][1]_i_39_n_0 ;
  wire \multiresv_r[7][1]_i_40_n_0 ;
  wire \multiresv_r[7][1]_i_41_n_0 ;
  wire \multiresv_r[7][1]_i_42_n_0 ;
  wire \multiresv_r[7][1]_i_43_n_0 ;
  wire \multiresv_r[7][1]_i_44_n_0 ;
  wire \multiresv_r[7][1]_i_45_n_0 ;
  wire [1:0]nr_rdline_r;
  wire [1:0]nr_wrline_r;
  wire [1:0]rdptr_r1_carry_0;
  wire rdptr_r1_carry_1;
  wire rdptr_r1_carry_2;
  wire [2:0]rdptr_r1_carry__0_0;
  wire [1:0]rdptr_r1_carry__0_1;
  wire rdptr_r1_carry__0_2;
  wire rdptr_r1_carry__0_3;
  wire rdptr_r1_carry__0_i_2_n_0;
  wire rdptr_r1_carry_i_4_n_0;
  wire rdptr_r1_carry_i_6_n_0;
  wire rdptr_r1_carry_i_8_n_0;
  wire rdptr_r1_carry_n_0;
  wire rdptr_r1_carry_n_1;
  wire rdptr_r1_carry_n_2;
  wire rdptr_r1_carry_n_3;
  wire \rdptr_r[0]_i_1__0_n_0 ;
  wire \rdptr_r[0]_i_2__0_n_0 ;
  wire \rdptr_r[0]_rep_i_1__1_n_0 ;
  wire \rdptr_r[1]_i_1__0_n_0 ;
  wire \rdptr_r[2]_i_1__0_n_0 ;
  wire \rdptr_r[3]_i_1__0_n_0 ;
  wire \rdptr_r[4]_i_1__0_n_0 ;
  wire \rdptr_r[5]_i_1__0_n_0 ;
  wire \rdptr_r[6]_i_1__0_n_0 ;
  wire \rdptr_r[6]_i_2__0_n_0 ;
  wire \rdptr_r[7]_i_1__0_n_0 ;
  wire \rdptr_r[7]_i_2__0_n_0 ;
  wire \rdptr_r[8]_i_1__0_n_0 ;
  wire \rdptr_r[8]_i_2__0_n_0 ;
  wire \rdptr_r[8]_i_3__0_n_0 ;
  wire \rdptr_r[9]_i_1__0_n_0 ;
  wire \rdptr_r[9]_i_2__0_n_0 ;
  wire [0:0]rdptr_r_reg;
  wire [0:0]\rdptr_r_reg[0]_rep_0 ;
  wire \rdptr_r_reg[0]_rep_1 ;
  wire \rdptr_r_reg[0]_rep_n_0 ;
  wire \rdptr_r_reg[2]_0 ;
  wire \rdptr_r_reg[3]_0 ;
  wire \rdptr_r_reg[4]_0 ;
  wire \rdptr_r_reg[5]_0 ;
  wire \rdptr_r_reg[6]_0 ;
  wire \rdptr_r_reg[7]_0 ;
  wire \rdptr_r_reg[8]_0 ;
  wire \rdptr_r_reg[9]_0 ;
  wire [1:1]rdptr_r_reg__0;
  wire rst_i;
  wire \sumresh_r_nxt[-1111111104]__1_i_24_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_25_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_26_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_27_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_28_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_29_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_39_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_40_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_41_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_38_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_39_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_40_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_41_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_42_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_43_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_44_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_45_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_38_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_39_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_40_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_41_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_42_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_43_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_44_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_45_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_38_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_39_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_40_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_41_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_42_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_43_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_44_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_45_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_38_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_39_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_40_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_41_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_42_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_43_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_44_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_45_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_38_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_39_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_40_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_41_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_42_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_43_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_44_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_45_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_26_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_27_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_28_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_29_n_0 ;
  wire \sumresv_r[-1111111104]_i_18_n_0 ;
  wire \sumresv_r[-1111111104]_i_19_n_0 ;
  wire \sumresv_r[-1111111104]_i_20_n_0 ;
  wire [7:0]\sumresv_r[-1111111104]_i_21_0 ;
  wire \sumresv_r[-1111111104]_i_21_n_0 ;
  wire \sumresv_r[-1111111105]_i_18_n_0 ;
  wire \sumresv_r[-1111111105]_i_19_n_0 ;
  wire \sumresv_r[-1111111105]_i_20_n_0 ;
  wire \sumresv_r[-1111111105]_i_21_n_0 ;
  wire \sumresv_r[-1111111106]_i_18_n_0 ;
  wire \sumresv_r[-1111111106]_i_19_n_0 ;
  wire \sumresv_r[-1111111106]_i_20_n_0 ;
  wire \sumresv_r[-1111111106]_i_21_n_0 ;
  wire \sumresv_r[-1111111107]_i_18_n_0 ;
  wire \sumresv_r[-1111111107]_i_19_n_0 ;
  wire \sumresv_r[-1111111107]_i_20_n_0 ;
  wire \sumresv_r[-1111111107]_i_21_n_0 ;
  wire \sumresv_r[-1111111108]_i_18_n_0 ;
  wire \sumresv_r[-1111111108]_i_19_n_0 ;
  wire \sumresv_r[-1111111108]_i_20_n_0 ;
  wire \sumresv_r[-1111111108]_i_21_n_0 ;
  wire \sumresv_r[-1111111109]_i_18_n_0 ;
  wire \sumresv_r[-1111111109]_i_19_n_0 ;
  wire \sumresv_r[-1111111109]_i_20_n_0 ;
  wire \sumresv_r[-1111111109]_i_21_n_0 ;
  wire \sumresv_r[-1111111110]_i_18_n_0 ;
  wire \sumresv_r[-1111111110]_i_19_n_0 ;
  wire \sumresv_r[-1111111110]_i_20_n_0 ;
  wire \sumresv_r[-1111111110]_i_21_n_0 ;
  wire \sumresv_r_reg[-1111111104]_i_8_n_0 ;
  wire \sumresv_r_reg[-1111111104]_i_9_n_0 ;
  wire \sumresv_r_reg[-1111111105]_i_8_n_0 ;
  wire \sumresv_r_reg[-1111111105]_i_9_n_0 ;
  wire \sumresv_r_reg[-1111111106]_i_8_n_0 ;
  wire \sumresv_r_reg[-1111111106]_i_9_n_0 ;
  wire \sumresv_r_reg[-1111111107]_i_8_n_0 ;
  wire \sumresv_r_reg[-1111111107]_i_9_n_0 ;
  wire \sumresv_r_reg[-1111111108]_i_8_n_0 ;
  wire \sumresv_r_reg[-1111111108]_i_9_n_0 ;
  wire \sumresv_r_reg[-1111111109]_i_8_n_0 ;
  wire \sumresv_r_reg[-1111111109]_i_9_n_0 ;
  wire \sumresv_r_reg[-1111111110]_i_8_n_0 ;
  wire \sumresv_r_reg[-1111111110]_i_9_n_0 ;
  wire wrptr_r1_carry_0;
  wire wrptr_r1_carry_1;
  wire [2:0]wrptr_r1_carry__0_0;
  wire [1:0]wrptr_r1_carry__0_1;
  wire wrptr_r1_carry__0_2;
  wire wrptr_r1_carry__0_3;
  wire wrptr_r1_carry__0_i_2__0_n_0;
  wire wrptr_r1_carry__0_n_3;
  wire wrptr_r1_carry_i_4__0_n_0;
  wire wrptr_r1_carry_i_6__0_n_0;
  wire wrptr_r1_carry_i_8__0_n_0;
  wire wrptr_r1_carry_n_0;
  wire wrptr_r1_carry_n_1;
  wire wrptr_r1_carry_n_2;
  wire wrptr_r1_carry_n_3;
  wire \wrptr_r[0]_i_1__0_n_0 ;
  wire \wrptr_r[1]_i_1__0_n_0 ;
  wire \wrptr_r[2]_i_1__0_n_0 ;
  wire \wrptr_r[3]_i_1__0_n_0 ;
  wire \wrptr_r[4]_i_1__0_n_0 ;
  wire \wrptr_r[5]_i_1__0_n_0 ;
  wire \wrptr_r[5]_i_2__0_n_0 ;
  wire \wrptr_r[6]_i_1__0_n_0 ;
  wire \wrptr_r[7]_i_1__0_n_0 ;
  wire \wrptr_r[8]_i_1__0_n_0 ;
  wire \wrptr_r[9]_i_1_n_0 ;
  wire \wrptr_r[9]_i_2__0_n_0 ;
  wire \wrptr_r[9]_i_3__0_n_0 ;
  wire [1:0]wrptr_r_reg;
  wire [0:0]\wrptr_r_reg[0]_0 ;
  wire NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_rdptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_wrptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry__0_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_0_63_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_0_2_n_0),
        .DOB(line_r_reg_r1_0_63_0_2_n_1),
        .DOC(line_r_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_r_reg_r1_0_63_0_2_i_1__0
       (.I0(\wrptr_r[9]_i_1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_0_63_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_3_5_n_0),
        .DOB(line_r_reg_r1_0_63_3_5_n_1),
        .DOC(line_r_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_0_63_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_6_7_n_0),
        .DOB(line_r_reg_r1_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_128_191_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_0_2_n_0),
        .DOB(line_r_reg_r1_128_191_0_2_n_1),
        .DOC(line_r_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_128_191_0_2_i_1__0
       (.I0(\wrptr_r[9]_i_1_n_0 ),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[5]),
        .O(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_128_191_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_3_5_n_0),
        .DOB(line_r_reg_r1_128_191_3_5_n_1),
        .DOC(line_r_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_128_191_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_6_7_n_0),
        .DOB(line_r_reg_r1_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_192_255_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_0_2_n_0),
        .DOB(line_r_reg_r1_192_255_0_2_n_1),
        .DOC(line_r_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_192_255_0_2_i_1__0
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(\wrptr_r[9]_i_1_n_0 ),
        .O(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_192_255_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_3_5_n_0),
        .DOB(line_r_reg_r1_192_255_3_5_n_1),
        .DOC(line_r_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_192_255_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_6_7_n_0),
        .DOB(line_r_reg_r1_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_256_319_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_0_2_n_0),
        .DOB(line_r_reg_r1_256_319_0_2_n_1),
        .DOC(line_r_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_256_319_0_2_i_1__0
       (.I0(\wrptr_r[9]_i_1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_256_319_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_3_5_n_0),
        .DOB(line_r_reg_r1_256_319_3_5_n_1),
        .DOC(line_r_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_256_319_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_6_7_n_0),
        .DOB(line_r_reg_r1_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_320_383_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_0_2_n_0),
        .DOB(line_r_reg_r1_320_383_0_2_n_1),
        .DOC(line_r_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_320_383_0_2_i_1__0
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1_n_0 ),
        .O(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_320_383_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_3_5_n_0),
        .DOB(line_r_reg_r1_320_383_3_5_n_1),
        .DOC(line_r_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_320_383_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_6_7_n_0),
        .DOB(line_r_reg_r1_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_384_447_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_0_2_n_0),
        .DOB(line_r_reg_r1_384_447_0_2_n_1),
        .DOC(line_r_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_384_447_0_2_i_1__0
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1_n_0 ),
        .O(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_384_447_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_3_5_n_0),
        .DOB(line_r_reg_r1_384_447_3_5_n_1),
        .DOC(line_r_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_384_447_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_6_7_n_0),
        .DOB(line_r_reg_r1_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_448_511_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_0_2_n_0),
        .DOB(line_r_reg_r1_448_511_0_2_n_1),
        .DOC(line_r_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_448_511_0_2_i_1__0
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1_n_0 ),
        .I4(Q[6]),
        .O(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_448_511_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_3_5_n_0),
        .DOB(line_r_reg_r1_448_511_3_5_n_1),
        .DOC(line_r_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_448_511_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_6_7_n_0),
        .DOB(line_r_reg_r1_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_512_575_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_0_2_n_0),
        .DOB(line_r_reg_r1_512_575_0_2_n_1),
        .DOC(line_r_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_512_575_0_2_i_1__0
       (.I0(\wrptr_r[9]_i_1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_512_575_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_3_5_n_0),
        .DOB(line_r_reg_r1_512_575_3_5_n_1),
        .DOC(line_r_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_512_575_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_6_7_n_0),
        .DOB(line_r_reg_r1_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_576_639_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_0_2_n_0),
        .DOB(line_r_reg_r1_576_639_0_2_n_1),
        .DOC(line_r_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_576_639_0_2_i_1__0
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1_n_0 ),
        .O(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_576_639_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_3_5_n_0),
        .DOB(line_r_reg_r1_576_639_3_5_n_1),
        .DOC(line_r_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_576_639_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_6_7_n_0),
        .DOB(line_r_reg_r1_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_640_703_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_0_2_n_0),
        .DOB(line_r_reg_r1_640_703_0_2_n_1),
        .DOC(line_r_reg_r1_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_640_703_0_2_i_1__0
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1_n_0 ),
        .O(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_640_703_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_3_5_n_0),
        .DOB(line_r_reg_r1_640_703_3_5_n_1),
        .DOC(line_r_reg_r1_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_640_703_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_6_7_n_0),
        .DOB(line_r_reg_r1_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_64_127_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_0_2_n_0),
        .DOB(line_r_reg_r1_64_127_0_2_n_1),
        .DOC(line_r_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_64_127_0_2_i_1__0
       (.I0(\wrptr_r[9]_i_1_n_0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[4]),
        .O(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_64_127_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_3_5_n_0),
        .DOB(line_r_reg_r1_64_127_3_5_n_1),
        .DOC(line_r_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_64_127_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_6_7_n_0),
        .DOB(line_r_reg_r1_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_704_767_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_0_2_n_0),
        .DOB(line_r_reg_r1_704_767_0_2_n_1),
        .DOC(line_r_reg_r1_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_704_767_0_2_i_1__0
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_704_767_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_3_5_n_0),
        .DOB(line_r_reg_r1_704_767_3_5_n_1),
        .DOC(line_r_reg_r1_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_704_767_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_6_7_n_0),
        .DOB(line_r_reg_r1_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_768_831_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_0_2_n_0),
        .DOB(line_r_reg_r1_768_831_0_2_n_1),
        .DOC(line_r_reg_r1_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_768_831_0_2_i_1__0
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1_n_0 ),
        .O(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_768_831_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_3_5_n_0),
        .DOB(line_r_reg_r1_768_831_3_5_n_1),
        .DOC(line_r_reg_r1_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_768_831_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_6_7_n_0),
        .DOB(line_r_reg_r1_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_832_895_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_0_2_n_0),
        .DOB(line_r_reg_r1_832_895_0_2_n_1),
        .DOC(line_r_reg_r1_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_832_895_0_2_i_1__0
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_832_895_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_3_5_n_0),
        .DOB(line_r_reg_r1_832_895_3_5_n_1),
        .DOC(line_r_reg_r1_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_832_895_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_6_7_n_0),
        .DOB(line_r_reg_r1_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_896_959_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_0_2_n_0),
        .DOB(line_r_reg_r1_896_959_0_2_n_1),
        .DOC(line_r_reg_r1_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_896_959_0_2_i_1__0
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\wrptr_r[9]_i_1_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_896_959_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_3_5_n_0),
        .DOB(line_r_reg_r1_896_959_3_5_n_1),
        .DOC(line_r_reg_r1_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_896_959_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_6_7_n_0),
        .DOB(line_r_reg_r1_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_960_1023_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_0_2_n_0),
        .DOB(line_r_reg_r1_960_1023_0_2_n_1),
        .DOC(line_r_reg_r1_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    line_r_reg_r1_960_1023_0_2_i_1__0
       (.I0(\wrptr_r[9]_i_1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_960_1023_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_3_5_n_0),
        .DOB(line_r_reg_r1_960_1023_3_5_n_1),
        .DOC(line_r_reg_r1_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_960_1023_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_6_7_n_0),
        .DOB(line_r_reg_r1_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_0_63_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_0_2_n_0),
        .DOB(line_r_reg_r2_0_63_0_2_n_1),
        .DOC(line_r_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_r_reg_r2_0_63_0_2_i_1__0
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r_reg),
        .I3(\rdptr_r_reg[2]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r2_0_63_0_2_i_2__0
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r2_0_63_0_2_i_3__0
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r2_0_63_0_2_i_4__0
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r2_0_63_0_2_i_5__0
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .O(line_r_reg_r2_0_63_0_2_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r2_0_63_0_2_i_6__0
       (.I0(rdptr_r_reg),
        .O(line_r_reg_r2_0_63_0_2_i_6__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_0_63_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_3_5_n_0),
        .DOB(line_r_reg_r2_0_63_3_5_n_1),
        .DOC(line_r_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_0_63_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_6_7_n_0),
        .DOB(line_r_reg_r2_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_128_191_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_0_2_n_0),
        .DOB(line_r_reg_r2_128_191_0_2_n_1),
        .DOC(line_r_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_128_191_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_3_5_n_0),
        .DOB(line_r_reg_r2_128_191_3_5_n_1),
        .DOC(line_r_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_128_191_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_6_7_n_0),
        .DOB(line_r_reg_r2_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_192_255_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_0_2_n_0),
        .DOB(line_r_reg_r2_192_255_0_2_n_1),
        .DOC(line_r_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_192_255_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_3_5_n_0),
        .DOB(line_r_reg_r2_192_255_3_5_n_1),
        .DOC(line_r_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_192_255_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_6_7_n_0),
        .DOB(line_r_reg_r2_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_256_319_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_0_2_n_0),
        .DOB(line_r_reg_r2_256_319_0_2_n_1),
        .DOC(line_r_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_256_319_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_3_5_n_0),
        .DOB(line_r_reg_r2_256_319_3_5_n_1),
        .DOC(line_r_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_256_319_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_6_7_n_0),
        .DOB(line_r_reg_r2_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_320_383_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_0_2_n_0),
        .DOB(line_r_reg_r2_320_383_0_2_n_1),
        .DOC(line_r_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_320_383_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_3_5_n_0),
        .DOB(line_r_reg_r2_320_383_3_5_n_1),
        .DOC(line_r_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_320_383_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_6_7_n_0),
        .DOB(line_r_reg_r2_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_384_447_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_0_2_n_0),
        .DOB(line_r_reg_r2_384_447_0_2_n_1),
        .DOC(line_r_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_384_447_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_3_5_n_0),
        .DOB(line_r_reg_r2_384_447_3_5_n_1),
        .DOC(line_r_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_384_447_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_6_7_n_0),
        .DOB(line_r_reg_r2_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_448_511_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_0_2_n_0),
        .DOB(line_r_reg_r2_448_511_0_2_n_1),
        .DOC(line_r_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_448_511_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_3_5_n_0),
        .DOB(line_r_reg_r2_448_511_3_5_n_1),
        .DOC(line_r_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_448_511_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_6_7_n_0),
        .DOB(line_r_reg_r2_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_512_575_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_0_2_n_0),
        .DOB(line_r_reg_r2_512_575_0_2_n_1),
        .DOC(line_r_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_512_575_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_3_5_n_0),
        .DOB(line_r_reg_r2_512_575_3_5_n_1),
        .DOC(line_r_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_512_575_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_6_7_n_0),
        .DOB(line_r_reg_r2_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_576_639_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_0_2_n_0),
        .DOB(line_r_reg_r2_576_639_0_2_n_1),
        .DOC(line_r_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_576_639_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_3_5_n_0),
        .DOB(line_r_reg_r2_576_639_3_5_n_1),
        .DOC(line_r_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_576_639_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_6_7_n_0),
        .DOB(line_r_reg_r2_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_640_703_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_0_2_n_0),
        .DOB(line_r_reg_r2_640_703_0_2_n_1),
        .DOC(line_r_reg_r2_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_640_703_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_3_5_n_0),
        .DOB(line_r_reg_r2_640_703_3_5_n_1),
        .DOC(line_r_reg_r2_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_640_703_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_6_7_n_0),
        .DOB(line_r_reg_r2_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_64_127_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_0_2_n_0),
        .DOB(line_r_reg_r2_64_127_0_2_n_1),
        .DOC(line_r_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_64_127_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_3_5_n_0),
        .DOB(line_r_reg_r2_64_127_3_5_n_1),
        .DOC(line_r_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_64_127_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_6_7_n_0),
        .DOB(line_r_reg_r2_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_704_767_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_0_2_n_0),
        .DOB(line_r_reg_r2_704_767_0_2_n_1),
        .DOC(line_r_reg_r2_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_704_767_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_3_5_n_0),
        .DOB(line_r_reg_r2_704_767_3_5_n_1),
        .DOC(line_r_reg_r2_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_704_767_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_6_7_n_0),
        .DOB(line_r_reg_r2_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_768_831_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_0_2_n_0),
        .DOB(line_r_reg_r2_768_831_0_2_n_1),
        .DOC(line_r_reg_r2_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_768_831_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_3_5_n_0),
        .DOB(line_r_reg_r2_768_831_3_5_n_1),
        .DOC(line_r_reg_r2_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_768_831_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_6_7_n_0),
        .DOB(line_r_reg_r2_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_832_895_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_0_2_n_0),
        .DOB(line_r_reg_r2_832_895_0_2_n_1),
        .DOC(line_r_reg_r2_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_832_895_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_3_5_n_0),
        .DOB(line_r_reg_r2_832_895_3_5_n_1),
        .DOC(line_r_reg_r2_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_832_895_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_6_7_n_0),
        .DOB(line_r_reg_r2_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_896_959_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_0_2_n_0),
        .DOB(line_r_reg_r2_896_959_0_2_n_1),
        .DOC(line_r_reg_r2_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_896_959_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_3_5_n_0),
        .DOB(line_r_reg_r2_896_959_3_5_n_1),
        .DOC(line_r_reg_r2_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_896_959_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_6_7_n_0),
        .DOB(line_r_reg_r2_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_960_1023_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_0_2_n_0),
        .DOB(line_r_reg_r2_960_1023_0_2_n_1),
        .DOC(line_r_reg_r2_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_960_1023_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_3_5_n_0),
        .DOB(line_r_reg_r2_960_1023_3_5_n_1),
        .DOC(line_r_reg_r2_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_960_1023_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_6_7_n_0),
        .DOB(line_r_reg_r2_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_0_63_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_0_2_n_0),
        .DOB(line_r_reg_r3_0_63_0_2_n_1),
        .DOC(line_r_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r3_0_63_0_2_i_1__0
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r3_0_63_0_2_i_2__0
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[3]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r3_0_63_0_2_i_3__0
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(\rdptr_r_reg[3]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r3_0_63_0_2_i_4__0
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r3_0_63_0_2_i_5__0
       (.I0(rdptr_r_reg__0),
        .O(line_r_reg_r3_0_63_0_2_i_5__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_0_63_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_3_5_n_0),
        .DOB(line_r_reg_r3_0_63_3_5_n_1),
        .DOC(line_r_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_0_63_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_6_7_n_0),
        .DOB(line_r_reg_r3_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_128_191_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_0_2_n_0),
        .DOB(line_r_reg_r3_128_191_0_2_n_1),
        .DOC(line_r_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_128_191_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_3_5_n_0),
        .DOB(line_r_reg_r3_128_191_3_5_n_1),
        .DOC(line_r_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_128_191_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_6_7_n_0),
        .DOB(line_r_reg_r3_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_192_255_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_0_2_n_0),
        .DOB(line_r_reg_r3_192_255_0_2_n_1),
        .DOC(line_r_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_192_255_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_3_5_n_0),
        .DOB(line_r_reg_r3_192_255_3_5_n_1),
        .DOC(line_r_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_192_255_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_6_7_n_0),
        .DOB(line_r_reg_r3_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_256_319_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_0_2_n_0),
        .DOB(line_r_reg_r3_256_319_0_2_n_1),
        .DOC(line_r_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_256_319_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_3_5_n_0),
        .DOB(line_r_reg_r3_256_319_3_5_n_1),
        .DOC(line_r_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_256_319_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_6_7_n_0),
        .DOB(line_r_reg_r3_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_320_383_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_0_2_n_0),
        .DOB(line_r_reg_r3_320_383_0_2_n_1),
        .DOC(line_r_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_320_383_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_3_5_n_0),
        .DOB(line_r_reg_r3_320_383_3_5_n_1),
        .DOC(line_r_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_320_383_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_6_7_n_0),
        .DOB(line_r_reg_r3_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_384_447_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_0_2_n_0),
        .DOB(line_r_reg_r3_384_447_0_2_n_1),
        .DOC(line_r_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_384_447_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_3_5_n_0),
        .DOB(line_r_reg_r3_384_447_3_5_n_1),
        .DOC(line_r_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_384_447_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_6_7_n_0),
        .DOB(line_r_reg_r3_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_448_511_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_0_2_n_0),
        .DOB(line_r_reg_r3_448_511_0_2_n_1),
        .DOC(line_r_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_448_511_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_3_5_n_0),
        .DOB(line_r_reg_r3_448_511_3_5_n_1),
        .DOC(line_r_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_448_511_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_6_7_n_0),
        .DOB(line_r_reg_r3_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_512_575_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_0_2_n_0),
        .DOB(line_r_reg_r3_512_575_0_2_n_1),
        .DOC(line_r_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_512_575_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_3_5_n_0),
        .DOB(line_r_reg_r3_512_575_3_5_n_1),
        .DOC(line_r_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_512_575_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_6_7_n_0),
        .DOB(line_r_reg_r3_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_576_639_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_0_2_n_0),
        .DOB(line_r_reg_r3_576_639_0_2_n_1),
        .DOC(line_r_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_576_639_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_3_5_n_0),
        .DOB(line_r_reg_r3_576_639_3_5_n_1),
        .DOC(line_r_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_576_639_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_6_7_n_0),
        .DOB(line_r_reg_r3_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_640_703_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_0_2_n_0),
        .DOB(line_r_reg_r3_640_703_0_2_n_1),
        .DOC(line_r_reg_r3_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_640_703_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_3_5_n_0),
        .DOB(line_r_reg_r3_640_703_3_5_n_1),
        .DOC(line_r_reg_r3_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_640_703_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_6_7_n_0),
        .DOB(line_r_reg_r3_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_64_127_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_0_2_n_0),
        .DOB(line_r_reg_r3_64_127_0_2_n_1),
        .DOC(line_r_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_64_127_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_3_5_n_0),
        .DOB(line_r_reg_r3_64_127_3_5_n_1),
        .DOC(line_r_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_64_127_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_6_7_n_0),
        .DOB(line_r_reg_r3_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_704_767_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_0_2_n_0),
        .DOB(line_r_reg_r3_704_767_0_2_n_1),
        .DOC(line_r_reg_r3_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_704_767_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_3_5_n_0),
        .DOB(line_r_reg_r3_704_767_3_5_n_1),
        .DOC(line_r_reg_r3_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_704_767_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_6_7_n_0),
        .DOB(line_r_reg_r3_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_768_831_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_0_2_n_0),
        .DOB(line_r_reg_r3_768_831_0_2_n_1),
        .DOC(line_r_reg_r3_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_768_831_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_3_5_n_0),
        .DOB(line_r_reg_r3_768_831_3_5_n_1),
        .DOC(line_r_reg_r3_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_768_831_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_6_7_n_0),
        .DOB(line_r_reg_r3_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_832_895_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_0_2_n_0),
        .DOB(line_r_reg_r3_832_895_0_2_n_1),
        .DOC(line_r_reg_r3_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_832_895_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_3_5_n_0),
        .DOB(line_r_reg_r3_832_895_3_5_n_1),
        .DOC(line_r_reg_r3_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_832_895_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_6_7_n_0),
        .DOB(line_r_reg_r3_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_896_959_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_0_2_n_0),
        .DOB(line_r_reg_r3_896_959_0_2_n_1),
        .DOC(line_r_reg_r3_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_896_959_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_3_5_n_0),
        .DOB(line_r_reg_r3_896_959_3_5_n_1),
        .DOC(line_r_reg_r3_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_896_959_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_6_7_n_0),
        .DOB(line_r_reg_r3_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_960_1023_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_0_2_n_0),
        .DOB(line_r_reg_r3_960_1023_0_2_n_1),
        .DOC(line_r_reg_r3_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_960_1023_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_3_5_n_0),
        .DOB(line_r_reg_r3_960_1023_3_5_n_1),
        .DOC(line_r_reg_r3_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_960_1023_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_6_7_n_0),
        .DOB(line_r_reg_r3_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_10 
       (.I0(\multiresh_r[3][1]_i_30_n_0 ),
        .I1(\multiresh_r[3][1]_i_31_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\multiresh_r[3][1]_i_32_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\multiresh_r[3][1]_i_33_n_0 ),
        .O(\multiresh_r[3][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_11 
       (.I0(\multiresh_r[3][1]_i_34_n_0 ),
        .I1(\multiresh_r[3][1]_i_35_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\multiresh_r[3][1]_i_36_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\multiresh_r[3][1]_i_37_n_0 ),
        .O(\multiresh_r[3][1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_30 
       (.I0(line_r_reg_r3_448_511_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_0),
        .O(\multiresh_r[3][1]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_31 
       (.I0(line_r_reg_r3_320_383_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_0),
        .O(\multiresh_r[3][1]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_32 
       (.I0(line_r_reg_r3_192_255_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_0),
        .O(\multiresh_r[3][1]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_33 
       (.I0(line_r_reg_r3_64_127_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_0),
        .O(\multiresh_r[3][1]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_34 
       (.I0(line_r_reg_r3_960_1023_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_0),
        .O(\multiresh_r[3][1]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_35 
       (.I0(line_r_reg_r3_832_895_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_0),
        .O(\multiresh_r[3][1]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_36 
       (.I0(line_r_reg_r3_704_767_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_0),
        .O(\multiresh_r[3][1]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_37 
       (.I0(line_r_reg_r3_576_639_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_0),
        .O(\multiresh_r[3][1]_i_37_n_0 ));
  MUXF7 \multiresh_r_reg[3][1]_i_4 
       (.I0(\multiresh_r[3][1]_i_10_n_0 ),
        .I1(\multiresh_r[3][1]_i_11_n_0 ),
        .O(data_o03_out[0]),
        .S(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_22 
       (.I0(line_r_reg_r2_448_511_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_1),
        .O(\multiresv_r[1][2]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_23 
       (.I0(line_r_reg_r2_320_383_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_1),
        .O(\multiresv_r[1][2]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_24 
       (.I0(line_r_reg_r2_192_255_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_1),
        .O(\multiresv_r[1][2]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_25 
       (.I0(line_r_reg_r2_64_127_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_1),
        .O(\multiresv_r[1][2]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_26 
       (.I0(line_r_reg_r2_960_1023_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_1),
        .O(\multiresv_r[1][2]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_27 
       (.I0(line_r_reg_r2_832_895_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_1),
        .O(\multiresv_r[1][2]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_28 
       (.I0(line_r_reg_r2_704_767_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_1),
        .O(\multiresv_r[1][2]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_29 
       (.I0(line_r_reg_r2_576_639_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_1),
        .O(\multiresv_r[1][2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_8 
       (.I0(\multiresv_r[1][2]_i_22_n_0 ),
        .I1(\multiresv_r[1][2]_i_23_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][2]_i_24_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][2]_i_25_n_0 ),
        .O(\multiresv_r[1][2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_9 
       (.I0(\multiresv_r[1][2]_i_26_n_0 ),
        .I1(\multiresv_r[1][2]_i_27_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][2]_i_28_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][2]_i_29_n_0 ),
        .O(\multiresv_r[1][2]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_22 
       (.I0(line_r_reg_r2_448_511_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_2),
        .O(\multiresv_r[1][3]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_23 
       (.I0(line_r_reg_r2_320_383_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_2),
        .O(\multiresv_r[1][3]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_24 
       (.I0(line_r_reg_r2_192_255_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_2),
        .O(\multiresv_r[1][3]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_25 
       (.I0(line_r_reg_r2_64_127_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_2),
        .O(\multiresv_r[1][3]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_26 
       (.I0(line_r_reg_r2_960_1023_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_2),
        .O(\multiresv_r[1][3]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_27 
       (.I0(line_r_reg_r2_832_895_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_2),
        .O(\multiresv_r[1][3]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_28 
       (.I0(line_r_reg_r2_704_767_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_2),
        .O(\multiresv_r[1][3]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_29 
       (.I0(line_r_reg_r2_576_639_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_2),
        .O(\multiresv_r[1][3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_8 
       (.I0(\multiresv_r[1][3]_i_22_n_0 ),
        .I1(\multiresv_r[1][3]_i_23_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][3]_i_24_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][3]_i_25_n_0 ),
        .O(\multiresv_r[1][3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_9 
       (.I0(\multiresv_r[1][3]_i_26_n_0 ),
        .I1(\multiresv_r[1][3]_i_27_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][3]_i_28_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][3]_i_29_n_0 ),
        .O(\multiresv_r[1][3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_22 
       (.I0(line_r_reg_r2_448_511_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_0),
        .O(\multiresv_r[1][4]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_23 
       (.I0(line_r_reg_r2_320_383_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_0),
        .O(\multiresv_r[1][4]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_24 
       (.I0(line_r_reg_r2_192_255_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_0),
        .O(\multiresv_r[1][4]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_25 
       (.I0(line_r_reg_r2_64_127_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_0),
        .O(\multiresv_r[1][4]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_26 
       (.I0(line_r_reg_r2_960_1023_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_0),
        .O(\multiresv_r[1][4]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_27 
       (.I0(line_r_reg_r2_832_895_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_0),
        .O(\multiresv_r[1][4]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_28 
       (.I0(line_r_reg_r2_704_767_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_0),
        .O(\multiresv_r[1][4]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_29 
       (.I0(line_r_reg_r2_576_639_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_0),
        .O(\multiresv_r[1][4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_8 
       (.I0(\multiresv_r[1][4]_i_22_n_0 ),
        .I1(\multiresv_r[1][4]_i_23_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][4]_i_24_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][4]_i_25_n_0 ),
        .O(\multiresv_r[1][4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_9 
       (.I0(\multiresv_r[1][4]_i_26_n_0 ),
        .I1(\multiresv_r[1][4]_i_27_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][4]_i_28_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][4]_i_29_n_0 ),
        .O(\multiresv_r[1][4]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_22 
       (.I0(line_r_reg_r2_448_511_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_1),
        .O(\multiresv_r[1][5]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_23 
       (.I0(line_r_reg_r2_320_383_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_1),
        .O(\multiresv_r[1][5]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_24 
       (.I0(line_r_reg_r2_192_255_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_1),
        .O(\multiresv_r[1][5]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_25 
       (.I0(line_r_reg_r2_64_127_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_1),
        .O(\multiresv_r[1][5]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_26 
       (.I0(line_r_reg_r2_960_1023_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_1),
        .O(\multiresv_r[1][5]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_27 
       (.I0(line_r_reg_r2_832_895_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_1),
        .O(\multiresv_r[1][5]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_28 
       (.I0(line_r_reg_r2_704_767_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_1),
        .O(\multiresv_r[1][5]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_29 
       (.I0(line_r_reg_r2_576_639_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_1),
        .O(\multiresv_r[1][5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_8 
       (.I0(\multiresv_r[1][5]_i_22_n_0 ),
        .I1(\multiresv_r[1][5]_i_23_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][5]_i_24_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][5]_i_25_n_0 ),
        .O(\multiresv_r[1][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_9 
       (.I0(\multiresv_r[1][5]_i_26_n_0 ),
        .I1(\multiresv_r[1][5]_i_27_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][5]_i_28_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][5]_i_29_n_0 ),
        .O(\multiresv_r[1][5]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_22 
       (.I0(line_r_reg_r2_448_511_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_2),
        .O(\multiresv_r[1][6]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_23 
       (.I0(line_r_reg_r2_320_383_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_2),
        .O(\multiresv_r[1][6]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_24 
       (.I0(line_r_reg_r2_192_255_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_2),
        .O(\multiresv_r[1][6]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_25 
       (.I0(line_r_reg_r2_64_127_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_2),
        .O(\multiresv_r[1][6]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_26 
       (.I0(line_r_reg_r2_960_1023_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_2),
        .O(\multiresv_r[1][6]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_27 
       (.I0(line_r_reg_r2_832_895_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_2),
        .O(\multiresv_r[1][6]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_28 
       (.I0(line_r_reg_r2_704_767_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_2),
        .O(\multiresv_r[1][6]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_29 
       (.I0(line_r_reg_r2_576_639_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_2),
        .O(\multiresv_r[1][6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_8 
       (.I0(\multiresv_r[1][6]_i_22_n_0 ),
        .I1(\multiresv_r[1][6]_i_23_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][6]_i_24_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][6]_i_25_n_0 ),
        .O(\multiresv_r[1][6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_9 
       (.I0(\multiresv_r[1][6]_i_26_n_0 ),
        .I1(\multiresv_r[1][6]_i_27_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][6]_i_28_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][6]_i_29_n_0 ),
        .O(\multiresv_r[1][6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_10 
       (.I0(line_r_reg_r2_960_1023_6_7_n_0),
        .I1(line_r_reg_r2_896_959_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_0),
        .O(\multiresv_r[1][7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_11 
       (.I0(line_r_reg_r2_704_767_6_7_n_0),
        .I1(line_r_reg_r2_640_703_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_0),
        .O(\multiresv_r[1][7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_12 
       (.I0(line_r_reg_r2_448_511_6_7_n_0),
        .I1(line_r_reg_r2_384_447_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_0),
        .O(\multiresv_r[1][7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_13 
       (.I0(line_r_reg_r2_192_255_6_7_n_0),
        .I1(line_r_reg_r2_128_191_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_0),
        .O(\multiresv_r[1][7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_3 
       (.I0(\multiresv_r[1][7]_i_10_n_0 ),
        .I1(\multiresv_r[1][7]_i_11_n_0 ),
        .I2(\rdptr_r[9]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][7]_i_12_n_0 ),
        .I4(\rdptr_r[8]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][7]_i_13_n_0 ),
        .O(data_o01_out[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_10 
       (.I0(line_r_reg_r2_960_1023_6_7_n_1),
        .I1(line_r_reg_r2_896_959_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_1),
        .O(\multiresv_r[1][8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_11 
       (.I0(line_r_reg_r2_704_767_6_7_n_1),
        .I1(line_r_reg_r2_640_703_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_1),
        .O(\multiresv_r[1][8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_12 
       (.I0(line_r_reg_r2_448_511_6_7_n_1),
        .I1(line_r_reg_r2_384_447_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_1),
        .O(\multiresv_r[1][8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_13 
       (.I0(line_r_reg_r2_192_255_6_7_n_1),
        .I1(line_r_reg_r2_128_191_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_1),
        .O(\multiresv_r[1][8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_3 
       (.I0(\multiresv_r[1][8]_i_10_n_0 ),
        .I1(\multiresv_r[1][8]_i_11_n_0 ),
        .I2(\rdptr_r[9]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][8]_i_12_n_0 ),
        .I4(\rdptr_r[8]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][8]_i_13_n_0 ),
        .O(data_o01_out[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_12 
       (.I0(\multiresv_r[7][1]_i_38_n_0 ),
        .I1(\multiresv_r[7][1]_i_39_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[7][1]_i_40_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[7][1]_i_41_n_0 ),
        .O(\multiresv_r[7][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_13 
       (.I0(\multiresv_r[7][1]_i_42_n_0 ),
        .I1(\multiresv_r[7][1]_i_43_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[7][1]_i_44_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[7][1]_i_45_n_0 ),
        .O(\multiresv_r[7][1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_38 
       (.I0(line_r_reg_r2_448_511_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_0),
        .O(\multiresv_r[7][1]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_39 
       (.I0(line_r_reg_r2_320_383_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_0),
        .O(\multiresv_r[7][1]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_40 
       (.I0(line_r_reg_r2_192_255_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_0),
        .O(\multiresv_r[7][1]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_41 
       (.I0(line_r_reg_r2_64_127_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_0),
        .O(\multiresv_r[7][1]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_42 
       (.I0(line_r_reg_r2_960_1023_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_0),
        .O(\multiresv_r[7][1]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_43 
       (.I0(line_r_reg_r2_832_895_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_0),
        .O(\multiresv_r[7][1]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_44 
       (.I0(line_r_reg_r2_704_767_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_0),
        .O(\multiresv_r[7][1]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_45 
       (.I0(line_r_reg_r2_576_639_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_0),
        .O(\multiresv_r[7][1]_i_45_n_0 ));
  MUXF7 \multiresv_r_reg[1][2]_i_3 
       (.I0(\multiresv_r[1][2]_i_8_n_0 ),
        .I1(\multiresv_r[1][2]_i_9_n_0 ),
        .O(data_o01_out[1]),
        .S(\rdptr_r[9]_i_2__0_n_0 ));
  MUXF7 \multiresv_r_reg[1][3]_i_3 
       (.I0(\multiresv_r[1][3]_i_8_n_0 ),
        .I1(\multiresv_r[1][3]_i_9_n_0 ),
        .O(data_o01_out[2]),
        .S(\rdptr_r[9]_i_2__0_n_0 ));
  MUXF7 \multiresv_r_reg[1][4]_i_3 
       (.I0(\multiresv_r[1][4]_i_8_n_0 ),
        .I1(\multiresv_r[1][4]_i_9_n_0 ),
        .O(data_o01_out[3]),
        .S(\rdptr_r[9]_i_2__0_n_0 ));
  MUXF7 \multiresv_r_reg[1][5]_i_3 
       (.I0(\multiresv_r[1][5]_i_8_n_0 ),
        .I1(\multiresv_r[1][5]_i_9_n_0 ),
        .O(data_o01_out[4]),
        .S(\rdptr_r[9]_i_2__0_n_0 ));
  MUXF7 \multiresv_r_reg[1][6]_i_3 
       (.I0(\multiresv_r[1][6]_i_8_n_0 ),
        .I1(\multiresv_r[1][6]_i_9_n_0 ),
        .O(data_o01_out[5]),
        .S(\rdptr_r[9]_i_2__0_n_0 ));
  MUXF7 \multiresv_r_reg[7][1]_i_5 
       (.I0(\multiresv_r[7][1]_i_12_n_0 ),
        .I1(\multiresv_r[7][1]_i_13_n_0 ),
        .O(data_o01_out[0]),
        .S(\rdptr_r[9]_i_2__0_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry
       (.CI(1'b0),
        .CO({rdptr_r1_carry_n_0,rdptr_r1_carry_n_1,rdptr_r1_carry_n_2,rdptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({rdptr_r1_carry__0_0,rdptr_r1_carry_i_4_n_0}),
        .O(NLW_rdptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({rdptr_r1_carry__0_1[1],rdptr_r1_carry_i_6_n_0,rdptr_r1_carry__0_1[0],rdptr_r1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry__0
       (.CI(rdptr_r1_carry_n_0),
        .CO({NLW_rdptr_r1_carry__0_CO_UNCONNECTED[3:1],load}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rdptr_r_reg[0]_rep_0 }),
        .O(NLW_rdptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,rdptr_r1_carry__0_i_2_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry__0_i_2
       (.I0(\rdptr_r_reg[8]_0 ),
        .I1(rdptr_r1_carry__0_2),
        .I2(\rdptr_r_reg[9]_0 ),
        .I3(rdptr_r1_carry__0_3),
        .O(rdptr_r1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hCB80)) 
    rdptr_r1_carry_i_4
       (.I0(rdptr_r_reg),
        .I1(rdptr_r1_carry_0[0]),
        .I2(rdptr_r1_carry_0[1]),
        .I3(rdptr_r_reg__0),
        .O(rdptr_r1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry_i_6
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(rdptr_r1_carry_1),
        .I2(\rdptr_r_reg[5]_0 ),
        .I3(rdptr_r1_carry_2),
        .O(rdptr_r1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h1842)) 
    rdptr_r1_carry_i_8
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(rdptr_r1_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    \rdptr_r[0]_i_1__0 
       (.I0(\rdptr_r_reg[0]_rep_1 ),
        .I1(nr_rdline_r[1]),
        .I2(nr_rdline_r[0]),
        .O(\rdptr_r[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_i_2__0 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(load),
        .O(\rdptr_r[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_rep_i_1__1 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(load),
        .O(\rdptr_r[0]_rep_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \rdptr_r[1]_i_1__0 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(load),
        .O(\rdptr_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \rdptr_r[2]_i_1__0 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(load),
        .O(\rdptr_r[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \rdptr_r[3]_i_1__0 
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(load),
        .O(\rdptr_r[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \rdptr_r[4]_i_1__0 
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(load),
        .O(\rdptr_r[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[5]_i_1__0 
       (.I0(line_r_reg_r2_0_63_0_2_i_1__0_n_0),
        .I1(load),
        .O(\rdptr_r[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[6]_i_1__0 
       (.I0(\rdptr_r[6]_i_2__0_n_0 ),
        .I1(load),
        .O(\rdptr_r[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rdptr_r[6]_i_2__0 
       (.I0(\rdptr_r[8]_i_3__0_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .O(\rdptr_r[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[7]_i_1__0 
       (.I0(\rdptr_r[7]_i_2__0_n_0 ),
        .I1(load),
        .O(\rdptr_r[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rdptr_r[7]_i_2__0 
       (.I0(\rdptr_r[8]_i_3__0_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .O(\rdptr_r[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[8]_i_1__0 
       (.I0(\rdptr_r[8]_i_2__0_n_0 ),
        .I1(load),
        .O(\rdptr_r[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rdptr_r[8]_i_2__0 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .O(\rdptr_r[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rdptr_r[8]_i_3__0 
       (.I0(\rdptr_r_reg[5]_0 ),
        .I1(\rdptr_r_reg[3]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(rdptr_r_reg),
        .I4(\rdptr_r_reg[2]_0 ),
        .I5(\rdptr_r_reg[4]_0 ),
        .O(\rdptr_r[8]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[9]_i_1__0 
       (.I0(\rdptr_r[9]_i_2__0_n_0 ),
        .I1(load),
        .O(\rdptr_r[9]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rdptr_r[9]_i_2__0 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .I4(\rdptr_r_reg[9]_0 ),
        .O(\rdptr_r[9]_i_2__0_n_0 ));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[0]_i_2__0_n_0 ),
        .Q(rdptr_r_reg));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0]_rep 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[0]_rep_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[0]_rep_n_0 ));
  FDCE \rdptr_r_reg[1] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[1]_i_1__0_n_0 ),
        .Q(rdptr_r_reg__0));
  FDCE \rdptr_r_reg[2] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[2]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[2]_0 ));
  FDCE \rdptr_r_reg[3] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[3]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[3]_0 ));
  FDCE \rdptr_r_reg[4] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[4]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[4]_0 ));
  FDCE \rdptr_r_reg[5] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[5]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[5]_0 ));
  FDCE \rdptr_r_reg[6] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[6]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[6]_0 ));
  FDCE \rdptr_r_reg[7] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[7]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[7]_0 ));
  FDCE \rdptr_r_reg[8] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[8]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[8]_0 ));
  FDCE \rdptr_r_reg[9] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[9]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_24 
       (.I0(line_r_reg_r3_960_1023_6_7_n_1),
        .I1(line_r_reg_r3_896_959_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_832_895_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_768_831_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_25 
       (.I0(line_r_reg_r3_704_767_6_7_n_1),
        .I1(line_r_reg_r3_640_703_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_576_639_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_512_575_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \sumresh_r_nxt[-1111111104]__1_i_26 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_41_n_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .I3(\rdptr_r_reg[9]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_27 
       (.I0(line_r_reg_r3_448_511_6_7_n_1),
        .I1(line_r_reg_r3_384_447_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_320_383_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_256_319_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sumresh_r_nxt[-1111111104]__1_i_28 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_41_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_29 
       (.I0(line_r_reg_r3_192_255_6_7_n_1),
        .I1(line_r_reg_r3_128_191_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_64_127_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_0_63_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sumresh_r_nxt[-1111111104]__1_i_39 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_41_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_40 
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .I5(\rdptr_r_reg[6]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_41 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r_reg[4]_0 ),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(rdptr_r_reg__0),
        .I4(\rdptr_r_reg[3]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_5 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_24_n_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_25_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ),
        .I3(\sumresh_r_nxt[-1111111104]__1_i_27_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I5(\sumresh_r_nxt[-1111111104]__1_i_29_n_0 ),
        .O(data_o03_out[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_18 
       (.I0(line_r_reg_r3_960_1023_6_7_n_0),
        .I1(line_r_reg_r3_896_959_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_832_895_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_768_831_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_19 
       (.I0(line_r_reg_r3_704_767_6_7_n_0),
        .I1(line_r_reg_r3_640_703_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_576_639_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_512_575_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_20 
       (.I0(line_r_reg_r3_448_511_6_7_n_0),
        .I1(line_r_reg_r3_384_447_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_320_383_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_256_319_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_21 
       (.I0(line_r_reg_r3_192_255_6_7_n_0),
        .I1(line_r_reg_r3_128_191_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_64_127_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_0_63_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_5 
       (.I0(\sumresh_r_nxt[-1111111105]__1_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111105]__1_i_19_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ),
        .I3(\sumresh_r_nxt[-1111111105]__1_i_20_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I5(\sumresh_r_nxt[-1111111105]__1_i_21_n_0 ),
        .O(data_o03_out[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_12 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_38_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_39_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_40_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_41_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_13 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_42_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_43_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_44_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_45_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_38 
       (.I0(line_r_reg_r3_448_511_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_39 
       (.I0(line_r_reg_r3_320_383_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_40 
       (.I0(line_r_reg_r3_192_255_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_41 
       (.I0(line_r_reg_r3_64_127_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_42 
       (.I0(line_r_reg_r3_960_1023_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_43 
       (.I0(line_r_reg_r3_832_895_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_44 
       (.I0(line_r_reg_r3_704_767_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_45 
       (.I0(line_r_reg_r3_576_639_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_45_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111106]__1_i_5 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_12_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_13_n_0 ),
        .O(data_o03_out[5]),
        .S(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_12 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_38_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_39_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_40_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_41_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_13 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_42_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_43_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_44_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_45_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_38 
       (.I0(line_r_reg_r3_448_511_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_39 
       (.I0(line_r_reg_r3_320_383_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_40 
       (.I0(line_r_reg_r3_192_255_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_41 
       (.I0(line_r_reg_r3_64_127_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_42 
       (.I0(line_r_reg_r3_960_1023_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_43 
       (.I0(line_r_reg_r3_832_895_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_44 
       (.I0(line_r_reg_r3_704_767_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_45 
       (.I0(line_r_reg_r3_576_639_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_45_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111107]__1_i_5 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_12_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_13_n_0 ),
        .O(data_o03_out[4]),
        .S(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_12 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_38_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_39_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_40_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_41_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_13 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_42_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_43_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_44_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_45_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_38 
       (.I0(line_r_reg_r3_448_511_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_39 
       (.I0(line_r_reg_r3_320_383_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_40 
       (.I0(line_r_reg_r3_192_255_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_41 
       (.I0(line_r_reg_r3_64_127_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_42 
       (.I0(line_r_reg_r3_960_1023_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_43 
       (.I0(line_r_reg_r3_832_895_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_44 
       (.I0(line_r_reg_r3_704_767_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_45 
       (.I0(line_r_reg_r3_576_639_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_45_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111108]__1_i_5 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_12_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_13_n_0 ),
        .O(data_o03_out[3]),
        .S(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_12 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_38_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_39_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_40_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_41_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_13 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_42_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_43_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_44_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_45_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_38 
       (.I0(line_r_reg_r3_448_511_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_39 
       (.I0(line_r_reg_r3_320_383_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_40 
       (.I0(line_r_reg_r3_192_255_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_41 
       (.I0(line_r_reg_r3_64_127_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_42 
       (.I0(line_r_reg_r3_960_1023_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_43 
       (.I0(line_r_reg_r3_832_895_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_44 
       (.I0(line_r_reg_r3_704_767_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_45 
       (.I0(line_r_reg_r3_576_639_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_45_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111109]__1_i_5 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_12_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_13_n_0 ),
        .O(data_o03_out[2]),
        .S(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_12 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_38_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_39_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_40_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_41_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_13 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_42_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_43_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_44_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_45_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_38 
       (.I0(line_r_reg_r3_448_511_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_39 
       (.I0(line_r_reg_r3_320_383_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_40 
       (.I0(line_r_reg_r3_192_255_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_41 
       (.I0(line_r_reg_r3_64_127_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_42 
       (.I0(line_r_reg_r3_960_1023_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_43 
       (.I0(line_r_reg_r3_832_895_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_44 
       (.I0(line_r_reg_r3_704_767_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_45 
       (.I0(line_r_reg_r3_576_639_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_45_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111110]__1_i_5 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_12_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_13_n_0 ),
        .O(data_o03_out[1]),
        .S(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_12 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_26_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_27_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_13 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_28_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_29_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_26 
       (.I0(line_r_reg_r1_192_255_0_2_n_0),
        .I1(line_r_reg_r1_128_191_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_27 
       (.I0(line_r_reg_r1_448_511_0_2_n_0),
        .I1(line_r_reg_r1_384_447_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_28 
       (.I0(line_r_reg_r1_704_767_0_2_n_0),
        .I1(line_r_reg_r1_640_703_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_29 
       (.I0(line_r_reg_r1_960_1023_0_2_n_0),
        .I1(line_r_reg_r1_896_959_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_29_n_0 ));
  MUXF8 \sumresh_r_nxt[-1111111111]__2_i_5 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_12_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_13_n_0 ),
        .O(data_o0[0]),
        .S(\rdptr_r_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_18 
       (.I0(line_r_reg_r1_192_255_6_7_n_1),
        .I1(line_r_reg_r1_128_191_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_19 
       (.I0(line_r_reg_r1_448_511_6_7_n_1),
        .I1(line_r_reg_r1_384_447_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_20 
       (.I0(line_r_reg_r1_704_767_6_7_n_1),
        .I1(line_r_reg_r1_640_703_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_21 
       (.I0(line_r_reg_r1_960_1023_6_7_n_1),
        .I1(line_r_reg_r1_896_959_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_18 
       (.I0(line_r_reg_r1_192_255_6_7_n_0),
        .I1(line_r_reg_r1_128_191_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_19 
       (.I0(line_r_reg_r1_448_511_6_7_n_0),
        .I1(line_r_reg_r1_384_447_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_20 
       (.I0(line_r_reg_r1_704_767_6_7_n_0),
        .I1(line_r_reg_r1_640_703_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_21 
       (.I0(line_r_reg_r1_960_1023_6_7_n_0),
        .I1(line_r_reg_r1_896_959_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_18 
       (.I0(line_r_reg_r1_192_255_3_5_n_2),
        .I1(line_r_reg_r1_128_191_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_19 
       (.I0(line_r_reg_r1_448_511_3_5_n_2),
        .I1(line_r_reg_r1_384_447_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_20 
       (.I0(line_r_reg_r1_704_767_3_5_n_2),
        .I1(line_r_reg_r1_640_703_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_21 
       (.I0(line_r_reg_r1_960_1023_3_5_n_2),
        .I1(line_r_reg_r1_896_959_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_18 
       (.I0(line_r_reg_r1_192_255_3_5_n_1),
        .I1(line_r_reg_r1_128_191_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_19 
       (.I0(line_r_reg_r1_448_511_3_5_n_1),
        .I1(line_r_reg_r1_384_447_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_20 
       (.I0(line_r_reg_r1_704_767_3_5_n_1),
        .I1(line_r_reg_r1_640_703_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_21 
       (.I0(line_r_reg_r1_960_1023_3_5_n_1),
        .I1(line_r_reg_r1_896_959_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_18 
       (.I0(line_r_reg_r1_192_255_3_5_n_0),
        .I1(line_r_reg_r1_128_191_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_19 
       (.I0(line_r_reg_r1_448_511_3_5_n_0),
        .I1(line_r_reg_r1_384_447_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_20 
       (.I0(line_r_reg_r1_704_767_3_5_n_0),
        .I1(line_r_reg_r1_640_703_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_21 
       (.I0(line_r_reg_r1_960_1023_3_5_n_0),
        .I1(line_r_reg_r1_896_959_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_18 
       (.I0(line_r_reg_r1_192_255_0_2_n_2),
        .I1(line_r_reg_r1_128_191_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_19 
       (.I0(line_r_reg_r1_448_511_0_2_n_2),
        .I1(line_r_reg_r1_384_447_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_20 
       (.I0(line_r_reg_r1_704_767_0_2_n_2),
        .I1(line_r_reg_r1_640_703_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_21 
       (.I0(line_r_reg_r1_960_1023_0_2_n_2),
        .I1(line_r_reg_r1_896_959_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_18 
       (.I0(line_r_reg_r1_192_255_0_2_n_1),
        .I1(line_r_reg_r1_128_191_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_19 
       (.I0(line_r_reg_r1_448_511_0_2_n_1),
        .I1(line_r_reg_r1_384_447_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_20 
       (.I0(line_r_reg_r1_704_767_0_2_n_1),
        .I1(line_r_reg_r1_640_703_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_21 
       (.I0(line_r_reg_r1_960_1023_0_2_n_1),
        .I1(line_r_reg_r1_896_959_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_21_n_0 ));
  MUXF8 \sumresv_r_reg[-1111111104]_i_3 
       (.I0(\sumresv_r_reg[-1111111104]_i_8_n_0 ),
        .I1(\sumresv_r_reg[-1111111104]_i_9_n_0 ),
        .O(data_o0[7]),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_8 
       (.I0(\sumresv_r[-1111111104]_i_18_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_19_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_9 
       (.I0(\sumresv_r[-1111111104]_i_20_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_21_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111105]_i_3 
       (.I0(\sumresv_r_reg[-1111111105]_i_8_n_0 ),
        .I1(\sumresv_r_reg[-1111111105]_i_9_n_0 ),
        .O(data_o0[6]),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_8 
       (.I0(\sumresv_r[-1111111105]_i_18_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_19_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_9 
       (.I0(\sumresv_r[-1111111105]_i_20_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_21_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111106]_i_3 
       (.I0(\sumresv_r_reg[-1111111106]_i_8_n_0 ),
        .I1(\sumresv_r_reg[-1111111106]_i_9_n_0 ),
        .O(data_o0[5]),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_8 
       (.I0(\sumresv_r[-1111111106]_i_18_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_19_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_9 
       (.I0(\sumresv_r[-1111111106]_i_20_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_21_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111107]_i_3 
       (.I0(\sumresv_r_reg[-1111111107]_i_8_n_0 ),
        .I1(\sumresv_r_reg[-1111111107]_i_9_n_0 ),
        .O(data_o0[4]),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_8 
       (.I0(\sumresv_r[-1111111107]_i_18_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_19_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_9 
       (.I0(\sumresv_r[-1111111107]_i_20_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_21_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111108]_i_3 
       (.I0(\sumresv_r_reg[-1111111108]_i_8_n_0 ),
        .I1(\sumresv_r_reg[-1111111108]_i_9_n_0 ),
        .O(data_o0[3]),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_8 
       (.I0(\sumresv_r[-1111111108]_i_18_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_19_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_9 
       (.I0(\sumresv_r[-1111111108]_i_20_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_21_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111109]_i_3 
       (.I0(\sumresv_r_reg[-1111111109]_i_8_n_0 ),
        .I1(\sumresv_r_reg[-1111111109]_i_9_n_0 ),
        .O(data_o0[2]),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_8 
       (.I0(\sumresv_r[-1111111109]_i_18_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_19_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_9 
       (.I0(\sumresv_r[-1111111109]_i_20_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_21_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111110]_i_3 
       (.I0(\sumresv_r_reg[-1111111110]_i_8_n_0 ),
        .I1(\sumresv_r_reg[-1111111110]_i_9_n_0 ),
        .O(data_o0[1]),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_8 
       (.I0(\sumresv_r[-1111111110]_i_18_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_19_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_9 
       (.I0(\sumresv_r[-1111111110]_i_20_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_21_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry
       (.CI(1'b0),
        .CO({wrptr_r1_carry_n_0,wrptr_r1_carry_n_1,wrptr_r1_carry_n_2,wrptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({wrptr_r1_carry__0_0,wrptr_r1_carry_i_4__0_n_0}),
        .O(NLW_wrptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({wrptr_r1_carry__0_1[1],wrptr_r1_carry_i_6__0_n_0,wrptr_r1_carry__0_1[0],wrptr_r1_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry__0
       (.CI(wrptr_r1_carry_n_0),
        .CO({NLW_wrptr_r1_carry__0_CO_UNCONNECTED[3:1],wrptr_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\wrptr_r_reg[0]_0 }),
        .O(NLW_wrptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,wrptr_r1_carry__0_i_2__0_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry__0_i_2__0
       (.I0(Q[6]),
        .I1(wrptr_r1_carry__0_2),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_3),
        .O(wrptr_r1_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h8CE0)) 
    wrptr_r1_carry_i_4__0
       (.I0(wrptr_r_reg[0]),
        .I1(wrptr_r_reg[1]),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry_i_6__0
       (.I0(Q[2]),
        .I1(wrptr_r1_carry_0),
        .I2(Q[3]),
        .I3(wrptr_r1_carry_1),
        .O(wrptr_r1_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h4218)) 
    wrptr_r1_carry_i_8__0
       (.I0(wrptr_r_reg[0]),
        .I1(wrptr_r_reg[1]),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wrptr_r[0]_i_1__0 
       (.I0(wrptr_r_reg[0]),
        .I1(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[1]_i_1__0 
       (.I0(wrptr_r_reg[1]),
        .I1(wrptr_r_reg[0]),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[2]_i_1__0 
       (.I0(Q[0]),
        .I1(wrptr_r_reg[1]),
        .I2(wrptr_r_reg[0]),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(wrptr_r_reg[0]),
        .I3(wrptr_r_reg[1]),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(wrptr_r_reg[1]),
        .I3(wrptr_r_reg[0]),
        .I4(Q[0]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\wrptr_r[5]_i_2__0_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \wrptr_r[5]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(wrptr_r_reg[0]),
        .I3(wrptr_r_reg[1]),
        .I4(Q[1]),
        .O(\wrptr_r[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[6]_i_1__0 
       (.I0(Q[4]),
        .I1(\wrptr_r[9]_i_3__0_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[7]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\wrptr_r[9]_i_3__0_n_0 ),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[8]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\wrptr_r[9]_i_3__0_n_0 ),
        .I3(Q[4]),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[8]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \wrptr_r[9]_i_1 
       (.I0(graydata_valid),
        .I1(nr_wrline_r[0]),
        .I2(nr_wrline_r[1]),
        .O(\wrptr_r[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[9]_i_2__0 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_3__0_n_0 ),
        .I4(Q[5]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wrptr_r[9]_i_3__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(wrptr_r_reg[1]),
        .I3(wrptr_r_reg[0]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\wrptr_r[9]_i_3__0_n_0 ));
  FDCE \wrptr_r_reg[0] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[0]_i_1__0_n_0 ),
        .Q(wrptr_r_reg[0]));
  FDCE \wrptr_r_reg[1] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[1]_i_1__0_n_0 ),
        .Q(wrptr_r_reg[1]));
  FDCE \wrptr_r_reg[2] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[2]_i_1__0_n_0 ),
        .Q(Q[0]));
  FDCE \wrptr_r_reg[3] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[3]_i_1__0_n_0 ),
        .Q(Q[1]));
  FDCE \wrptr_r_reg[4] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[4]_i_1__0_n_0 ),
        .Q(Q[2]));
  FDCE \wrptr_r_reg[5] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[5]_i_1__0_n_0 ),
        .Q(Q[3]));
  FDCE \wrptr_r_reg[6] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[6]_i_1__0_n_0 ),
        .Q(Q[4]));
  FDCE \wrptr_r_reg[7] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[7]_i_1__0_n_0 ),
        .Q(Q[5]));
  FDCE \wrptr_r_reg[8] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[8]_i_1__0_n_0 ),
        .Q(Q[6]));
  FDCE \wrptr_r_reg[9] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[9]_i_2__0_n_0 ),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "linebuffer" *) 
module design_1_sobel_v1_0_0_0_linebuffer_0
   (\rdptr_r_reg[2]_0 ,
    \rdptr_r_reg[3]_0 ,
    \rdptr_r_reg[4]_0 ,
    \rdptr_r_reg[5]_0 ,
    \rdptr_r_reg[8]_0 ,
    \rdptr_r_reg[7]_0 ,
    \rdptr_r_reg[6]_0 ,
    \rdptr_r_reg[9]_0 ,
    D,
    \nr_rdline_r_reg[1] ,
    \nr_rdline_r_reg[1]_0 ,
    \nr_rdline_r_reg[1]_1 ,
    data_o,
    Q,
    \rdptr_r_reg[9]_1 ,
    \rdptr_r_reg[9]_2 ,
    \rdptr_r_reg[9]_3 ,
    \rdptr_r_reg[9]_4 ,
    \rdptr_r_reg[9]_5 ,
    \rdptr_r_reg[9]_6 ,
    \rdptr_r_reg[9]_7 ,
    \rdptr_r_reg[9]_8 ,
    \rdptr_r_reg[7]_1 ,
    \rdptr_r_reg[7]_2 ,
    \rdptr_r_reg[7]_3 ,
    \rdptr_r_reg[7]_4 ,
    \rdptr_r_reg[7]_5 ,
    \rdptr_r_reg[7]_6 ,
    \rdptr_r_reg[7]_7 ,
    \rdptr_r_reg[7]_8 ,
    \rdptr_r_reg[7]_9 ,
    \rdptr_r_reg[7]_10 ,
    \rdptr_r_reg[7]_11 ,
    \rdptr_r_reg[7]_12 ,
    \rdptr_r_reg[7]_13 ,
    \rdptr_r_reg[7]_14 ,
    \rdptr_r_reg[7]_15 ,
    \rdptr_r_reg[7]_16 ,
    rdptr_r1_carry__0_0,
    rdptr_r1_carry__0_1,
    \rdptr_r_reg[0]_rep_0 ,
    wrptr_r1_carry__0_0,
    wrptr_r1_carry__0_1,
    \wrptr_r_reg[0]_0 ,
    clk_i,
    rst_i,
    data_o0,
    \sumresv_r_reg[-1111111111] ,
    nr_rdline_r,
    \sumresv_r_reg[-1111111111]_0 ,
    \sumresv_r_reg[-1111111110] ,
    \sumresv_r_reg[-1111111110]_0 ,
    \sumresv_r_reg[-1111111109] ,
    \sumresv_r_reg[-1111111109]_0 ,
    \sumresv_r_reg[-1111111108] ,
    \sumresv_r_reg[-1111111108]_0 ,
    \sumresv_r_reg[-1111111107] ,
    \sumresv_r_reg[-1111111107]_0 ,
    \sumresv_r_reg[-1111111106] ,
    \sumresv_r_reg[-1111111106]_0 ,
    \sumresv_r_reg[-1111111105] ,
    \sumresv_r_reg[-1111111105]_0 ,
    \sumresv_r_reg[-1111111104] ,
    \sumresv_r_reg[-1111111104]_0 ,
    data_o01_out,
    \multiresv_r_reg[1][1] ,
    \multiresv_r_reg[1][1]_0 ,
    \multiresv_r_reg[1][2] ,
    \multiresv_r_reg[1][2]_0 ,
    \multiresv_r_reg[1][3] ,
    \multiresv_r_reg[1][3]_0 ,
    \multiresv_r_reg[1][4] ,
    \multiresv_r_reg[1][4]_0 ,
    \multiresv_r_reg[1][5] ,
    \multiresv_r_reg[1][5]_0 ,
    \multiresv_r_reg[1][6] ,
    \multiresv_r_reg[1][6]_0 ,
    \multiresv_r_reg[1][7] ,
    \multiresv_r_reg[1][7]_0 ,
    \multiresv_r_reg[1][8] ,
    \multiresv_r_reg[1][8]_0 ,
    data_o03_out,
    \sumresh_r_nxt[-1111111111]__4 ,
    \sumresh_r_nxt[-1111111111]__4_0 ,
    \sumresh_r_nxt[-1111111110]__4 ,
    \sumresh_r_nxt[-1111111110]__4_0 ,
    \sumresh_r_nxt[-1111111109]__4 ,
    \sumresh_r_nxt[-1111111109]__4_0 ,
    \sumresh_r_nxt[-1111111108]__4 ,
    \sumresh_r_nxt[-1111111108]__4_0 ,
    \sumresh_r_nxt[-1111111107]__4 ,
    \sumresh_r_nxt[-1111111107]__4_0 ,
    \sumresh_r_nxt[-1111111106]__4 ,
    \sumresh_r_nxt[-1111111106]__4_0 ,
    \sumresh_r_nxt[-1111111105]__4 ,
    \sumresh_r_nxt[-1111111105]__4_0 ,
    \sumresh_r_nxt[-1111111104]__4 ,
    \sumresh_r_nxt[-1111111104]__4_0 ,
    rdptr_r1_carry_0,
    rdptr_r1_carry_1,
    rdptr_r1_carry_2,
    rdptr_r1_carry__0_2,
    rdptr_r1_carry__0_3,
    wrptr_r1_carry_0,
    wrptr_r1_carry_1,
    wrptr_r1_carry__0_2,
    wrptr_r1_carry__0_3,
    \rdptr_r_reg[0]_rep_1 ,
    graydata_valid,
    nr_wrline_r,
    \sumresv_r[-1111111104]_i_17_0 ,
    \multiresv_r[1][3]_i_18_0 ,
    \multiresv_r[1][3]_i_18_1 ,
    \multiresv_r[1][3]_i_18_2 ,
    \multiresv_r[1][6]_i_18_0 ,
    \multiresv_r[1][6]_i_18_1 ,
    \multiresv_r[1][6]_i_18_2 ,
    \multiresv_r[1][8]_i_6_0 ,
    \multiresv_r[1][8]_i_6_1 ,
    graydata_o);
  output \rdptr_r_reg[2]_0 ;
  output \rdptr_r_reg[3]_0 ;
  output \rdptr_r_reg[4]_0 ;
  output \rdptr_r_reg[5]_0 ;
  output \rdptr_r_reg[8]_0 ;
  output \rdptr_r_reg[7]_0 ;
  output \rdptr_r_reg[6]_0 ;
  output \rdptr_r_reg[9]_0 ;
  output [6:0]D;
  output \nr_rdline_r_reg[1] ;
  output \nr_rdline_r_reg[1]_0 ;
  output \nr_rdline_r_reg[1]_1 ;
  output [21:0]data_o;
  output [7:0]Q;
  output \rdptr_r_reg[9]_1 ;
  output \rdptr_r_reg[9]_2 ;
  output \rdptr_r_reg[9]_3 ;
  output \rdptr_r_reg[9]_4 ;
  output \rdptr_r_reg[9]_5 ;
  output \rdptr_r_reg[9]_6 ;
  output \rdptr_r_reg[9]_7 ;
  output \rdptr_r_reg[9]_8 ;
  output \rdptr_r_reg[7]_1 ;
  output \rdptr_r_reg[7]_2 ;
  output \rdptr_r_reg[7]_3 ;
  output \rdptr_r_reg[7]_4 ;
  output \rdptr_r_reg[7]_5 ;
  output \rdptr_r_reg[7]_6 ;
  output \rdptr_r_reg[7]_7 ;
  output \rdptr_r_reg[7]_8 ;
  output \rdptr_r_reg[7]_9 ;
  output \rdptr_r_reg[7]_10 ;
  output \rdptr_r_reg[7]_11 ;
  output \rdptr_r_reg[7]_12 ;
  output \rdptr_r_reg[7]_13 ;
  output \rdptr_r_reg[7]_14 ;
  output \rdptr_r_reg[7]_15 ;
  output \rdptr_r_reg[7]_16 ;
  input [2:0]rdptr_r1_carry__0_0;
  input [1:0]rdptr_r1_carry__0_1;
  input [0:0]\rdptr_r_reg[0]_rep_0 ;
  input [2:0]wrptr_r1_carry__0_0;
  input [1:0]wrptr_r1_carry__0_1;
  input [0:0]\wrptr_r_reg[0]_0 ;
  input clk_i;
  input rst_i;
  input [7:0]data_o0;
  input \sumresv_r_reg[-1111111111] ;
  input [1:0]nr_rdline_r;
  input \sumresv_r_reg[-1111111111]_0 ;
  input \sumresv_r_reg[-1111111110] ;
  input \sumresv_r_reg[-1111111110]_0 ;
  input \sumresv_r_reg[-1111111109] ;
  input \sumresv_r_reg[-1111111109]_0 ;
  input \sumresv_r_reg[-1111111108] ;
  input \sumresv_r_reg[-1111111108]_0 ;
  input \sumresv_r_reg[-1111111107] ;
  input \sumresv_r_reg[-1111111107]_0 ;
  input \sumresv_r_reg[-1111111106] ;
  input \sumresv_r_reg[-1111111106]_0 ;
  input \sumresv_r_reg[-1111111105] ;
  input \sumresv_r_reg[-1111111105]_0 ;
  input \sumresv_r_reg[-1111111104] ;
  input \sumresv_r_reg[-1111111104]_0 ;
  input [7:0]data_o01_out;
  input \multiresv_r_reg[1][1] ;
  input \multiresv_r_reg[1][1]_0 ;
  input \multiresv_r_reg[1][2] ;
  input \multiresv_r_reg[1][2]_0 ;
  input \multiresv_r_reg[1][3] ;
  input \multiresv_r_reg[1][3]_0 ;
  input \multiresv_r_reg[1][4] ;
  input \multiresv_r_reg[1][4]_0 ;
  input \multiresv_r_reg[1][5] ;
  input \multiresv_r_reg[1][5]_0 ;
  input \multiresv_r_reg[1][6] ;
  input \multiresv_r_reg[1][6]_0 ;
  input \multiresv_r_reg[1][7] ;
  input \multiresv_r_reg[1][7]_0 ;
  input \multiresv_r_reg[1][8] ;
  input \multiresv_r_reg[1][8]_0 ;
  input [7:0]data_o03_out;
  input \sumresh_r_nxt[-1111111111]__4 ;
  input \sumresh_r_nxt[-1111111111]__4_0 ;
  input \sumresh_r_nxt[-1111111110]__4 ;
  input \sumresh_r_nxt[-1111111110]__4_0 ;
  input \sumresh_r_nxt[-1111111109]__4 ;
  input \sumresh_r_nxt[-1111111109]__4_0 ;
  input \sumresh_r_nxt[-1111111108]__4 ;
  input \sumresh_r_nxt[-1111111108]__4_0 ;
  input \sumresh_r_nxt[-1111111107]__4 ;
  input \sumresh_r_nxt[-1111111107]__4_0 ;
  input \sumresh_r_nxt[-1111111106]__4 ;
  input \sumresh_r_nxt[-1111111106]__4_0 ;
  input \sumresh_r_nxt[-1111111105]__4 ;
  input \sumresh_r_nxt[-1111111105]__4_0 ;
  input \sumresh_r_nxt[-1111111104]__4 ;
  input \sumresh_r_nxt[-1111111104]__4_0 ;
  input [1:0]rdptr_r1_carry_0;
  input rdptr_r1_carry_1;
  input rdptr_r1_carry_2;
  input rdptr_r1_carry__0_2;
  input rdptr_r1_carry__0_3;
  input wrptr_r1_carry_0;
  input wrptr_r1_carry_1;
  input wrptr_r1_carry__0_2;
  input wrptr_r1_carry__0_3;
  input \rdptr_r_reg[0]_rep_1 ;
  input graydata_valid;
  input [1:0]nr_wrline_r;
  input [7:0]\sumresv_r[-1111111104]_i_17_0 ;
  input \multiresv_r[1][3]_i_18_0 ;
  input \multiresv_r[1][3]_i_18_1 ;
  input \multiresv_r[1][3]_i_18_2 ;
  input \multiresv_r[1][6]_i_18_0 ;
  input \multiresv_r[1][6]_i_18_1 ;
  input \multiresv_r[1][6]_i_18_2 ;
  input \multiresv_r[1][8]_i_6_0 ;
  input \multiresv_r[1][8]_i_6_1 ;
  input [7:0]graydata_o;

  wire [6:0]D;
  wire [7:0]Q;
  wire clk_i;
  wire [21:0]data_o;
  wire [7:0]data_o0;
  wire [7:0]data_o01_out;
  wire [7:0]data_o03_out;
  wire [7:0]graydata_o;
  wire graydata_valid;
  wire line_r_reg_r1_0_63_0_2_i_1__1_n_0;
  wire line_r_reg_r1_0_63_0_2_n_0;
  wire line_r_reg_r1_0_63_0_2_n_1;
  wire line_r_reg_r1_0_63_0_2_n_2;
  wire line_r_reg_r1_0_63_3_5_n_0;
  wire line_r_reg_r1_0_63_3_5_n_1;
  wire line_r_reg_r1_0_63_3_5_n_2;
  wire line_r_reg_r1_0_63_6_7_n_0;
  wire line_r_reg_r1_0_63_6_7_n_1;
  wire line_r_reg_r1_128_191_0_2_i_1__1_n_0;
  wire line_r_reg_r1_128_191_0_2_n_0;
  wire line_r_reg_r1_128_191_0_2_n_1;
  wire line_r_reg_r1_128_191_0_2_n_2;
  wire line_r_reg_r1_128_191_3_5_n_0;
  wire line_r_reg_r1_128_191_3_5_n_1;
  wire line_r_reg_r1_128_191_3_5_n_2;
  wire line_r_reg_r1_128_191_6_7_n_0;
  wire line_r_reg_r1_128_191_6_7_n_1;
  wire line_r_reg_r1_192_255_0_2_i_1__1_n_0;
  wire line_r_reg_r1_192_255_0_2_n_0;
  wire line_r_reg_r1_192_255_0_2_n_1;
  wire line_r_reg_r1_192_255_0_2_n_2;
  wire line_r_reg_r1_192_255_3_5_n_0;
  wire line_r_reg_r1_192_255_3_5_n_1;
  wire line_r_reg_r1_192_255_3_5_n_2;
  wire line_r_reg_r1_192_255_6_7_n_0;
  wire line_r_reg_r1_192_255_6_7_n_1;
  wire line_r_reg_r1_256_319_0_2_i_1__1_n_0;
  wire line_r_reg_r1_256_319_0_2_n_0;
  wire line_r_reg_r1_256_319_0_2_n_1;
  wire line_r_reg_r1_256_319_0_2_n_2;
  wire line_r_reg_r1_256_319_3_5_n_0;
  wire line_r_reg_r1_256_319_3_5_n_1;
  wire line_r_reg_r1_256_319_3_5_n_2;
  wire line_r_reg_r1_256_319_6_7_n_0;
  wire line_r_reg_r1_256_319_6_7_n_1;
  wire line_r_reg_r1_320_383_0_2_i_1__1_n_0;
  wire line_r_reg_r1_320_383_0_2_n_0;
  wire line_r_reg_r1_320_383_0_2_n_1;
  wire line_r_reg_r1_320_383_0_2_n_2;
  wire line_r_reg_r1_320_383_3_5_n_0;
  wire line_r_reg_r1_320_383_3_5_n_1;
  wire line_r_reg_r1_320_383_3_5_n_2;
  wire line_r_reg_r1_320_383_6_7_n_0;
  wire line_r_reg_r1_320_383_6_7_n_1;
  wire line_r_reg_r1_384_447_0_2_i_1__1_n_0;
  wire line_r_reg_r1_384_447_0_2_n_0;
  wire line_r_reg_r1_384_447_0_2_n_1;
  wire line_r_reg_r1_384_447_0_2_n_2;
  wire line_r_reg_r1_384_447_3_5_n_0;
  wire line_r_reg_r1_384_447_3_5_n_1;
  wire line_r_reg_r1_384_447_3_5_n_2;
  wire line_r_reg_r1_384_447_6_7_n_0;
  wire line_r_reg_r1_384_447_6_7_n_1;
  wire line_r_reg_r1_448_511_0_2_i_1__1_n_0;
  wire line_r_reg_r1_448_511_0_2_n_0;
  wire line_r_reg_r1_448_511_0_2_n_1;
  wire line_r_reg_r1_448_511_0_2_n_2;
  wire line_r_reg_r1_448_511_3_5_n_0;
  wire line_r_reg_r1_448_511_3_5_n_1;
  wire line_r_reg_r1_448_511_3_5_n_2;
  wire line_r_reg_r1_448_511_6_7_n_0;
  wire line_r_reg_r1_448_511_6_7_n_1;
  wire line_r_reg_r1_512_575_0_2_i_1__1_n_0;
  wire line_r_reg_r1_512_575_0_2_n_0;
  wire line_r_reg_r1_512_575_0_2_n_1;
  wire line_r_reg_r1_512_575_0_2_n_2;
  wire line_r_reg_r1_512_575_3_5_n_0;
  wire line_r_reg_r1_512_575_3_5_n_1;
  wire line_r_reg_r1_512_575_3_5_n_2;
  wire line_r_reg_r1_512_575_6_7_n_0;
  wire line_r_reg_r1_512_575_6_7_n_1;
  wire line_r_reg_r1_576_639_0_2_i_1__1_n_0;
  wire line_r_reg_r1_576_639_0_2_n_0;
  wire line_r_reg_r1_576_639_0_2_n_1;
  wire line_r_reg_r1_576_639_0_2_n_2;
  wire line_r_reg_r1_576_639_3_5_n_0;
  wire line_r_reg_r1_576_639_3_5_n_1;
  wire line_r_reg_r1_576_639_3_5_n_2;
  wire line_r_reg_r1_576_639_6_7_n_0;
  wire line_r_reg_r1_576_639_6_7_n_1;
  wire line_r_reg_r1_640_703_0_2_i_1__1_n_0;
  wire line_r_reg_r1_640_703_0_2_n_0;
  wire line_r_reg_r1_640_703_0_2_n_1;
  wire line_r_reg_r1_640_703_0_2_n_2;
  wire line_r_reg_r1_640_703_3_5_n_0;
  wire line_r_reg_r1_640_703_3_5_n_1;
  wire line_r_reg_r1_640_703_3_5_n_2;
  wire line_r_reg_r1_640_703_6_7_n_0;
  wire line_r_reg_r1_640_703_6_7_n_1;
  wire line_r_reg_r1_64_127_0_2_i_1__1_n_0;
  wire line_r_reg_r1_64_127_0_2_n_0;
  wire line_r_reg_r1_64_127_0_2_n_1;
  wire line_r_reg_r1_64_127_0_2_n_2;
  wire line_r_reg_r1_64_127_3_5_n_0;
  wire line_r_reg_r1_64_127_3_5_n_1;
  wire line_r_reg_r1_64_127_3_5_n_2;
  wire line_r_reg_r1_64_127_6_7_n_0;
  wire line_r_reg_r1_64_127_6_7_n_1;
  wire line_r_reg_r1_704_767_0_2_i_1__1_n_0;
  wire line_r_reg_r1_704_767_0_2_n_0;
  wire line_r_reg_r1_704_767_0_2_n_1;
  wire line_r_reg_r1_704_767_0_2_n_2;
  wire line_r_reg_r1_704_767_3_5_n_0;
  wire line_r_reg_r1_704_767_3_5_n_1;
  wire line_r_reg_r1_704_767_3_5_n_2;
  wire line_r_reg_r1_704_767_6_7_n_0;
  wire line_r_reg_r1_704_767_6_7_n_1;
  wire line_r_reg_r1_768_831_0_2_i_1__1_n_0;
  wire line_r_reg_r1_768_831_0_2_n_0;
  wire line_r_reg_r1_768_831_0_2_n_1;
  wire line_r_reg_r1_768_831_0_2_n_2;
  wire line_r_reg_r1_768_831_3_5_n_0;
  wire line_r_reg_r1_768_831_3_5_n_1;
  wire line_r_reg_r1_768_831_3_5_n_2;
  wire line_r_reg_r1_768_831_6_7_n_0;
  wire line_r_reg_r1_768_831_6_7_n_1;
  wire line_r_reg_r1_832_895_0_2_i_1__1_n_0;
  wire line_r_reg_r1_832_895_0_2_n_0;
  wire line_r_reg_r1_832_895_0_2_n_1;
  wire line_r_reg_r1_832_895_0_2_n_2;
  wire line_r_reg_r1_832_895_3_5_n_0;
  wire line_r_reg_r1_832_895_3_5_n_1;
  wire line_r_reg_r1_832_895_3_5_n_2;
  wire line_r_reg_r1_832_895_6_7_n_0;
  wire line_r_reg_r1_832_895_6_7_n_1;
  wire line_r_reg_r1_896_959_0_2_i_1__1_n_0;
  wire line_r_reg_r1_896_959_0_2_n_0;
  wire line_r_reg_r1_896_959_0_2_n_1;
  wire line_r_reg_r1_896_959_0_2_n_2;
  wire line_r_reg_r1_896_959_3_5_n_0;
  wire line_r_reg_r1_896_959_3_5_n_1;
  wire line_r_reg_r1_896_959_3_5_n_2;
  wire line_r_reg_r1_896_959_6_7_n_0;
  wire line_r_reg_r1_896_959_6_7_n_1;
  wire line_r_reg_r1_960_1023_0_2_i_1__1_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_1;
  wire line_r_reg_r1_960_1023_0_2_n_2;
  wire line_r_reg_r1_960_1023_3_5_n_0;
  wire line_r_reg_r1_960_1023_3_5_n_1;
  wire line_r_reg_r1_960_1023_3_5_n_2;
  wire line_r_reg_r1_960_1023_6_7_n_0;
  wire line_r_reg_r1_960_1023_6_7_n_1;
  wire line_r_reg_r2_0_63_0_2_i_1_n_0;
  wire line_r_reg_r2_0_63_0_2_i_2_n_0;
  wire line_r_reg_r2_0_63_0_2_i_3_n_0;
  wire line_r_reg_r2_0_63_0_2_i_4_n_0;
  wire line_r_reg_r2_0_63_0_2_i_5_n_0;
  wire line_r_reg_r2_0_63_0_2_i_6_n_0;
  wire line_r_reg_r2_0_63_0_2_n_0;
  wire line_r_reg_r2_0_63_0_2_n_1;
  wire line_r_reg_r2_0_63_0_2_n_2;
  wire line_r_reg_r2_0_63_3_5_n_0;
  wire line_r_reg_r2_0_63_3_5_n_1;
  wire line_r_reg_r2_0_63_3_5_n_2;
  wire line_r_reg_r2_0_63_6_7_n_0;
  wire line_r_reg_r2_0_63_6_7_n_1;
  wire line_r_reg_r2_128_191_0_2_n_0;
  wire line_r_reg_r2_128_191_0_2_n_1;
  wire line_r_reg_r2_128_191_0_2_n_2;
  wire line_r_reg_r2_128_191_3_5_n_0;
  wire line_r_reg_r2_128_191_3_5_n_1;
  wire line_r_reg_r2_128_191_3_5_n_2;
  wire line_r_reg_r2_128_191_6_7_n_0;
  wire line_r_reg_r2_128_191_6_7_n_1;
  wire line_r_reg_r2_192_255_0_2_n_0;
  wire line_r_reg_r2_192_255_0_2_n_1;
  wire line_r_reg_r2_192_255_0_2_n_2;
  wire line_r_reg_r2_192_255_3_5_n_0;
  wire line_r_reg_r2_192_255_3_5_n_1;
  wire line_r_reg_r2_192_255_3_5_n_2;
  wire line_r_reg_r2_192_255_6_7_n_0;
  wire line_r_reg_r2_192_255_6_7_n_1;
  wire line_r_reg_r2_256_319_0_2_n_0;
  wire line_r_reg_r2_256_319_0_2_n_1;
  wire line_r_reg_r2_256_319_0_2_n_2;
  wire line_r_reg_r2_256_319_3_5_n_0;
  wire line_r_reg_r2_256_319_3_5_n_1;
  wire line_r_reg_r2_256_319_3_5_n_2;
  wire line_r_reg_r2_256_319_6_7_n_0;
  wire line_r_reg_r2_256_319_6_7_n_1;
  wire line_r_reg_r2_320_383_0_2_n_0;
  wire line_r_reg_r2_320_383_0_2_n_1;
  wire line_r_reg_r2_320_383_0_2_n_2;
  wire line_r_reg_r2_320_383_3_5_n_0;
  wire line_r_reg_r2_320_383_3_5_n_1;
  wire line_r_reg_r2_320_383_3_5_n_2;
  wire line_r_reg_r2_320_383_6_7_n_0;
  wire line_r_reg_r2_320_383_6_7_n_1;
  wire line_r_reg_r2_384_447_0_2_n_0;
  wire line_r_reg_r2_384_447_0_2_n_1;
  wire line_r_reg_r2_384_447_0_2_n_2;
  wire line_r_reg_r2_384_447_3_5_n_0;
  wire line_r_reg_r2_384_447_3_5_n_1;
  wire line_r_reg_r2_384_447_3_5_n_2;
  wire line_r_reg_r2_384_447_6_7_n_0;
  wire line_r_reg_r2_384_447_6_7_n_1;
  wire line_r_reg_r2_448_511_0_2_n_0;
  wire line_r_reg_r2_448_511_0_2_n_1;
  wire line_r_reg_r2_448_511_0_2_n_2;
  wire line_r_reg_r2_448_511_3_5_n_0;
  wire line_r_reg_r2_448_511_3_5_n_1;
  wire line_r_reg_r2_448_511_3_5_n_2;
  wire line_r_reg_r2_448_511_6_7_n_0;
  wire line_r_reg_r2_448_511_6_7_n_1;
  wire line_r_reg_r2_512_575_0_2_n_0;
  wire line_r_reg_r2_512_575_0_2_n_1;
  wire line_r_reg_r2_512_575_0_2_n_2;
  wire line_r_reg_r2_512_575_3_5_n_0;
  wire line_r_reg_r2_512_575_3_5_n_1;
  wire line_r_reg_r2_512_575_3_5_n_2;
  wire line_r_reg_r2_512_575_6_7_n_0;
  wire line_r_reg_r2_512_575_6_7_n_1;
  wire line_r_reg_r2_576_639_0_2_n_0;
  wire line_r_reg_r2_576_639_0_2_n_1;
  wire line_r_reg_r2_576_639_0_2_n_2;
  wire line_r_reg_r2_576_639_3_5_n_0;
  wire line_r_reg_r2_576_639_3_5_n_1;
  wire line_r_reg_r2_576_639_3_5_n_2;
  wire line_r_reg_r2_576_639_6_7_n_0;
  wire line_r_reg_r2_576_639_6_7_n_1;
  wire line_r_reg_r2_640_703_0_2_n_0;
  wire line_r_reg_r2_640_703_0_2_n_1;
  wire line_r_reg_r2_640_703_0_2_n_2;
  wire line_r_reg_r2_640_703_3_5_n_0;
  wire line_r_reg_r2_640_703_3_5_n_1;
  wire line_r_reg_r2_640_703_3_5_n_2;
  wire line_r_reg_r2_640_703_6_7_n_0;
  wire line_r_reg_r2_640_703_6_7_n_1;
  wire line_r_reg_r2_64_127_0_2_n_0;
  wire line_r_reg_r2_64_127_0_2_n_1;
  wire line_r_reg_r2_64_127_0_2_n_2;
  wire line_r_reg_r2_64_127_3_5_n_0;
  wire line_r_reg_r2_64_127_3_5_n_1;
  wire line_r_reg_r2_64_127_3_5_n_2;
  wire line_r_reg_r2_64_127_6_7_n_0;
  wire line_r_reg_r2_64_127_6_7_n_1;
  wire line_r_reg_r2_704_767_0_2_n_0;
  wire line_r_reg_r2_704_767_0_2_n_1;
  wire line_r_reg_r2_704_767_0_2_n_2;
  wire line_r_reg_r2_704_767_3_5_n_0;
  wire line_r_reg_r2_704_767_3_5_n_1;
  wire line_r_reg_r2_704_767_3_5_n_2;
  wire line_r_reg_r2_704_767_6_7_n_0;
  wire line_r_reg_r2_704_767_6_7_n_1;
  wire line_r_reg_r2_768_831_0_2_n_0;
  wire line_r_reg_r2_768_831_0_2_n_1;
  wire line_r_reg_r2_768_831_0_2_n_2;
  wire line_r_reg_r2_768_831_3_5_n_0;
  wire line_r_reg_r2_768_831_3_5_n_1;
  wire line_r_reg_r2_768_831_3_5_n_2;
  wire line_r_reg_r2_768_831_6_7_n_0;
  wire line_r_reg_r2_768_831_6_7_n_1;
  wire line_r_reg_r2_832_895_0_2_n_0;
  wire line_r_reg_r2_832_895_0_2_n_1;
  wire line_r_reg_r2_832_895_0_2_n_2;
  wire line_r_reg_r2_832_895_3_5_n_0;
  wire line_r_reg_r2_832_895_3_5_n_1;
  wire line_r_reg_r2_832_895_3_5_n_2;
  wire line_r_reg_r2_832_895_6_7_n_0;
  wire line_r_reg_r2_832_895_6_7_n_1;
  wire line_r_reg_r2_896_959_0_2_n_0;
  wire line_r_reg_r2_896_959_0_2_n_1;
  wire line_r_reg_r2_896_959_0_2_n_2;
  wire line_r_reg_r2_896_959_3_5_n_0;
  wire line_r_reg_r2_896_959_3_5_n_1;
  wire line_r_reg_r2_896_959_3_5_n_2;
  wire line_r_reg_r2_896_959_6_7_n_0;
  wire line_r_reg_r2_896_959_6_7_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_0;
  wire line_r_reg_r2_960_1023_0_2_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_2;
  wire line_r_reg_r2_960_1023_3_5_n_0;
  wire line_r_reg_r2_960_1023_3_5_n_1;
  wire line_r_reg_r2_960_1023_3_5_n_2;
  wire line_r_reg_r2_960_1023_6_7_n_0;
  wire line_r_reg_r2_960_1023_6_7_n_1;
  wire line_r_reg_r3_0_63_0_2_i_1__1_n_0;
  wire line_r_reg_r3_0_63_0_2_i_2__1_n_0;
  wire line_r_reg_r3_0_63_0_2_i_3__1_n_0;
  wire line_r_reg_r3_0_63_0_2_i_4__1_n_0;
  wire line_r_reg_r3_0_63_0_2_i_5__1_n_0;
  wire line_r_reg_r3_0_63_0_2_n_0;
  wire line_r_reg_r3_0_63_0_2_n_1;
  wire line_r_reg_r3_0_63_0_2_n_2;
  wire line_r_reg_r3_0_63_3_5_n_0;
  wire line_r_reg_r3_0_63_3_5_n_1;
  wire line_r_reg_r3_0_63_3_5_n_2;
  wire line_r_reg_r3_0_63_6_7_n_0;
  wire line_r_reg_r3_0_63_6_7_n_1;
  wire line_r_reg_r3_128_191_0_2_n_0;
  wire line_r_reg_r3_128_191_0_2_n_1;
  wire line_r_reg_r3_128_191_0_2_n_2;
  wire line_r_reg_r3_128_191_3_5_n_0;
  wire line_r_reg_r3_128_191_3_5_n_1;
  wire line_r_reg_r3_128_191_3_5_n_2;
  wire line_r_reg_r3_128_191_6_7_n_0;
  wire line_r_reg_r3_128_191_6_7_n_1;
  wire line_r_reg_r3_192_255_0_2_n_0;
  wire line_r_reg_r3_192_255_0_2_n_1;
  wire line_r_reg_r3_192_255_0_2_n_2;
  wire line_r_reg_r3_192_255_3_5_n_0;
  wire line_r_reg_r3_192_255_3_5_n_1;
  wire line_r_reg_r3_192_255_3_5_n_2;
  wire line_r_reg_r3_192_255_6_7_n_0;
  wire line_r_reg_r3_192_255_6_7_n_1;
  wire line_r_reg_r3_256_319_0_2_n_0;
  wire line_r_reg_r3_256_319_0_2_n_1;
  wire line_r_reg_r3_256_319_0_2_n_2;
  wire line_r_reg_r3_256_319_3_5_n_0;
  wire line_r_reg_r3_256_319_3_5_n_1;
  wire line_r_reg_r3_256_319_3_5_n_2;
  wire line_r_reg_r3_256_319_6_7_n_0;
  wire line_r_reg_r3_256_319_6_7_n_1;
  wire line_r_reg_r3_320_383_0_2_n_0;
  wire line_r_reg_r3_320_383_0_2_n_1;
  wire line_r_reg_r3_320_383_0_2_n_2;
  wire line_r_reg_r3_320_383_3_5_n_0;
  wire line_r_reg_r3_320_383_3_5_n_1;
  wire line_r_reg_r3_320_383_3_5_n_2;
  wire line_r_reg_r3_320_383_6_7_n_0;
  wire line_r_reg_r3_320_383_6_7_n_1;
  wire line_r_reg_r3_384_447_0_2_n_0;
  wire line_r_reg_r3_384_447_0_2_n_1;
  wire line_r_reg_r3_384_447_0_2_n_2;
  wire line_r_reg_r3_384_447_3_5_n_0;
  wire line_r_reg_r3_384_447_3_5_n_1;
  wire line_r_reg_r3_384_447_3_5_n_2;
  wire line_r_reg_r3_384_447_6_7_n_0;
  wire line_r_reg_r3_384_447_6_7_n_1;
  wire line_r_reg_r3_448_511_0_2_n_0;
  wire line_r_reg_r3_448_511_0_2_n_1;
  wire line_r_reg_r3_448_511_0_2_n_2;
  wire line_r_reg_r3_448_511_3_5_n_0;
  wire line_r_reg_r3_448_511_3_5_n_1;
  wire line_r_reg_r3_448_511_3_5_n_2;
  wire line_r_reg_r3_448_511_6_7_n_0;
  wire line_r_reg_r3_448_511_6_7_n_1;
  wire line_r_reg_r3_512_575_0_2_n_0;
  wire line_r_reg_r3_512_575_0_2_n_1;
  wire line_r_reg_r3_512_575_0_2_n_2;
  wire line_r_reg_r3_512_575_3_5_n_0;
  wire line_r_reg_r3_512_575_3_5_n_1;
  wire line_r_reg_r3_512_575_3_5_n_2;
  wire line_r_reg_r3_512_575_6_7_n_0;
  wire line_r_reg_r3_512_575_6_7_n_1;
  wire line_r_reg_r3_576_639_0_2_n_0;
  wire line_r_reg_r3_576_639_0_2_n_1;
  wire line_r_reg_r3_576_639_0_2_n_2;
  wire line_r_reg_r3_576_639_3_5_n_0;
  wire line_r_reg_r3_576_639_3_5_n_1;
  wire line_r_reg_r3_576_639_3_5_n_2;
  wire line_r_reg_r3_576_639_6_7_n_0;
  wire line_r_reg_r3_576_639_6_7_n_1;
  wire line_r_reg_r3_640_703_0_2_n_0;
  wire line_r_reg_r3_640_703_0_2_n_1;
  wire line_r_reg_r3_640_703_0_2_n_2;
  wire line_r_reg_r3_640_703_3_5_n_0;
  wire line_r_reg_r3_640_703_3_5_n_1;
  wire line_r_reg_r3_640_703_3_5_n_2;
  wire line_r_reg_r3_640_703_6_7_n_0;
  wire line_r_reg_r3_640_703_6_7_n_1;
  wire line_r_reg_r3_64_127_0_2_n_0;
  wire line_r_reg_r3_64_127_0_2_n_1;
  wire line_r_reg_r3_64_127_0_2_n_2;
  wire line_r_reg_r3_64_127_3_5_n_0;
  wire line_r_reg_r3_64_127_3_5_n_1;
  wire line_r_reg_r3_64_127_3_5_n_2;
  wire line_r_reg_r3_64_127_6_7_n_0;
  wire line_r_reg_r3_64_127_6_7_n_1;
  wire line_r_reg_r3_704_767_0_2_n_0;
  wire line_r_reg_r3_704_767_0_2_n_1;
  wire line_r_reg_r3_704_767_0_2_n_2;
  wire line_r_reg_r3_704_767_3_5_n_0;
  wire line_r_reg_r3_704_767_3_5_n_1;
  wire line_r_reg_r3_704_767_3_5_n_2;
  wire line_r_reg_r3_704_767_6_7_n_0;
  wire line_r_reg_r3_704_767_6_7_n_1;
  wire line_r_reg_r3_768_831_0_2_n_0;
  wire line_r_reg_r3_768_831_0_2_n_1;
  wire line_r_reg_r3_768_831_0_2_n_2;
  wire line_r_reg_r3_768_831_3_5_n_0;
  wire line_r_reg_r3_768_831_3_5_n_1;
  wire line_r_reg_r3_768_831_3_5_n_2;
  wire line_r_reg_r3_768_831_6_7_n_0;
  wire line_r_reg_r3_768_831_6_7_n_1;
  wire line_r_reg_r3_832_895_0_2_n_0;
  wire line_r_reg_r3_832_895_0_2_n_1;
  wire line_r_reg_r3_832_895_0_2_n_2;
  wire line_r_reg_r3_832_895_3_5_n_0;
  wire line_r_reg_r3_832_895_3_5_n_1;
  wire line_r_reg_r3_832_895_3_5_n_2;
  wire line_r_reg_r3_832_895_6_7_n_0;
  wire line_r_reg_r3_832_895_6_7_n_1;
  wire line_r_reg_r3_896_959_0_2_n_0;
  wire line_r_reg_r3_896_959_0_2_n_1;
  wire line_r_reg_r3_896_959_0_2_n_2;
  wire line_r_reg_r3_896_959_3_5_n_0;
  wire line_r_reg_r3_896_959_3_5_n_1;
  wire line_r_reg_r3_896_959_3_5_n_2;
  wire line_r_reg_r3_896_959_6_7_n_0;
  wire line_r_reg_r3_896_959_6_7_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_0;
  wire line_r_reg_r3_960_1023_0_2_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_2;
  wire line_r_reg_r3_960_1023_3_5_n_0;
  wire line_r_reg_r3_960_1023_3_5_n_1;
  wire line_r_reg_r3_960_1023_3_5_n_2;
  wire line_r_reg_r3_960_1023_6_7_n_0;
  wire line_r_reg_r3_960_1023_6_7_n_1;
  wire \multiresh_r[3][1]_i_22_n_0 ;
  wire \multiresh_r[3][1]_i_23_n_0 ;
  wire \multiresh_r[3][1]_i_24_n_0 ;
  wire \multiresh_r[3][1]_i_25_n_0 ;
  wire \multiresh_r[3][1]_i_26_n_0 ;
  wire \multiresh_r[3][1]_i_27_n_0 ;
  wire \multiresh_r[3][1]_i_28_n_0 ;
  wire \multiresh_r[3][1]_i_29_n_0 ;
  wire \multiresh_r[3][1]_i_8_n_0 ;
  wire \multiresh_r[3][1]_i_9_n_0 ;
  wire \multiresv_r[1][2]_i_14_n_0 ;
  wire \multiresv_r[1][2]_i_15_n_0 ;
  wire \multiresv_r[1][2]_i_16_n_0 ;
  wire \multiresv_r[1][2]_i_17_n_0 ;
  wire \multiresv_r[1][2]_i_18_n_0 ;
  wire \multiresv_r[1][2]_i_19_n_0 ;
  wire \multiresv_r[1][2]_i_20_n_0 ;
  wire \multiresv_r[1][2]_i_21_n_0 ;
  wire \multiresv_r[1][2]_i_6_n_0 ;
  wire \multiresv_r[1][2]_i_7_n_0 ;
  wire \multiresv_r[1][3]_i_14_n_0 ;
  wire \multiresv_r[1][3]_i_15_n_0 ;
  wire \multiresv_r[1][3]_i_16_n_0 ;
  wire \multiresv_r[1][3]_i_17_n_0 ;
  wire \multiresv_r[1][3]_i_18_0 ;
  wire \multiresv_r[1][3]_i_18_1 ;
  wire \multiresv_r[1][3]_i_18_2 ;
  wire \multiresv_r[1][3]_i_18_n_0 ;
  wire \multiresv_r[1][3]_i_19_n_0 ;
  wire \multiresv_r[1][3]_i_20_n_0 ;
  wire \multiresv_r[1][3]_i_21_n_0 ;
  wire \multiresv_r[1][3]_i_6_n_0 ;
  wire \multiresv_r[1][3]_i_7_n_0 ;
  wire \multiresv_r[1][4]_i_14_n_0 ;
  wire \multiresv_r[1][4]_i_15_n_0 ;
  wire \multiresv_r[1][4]_i_16_n_0 ;
  wire \multiresv_r[1][4]_i_17_n_0 ;
  wire \multiresv_r[1][4]_i_18_n_0 ;
  wire \multiresv_r[1][4]_i_19_n_0 ;
  wire \multiresv_r[1][4]_i_20_n_0 ;
  wire \multiresv_r[1][4]_i_21_n_0 ;
  wire \multiresv_r[1][4]_i_6_n_0 ;
  wire \multiresv_r[1][4]_i_7_n_0 ;
  wire \multiresv_r[1][5]_i_14_n_0 ;
  wire \multiresv_r[1][5]_i_15_n_0 ;
  wire \multiresv_r[1][5]_i_16_n_0 ;
  wire \multiresv_r[1][5]_i_17_n_0 ;
  wire \multiresv_r[1][5]_i_18_n_0 ;
  wire \multiresv_r[1][5]_i_19_n_0 ;
  wire \multiresv_r[1][5]_i_20_n_0 ;
  wire \multiresv_r[1][5]_i_21_n_0 ;
  wire \multiresv_r[1][5]_i_6_n_0 ;
  wire \multiresv_r[1][5]_i_7_n_0 ;
  wire \multiresv_r[1][6]_i_14_n_0 ;
  wire \multiresv_r[1][6]_i_15_n_0 ;
  wire \multiresv_r[1][6]_i_16_n_0 ;
  wire \multiresv_r[1][6]_i_17_n_0 ;
  wire \multiresv_r[1][6]_i_18_0 ;
  wire \multiresv_r[1][6]_i_18_1 ;
  wire \multiresv_r[1][6]_i_18_2 ;
  wire \multiresv_r[1][6]_i_18_n_0 ;
  wire \multiresv_r[1][6]_i_19_n_0 ;
  wire \multiresv_r[1][6]_i_20_n_0 ;
  wire \multiresv_r[1][6]_i_21_n_0 ;
  wire \multiresv_r[1][6]_i_6_n_0 ;
  wire \multiresv_r[1][6]_i_7_n_0 ;
  wire \multiresv_r[1][7]_i_6_n_0 ;
  wire \multiresv_r[1][7]_i_7_n_0 ;
  wire \multiresv_r[1][7]_i_8_n_0 ;
  wire \multiresv_r[1][7]_i_9_n_0 ;
  wire \multiresv_r[1][8]_i_6_0 ;
  wire \multiresv_r[1][8]_i_6_1 ;
  wire \multiresv_r[1][8]_i_6_n_0 ;
  wire \multiresv_r[1][8]_i_7_n_0 ;
  wire \multiresv_r[1][8]_i_8_n_0 ;
  wire \multiresv_r[1][8]_i_9_n_0 ;
  wire \multiresv_r[7][1]_i_10_n_0 ;
  wire \multiresv_r[7][1]_i_11_n_0 ;
  wire \multiresv_r[7][1]_i_30_n_0 ;
  wire \multiresv_r[7][1]_i_31_n_0 ;
  wire \multiresv_r[7][1]_i_32_n_0 ;
  wire \multiresv_r[7][1]_i_33_n_0 ;
  wire \multiresv_r[7][1]_i_34_n_0 ;
  wire \multiresv_r[7][1]_i_35_n_0 ;
  wire \multiresv_r[7][1]_i_36_n_0 ;
  wire \multiresv_r[7][1]_i_37_n_0 ;
  wire \multiresv_r_reg[1][1] ;
  wire \multiresv_r_reg[1][1]_0 ;
  wire \multiresv_r_reg[1][2] ;
  wire \multiresv_r_reg[1][2]_0 ;
  wire \multiresv_r_reg[1][3] ;
  wire \multiresv_r_reg[1][3]_0 ;
  wire \multiresv_r_reg[1][4] ;
  wire \multiresv_r_reg[1][4]_0 ;
  wire \multiresv_r_reg[1][5] ;
  wire \multiresv_r_reg[1][5]_0 ;
  wire \multiresv_r_reg[1][6] ;
  wire \multiresv_r_reg[1][6]_0 ;
  wire \multiresv_r_reg[1][7] ;
  wire \multiresv_r_reg[1][7]_0 ;
  wire \multiresv_r_reg[1][8] ;
  wire \multiresv_r_reg[1][8]_0 ;
  wire [1:0]nr_rdline_r;
  wire \nr_rdline_r_reg[1] ;
  wire \nr_rdline_r_reg[1]_0 ;
  wire \nr_rdline_r_reg[1]_1 ;
  wire [1:0]nr_wrline_r;
  wire rd_en_i;
  wire [1:0]rdptr_r1_carry_0;
  wire rdptr_r1_carry_1;
  wire rdptr_r1_carry_2;
  wire [2:0]rdptr_r1_carry__0_0;
  wire [1:0]rdptr_r1_carry__0_1;
  wire rdptr_r1_carry__0_2;
  wire rdptr_r1_carry__0_3;
  wire rdptr_r1_carry__0_i_2__0_n_0;
  wire rdptr_r1_carry__0_n_3;
  wire rdptr_r1_carry_i_4__0_n_0;
  wire rdptr_r1_carry_i_6__0_n_0;
  wire rdptr_r1_carry_i_8__0_n_0;
  wire rdptr_r1_carry_n_0;
  wire rdptr_r1_carry_n_1;
  wire rdptr_r1_carry_n_2;
  wire rdptr_r1_carry_n_3;
  wire \rdptr_r[0]_i_2_n_0 ;
  wire \rdptr_r[0]_rep_i_1__0_n_0 ;
  wire \rdptr_r[1]_i_1_n_0 ;
  wire \rdptr_r[2]_i_1_n_0 ;
  wire \rdptr_r[3]_i_1_n_0 ;
  wire \rdptr_r[4]_i_1_n_0 ;
  wire \rdptr_r[5]_i_1_n_0 ;
  wire \rdptr_r[6]_i_1_n_0 ;
  wire \rdptr_r[6]_i_2_n_0 ;
  wire \rdptr_r[7]_i_1_n_0 ;
  wire \rdptr_r[7]_i_2_n_0 ;
  wire \rdptr_r[8]_i_1_n_0 ;
  wire \rdptr_r[8]_i_2_n_0 ;
  wire \rdptr_r[8]_i_3_n_0 ;
  wire \rdptr_r[9]_i_1_n_0 ;
  wire \rdptr_r[9]_i_2_n_0 ;
  wire [0:0]rdptr_r_reg;
  wire [0:0]\rdptr_r_reg[0]_rep_0 ;
  wire \rdptr_r_reg[0]_rep_1 ;
  wire \rdptr_r_reg[0]_rep_n_0 ;
  wire \rdptr_r_reg[2]_0 ;
  wire \rdptr_r_reg[3]_0 ;
  wire \rdptr_r_reg[4]_0 ;
  wire \rdptr_r_reg[5]_0 ;
  wire \rdptr_r_reg[6]_0 ;
  wire \rdptr_r_reg[7]_0 ;
  wire \rdptr_r_reg[7]_1 ;
  wire \rdptr_r_reg[7]_10 ;
  wire \rdptr_r_reg[7]_11 ;
  wire \rdptr_r_reg[7]_12 ;
  wire \rdptr_r_reg[7]_13 ;
  wire \rdptr_r_reg[7]_14 ;
  wire \rdptr_r_reg[7]_15 ;
  wire \rdptr_r_reg[7]_16 ;
  wire \rdptr_r_reg[7]_2 ;
  wire \rdptr_r_reg[7]_3 ;
  wire \rdptr_r_reg[7]_4 ;
  wire \rdptr_r_reg[7]_5 ;
  wire \rdptr_r_reg[7]_6 ;
  wire \rdptr_r_reg[7]_7 ;
  wire \rdptr_r_reg[7]_8 ;
  wire \rdptr_r_reg[7]_9 ;
  wire \rdptr_r_reg[8]_0 ;
  wire \rdptr_r_reg[9]_0 ;
  wire \rdptr_r_reg[9]_1 ;
  wire \rdptr_r_reg[9]_2 ;
  wire \rdptr_r_reg[9]_3 ;
  wire \rdptr_r_reg[9]_4 ;
  wire \rdptr_r_reg[9]_5 ;
  wire \rdptr_r_reg[9]_6 ;
  wire \rdptr_r_reg[9]_7 ;
  wire \rdptr_r_reg[9]_8 ;
  wire [1:1]rdptr_r_reg__0;
  wire rst_i;
  wire \sumresh_r_nxt[-1111111104]__1_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_22_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_23_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_36_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_37_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_38_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__4 ;
  wire \sumresh_r_nxt[-1111111104]__4_0 ;
  wire \sumresh_r_nxt[-1111111104]_i_2_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_14_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_16_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__4 ;
  wire \sumresh_r_nxt[-1111111105]__4_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_30_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_31_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_32_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_33_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_34_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_35_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_36_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_37_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__4 ;
  wire \sumresh_r_nxt[-1111111106]__4_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_30_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_31_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_32_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_33_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_34_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_35_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_36_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_37_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__4 ;
  wire \sumresh_r_nxt[-1111111107]__4_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_30_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_31_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_32_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_33_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_34_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_35_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_36_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_37_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__4 ;
  wire \sumresh_r_nxt[-1111111108]__4_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_30_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_31_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_32_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_33_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_34_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_35_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_36_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_37_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__4 ;
  wire \sumresh_r_nxt[-1111111109]__4_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_30_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_31_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_32_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_33_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_34_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_35_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_36_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_37_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__4 ;
  wire \sumresh_r_nxt[-1111111110]__4_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_22_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_23_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_24_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_25_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__4 ;
  wire \sumresh_r_nxt[-1111111111]__4_0 ;
  wire \sumresv_r[-1111111104]_i_14_n_0 ;
  wire \sumresv_r[-1111111104]_i_15_n_0 ;
  wire \sumresv_r[-1111111104]_i_16_n_0 ;
  wire [7:0]\sumresv_r[-1111111104]_i_17_0 ;
  wire \sumresv_r[-1111111104]_i_17_n_0 ;
  wire \sumresv_r[-1111111105]_i_14_n_0 ;
  wire \sumresv_r[-1111111105]_i_15_n_0 ;
  wire \sumresv_r[-1111111105]_i_16_n_0 ;
  wire \sumresv_r[-1111111105]_i_17_n_0 ;
  wire \sumresv_r[-1111111106]_i_14_n_0 ;
  wire \sumresv_r[-1111111106]_i_15_n_0 ;
  wire \sumresv_r[-1111111106]_i_16_n_0 ;
  wire \sumresv_r[-1111111106]_i_17_n_0 ;
  wire \sumresv_r[-1111111107]_i_14_n_0 ;
  wire \sumresv_r[-1111111107]_i_15_n_0 ;
  wire \sumresv_r[-1111111107]_i_16_n_0 ;
  wire \sumresv_r[-1111111107]_i_17_n_0 ;
  wire \sumresv_r[-1111111108]_i_14_n_0 ;
  wire \sumresv_r[-1111111108]_i_15_n_0 ;
  wire \sumresv_r[-1111111108]_i_16_n_0 ;
  wire \sumresv_r[-1111111108]_i_17_n_0 ;
  wire \sumresv_r[-1111111109]_i_14_n_0 ;
  wire \sumresv_r[-1111111109]_i_15_n_0 ;
  wire \sumresv_r[-1111111109]_i_16_n_0 ;
  wire \sumresv_r[-1111111109]_i_17_n_0 ;
  wire \sumresv_r[-1111111110]_i_14_n_0 ;
  wire \sumresv_r[-1111111110]_i_15_n_0 ;
  wire \sumresv_r[-1111111110]_i_16_n_0 ;
  wire \sumresv_r[-1111111110]_i_17_n_0 ;
  wire \sumresv_r_reg[-1111111104] ;
  wire \sumresv_r_reg[-1111111104]_0 ;
  wire \sumresv_r_reg[-1111111104]_i_6_n_0 ;
  wire \sumresv_r_reg[-1111111104]_i_7_n_0 ;
  wire \sumresv_r_reg[-1111111105] ;
  wire \sumresv_r_reg[-1111111105]_0 ;
  wire \sumresv_r_reg[-1111111105]_i_6_n_0 ;
  wire \sumresv_r_reg[-1111111105]_i_7_n_0 ;
  wire \sumresv_r_reg[-1111111106] ;
  wire \sumresv_r_reg[-1111111106]_0 ;
  wire \sumresv_r_reg[-1111111106]_i_6_n_0 ;
  wire \sumresv_r_reg[-1111111106]_i_7_n_0 ;
  wire \sumresv_r_reg[-1111111107] ;
  wire \sumresv_r_reg[-1111111107]_0 ;
  wire \sumresv_r_reg[-1111111107]_i_6_n_0 ;
  wire \sumresv_r_reg[-1111111107]_i_7_n_0 ;
  wire \sumresv_r_reg[-1111111108] ;
  wire \sumresv_r_reg[-1111111108]_0 ;
  wire \sumresv_r_reg[-1111111108]_i_6_n_0 ;
  wire \sumresv_r_reg[-1111111108]_i_7_n_0 ;
  wire \sumresv_r_reg[-1111111109] ;
  wire \sumresv_r_reg[-1111111109]_0 ;
  wire \sumresv_r_reg[-1111111109]_i_6_n_0 ;
  wire \sumresv_r_reg[-1111111109]_i_7_n_0 ;
  wire \sumresv_r_reg[-1111111110] ;
  wire \sumresv_r_reg[-1111111110]_0 ;
  wire \sumresv_r_reg[-1111111110]_i_6_n_0 ;
  wire \sumresv_r_reg[-1111111110]_i_7_n_0 ;
  wire \sumresv_r_reg[-1111111111] ;
  wire \sumresv_r_reg[-1111111111]_0 ;
  wire wrptr_r1_carry_0;
  wire wrptr_r1_carry_1;
  wire [2:0]wrptr_r1_carry__0_0;
  wire [1:0]wrptr_r1_carry__0_1;
  wire wrptr_r1_carry__0_2;
  wire wrptr_r1_carry__0_3;
  wire wrptr_r1_carry__0_i_2__1_n_0;
  wire wrptr_r1_carry__0_n_3;
  wire wrptr_r1_carry_i_4__1_n_0;
  wire wrptr_r1_carry_i_6__1_n_0;
  wire wrptr_r1_carry_i_8__1_n_0;
  wire wrptr_r1_carry_n_0;
  wire wrptr_r1_carry_n_1;
  wire wrptr_r1_carry_n_2;
  wire wrptr_r1_carry_n_3;
  wire \wrptr_r[0]_i_1__1_n_0 ;
  wire \wrptr_r[1]_i_1__1_n_0 ;
  wire \wrptr_r[2]_i_1__1_n_0 ;
  wire \wrptr_r[3]_i_1__1_n_0 ;
  wire \wrptr_r[4]_i_1__1_n_0 ;
  wire \wrptr_r[5]_i_1__1_n_0 ;
  wire \wrptr_r[5]_i_2__1_n_0 ;
  wire \wrptr_r[6]_i_1__1_n_0 ;
  wire \wrptr_r[7]_i_1__1_n_0 ;
  wire \wrptr_r[8]_i_1__1_n_0 ;
  wire \wrptr_r[9]_i_1__0_n_0 ;
  wire \wrptr_r[9]_i_2__1_n_0 ;
  wire \wrptr_r[9]_i_3__1_n_0 ;
  wire [0:0]\wrptr_r_reg[0]_0 ;
  wire \wrptr_r_reg_n_0_[0] ;
  wire \wrptr_r_reg_n_0_[1] ;
  wire NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_rdptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_wrptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry__0_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_0_63_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_0_2_n_0),
        .DOB(line_r_reg_r1_0_63_0_2_n_1),
        .DOC(line_r_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_r_reg_r1_0_63_0_2_i_1__1
       (.I0(\wrptr_r[9]_i_1__0_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_0_63_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_3_5_n_0),
        .DOB(line_r_reg_r1_0_63_3_5_n_1),
        .DOC(line_r_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_0_63_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_6_7_n_0),
        .DOB(line_r_reg_r1_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_128_191_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_0_2_n_0),
        .DOB(line_r_reg_r1_128_191_0_2_n_1),
        .DOC(line_r_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_128_191_0_2_i_1__1
       (.I0(\wrptr_r[9]_i_1__0_n_0 ),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[5]),
        .O(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_128_191_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_3_5_n_0),
        .DOB(line_r_reg_r1_128_191_3_5_n_1),
        .DOC(line_r_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_128_191_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_6_7_n_0),
        .DOB(line_r_reg_r1_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_192_255_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_0_2_n_0),
        .DOB(line_r_reg_r1_192_255_0_2_n_1),
        .DOC(line_r_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_192_255_0_2_i_1__1
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(\wrptr_r[9]_i_1__0_n_0 ),
        .O(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_192_255_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_3_5_n_0),
        .DOB(line_r_reg_r1_192_255_3_5_n_1),
        .DOC(line_r_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_192_255_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_6_7_n_0),
        .DOB(line_r_reg_r1_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_256_319_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_0_2_n_0),
        .DOB(line_r_reg_r1_256_319_0_2_n_1),
        .DOC(line_r_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_256_319_0_2_i_1__1
       (.I0(\wrptr_r[9]_i_1__0_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_256_319_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_3_5_n_0),
        .DOB(line_r_reg_r1_256_319_3_5_n_1),
        .DOC(line_r_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_256_319_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_6_7_n_0),
        .DOB(line_r_reg_r1_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_320_383_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_0_2_n_0),
        .DOB(line_r_reg_r1_320_383_0_2_n_1),
        .DOC(line_r_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_320_383_0_2_i_1__1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1__0_n_0 ),
        .O(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_320_383_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_3_5_n_0),
        .DOB(line_r_reg_r1_320_383_3_5_n_1),
        .DOC(line_r_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_320_383_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_6_7_n_0),
        .DOB(line_r_reg_r1_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_384_447_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_0_2_n_0),
        .DOB(line_r_reg_r1_384_447_0_2_n_1),
        .DOC(line_r_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_384_447_0_2_i_1__1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__0_n_0 ),
        .O(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_384_447_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_3_5_n_0),
        .DOB(line_r_reg_r1_384_447_3_5_n_1),
        .DOC(line_r_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_384_447_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_6_7_n_0),
        .DOB(line_r_reg_r1_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_448_511_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_0_2_n_0),
        .DOB(line_r_reg_r1_448_511_0_2_n_1),
        .DOC(line_r_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_448_511_0_2_i_1__1
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__0_n_0 ),
        .I4(Q[6]),
        .O(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_448_511_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_3_5_n_0),
        .DOB(line_r_reg_r1_448_511_3_5_n_1),
        .DOC(line_r_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_448_511_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_6_7_n_0),
        .DOB(line_r_reg_r1_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_512_575_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_0_2_n_0),
        .DOB(line_r_reg_r1_512_575_0_2_n_1),
        .DOC(line_r_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_512_575_0_2_i_1__1
       (.I0(\wrptr_r[9]_i_1__0_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_512_575_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_3_5_n_0),
        .DOB(line_r_reg_r1_512_575_3_5_n_1),
        .DOC(line_r_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_512_575_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_6_7_n_0),
        .DOB(line_r_reg_r1_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_576_639_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_0_2_n_0),
        .DOB(line_r_reg_r1_576_639_0_2_n_1),
        .DOC(line_r_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_576_639_0_2_i_1__1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1__0_n_0 ),
        .O(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_576_639_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_3_5_n_0),
        .DOB(line_r_reg_r1_576_639_3_5_n_1),
        .DOC(line_r_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_576_639_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_6_7_n_0),
        .DOB(line_r_reg_r1_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_640_703_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_0_2_n_0),
        .DOB(line_r_reg_r1_640_703_0_2_n_1),
        .DOC(line_r_reg_r1_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_640_703_0_2_i_1__1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__0_n_0 ),
        .O(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_640_703_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_3_5_n_0),
        .DOB(line_r_reg_r1_640_703_3_5_n_1),
        .DOC(line_r_reg_r1_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_640_703_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_6_7_n_0),
        .DOB(line_r_reg_r1_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_64_127_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_0_2_n_0),
        .DOB(line_r_reg_r1_64_127_0_2_n_1),
        .DOC(line_r_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_64_127_0_2_i_1__1
       (.I0(\wrptr_r[9]_i_1__0_n_0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[4]),
        .O(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_64_127_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_3_5_n_0),
        .DOB(line_r_reg_r1_64_127_3_5_n_1),
        .DOC(line_r_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_64_127_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_6_7_n_0),
        .DOB(line_r_reg_r1_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_704_767_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_0_2_n_0),
        .DOB(line_r_reg_r1_704_767_0_2_n_1),
        .DOC(line_r_reg_r1_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_704_767_0_2_i_1__1
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__0_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_704_767_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_3_5_n_0),
        .DOB(line_r_reg_r1_704_767_3_5_n_1),
        .DOC(line_r_reg_r1_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_704_767_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_6_7_n_0),
        .DOB(line_r_reg_r1_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_768_831_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_0_2_n_0),
        .DOB(line_r_reg_r1_768_831_0_2_n_1),
        .DOC(line_r_reg_r1_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_768_831_0_2_i_1__1
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__0_n_0 ),
        .O(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_768_831_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_3_5_n_0),
        .DOB(line_r_reg_r1_768_831_3_5_n_1),
        .DOC(line_r_reg_r1_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_768_831_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_6_7_n_0),
        .DOB(line_r_reg_r1_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_832_895_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_0_2_n_0),
        .DOB(line_r_reg_r1_832_895_0_2_n_1),
        .DOC(line_r_reg_r1_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_832_895_0_2_i_1__1
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__0_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_832_895_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_3_5_n_0),
        .DOB(line_r_reg_r1_832_895_3_5_n_1),
        .DOC(line_r_reg_r1_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_832_895_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_6_7_n_0),
        .DOB(line_r_reg_r1_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_896_959_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_0_2_n_0),
        .DOB(line_r_reg_r1_896_959_0_2_n_1),
        .DOC(line_r_reg_r1_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_896_959_0_2_i_1__1
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\wrptr_r[9]_i_1__0_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_896_959_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_3_5_n_0),
        .DOB(line_r_reg_r1_896_959_3_5_n_1),
        .DOC(line_r_reg_r1_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_896_959_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_6_7_n_0),
        .DOB(line_r_reg_r1_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_960_1023_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_0_2_n_0),
        .DOB(line_r_reg_r1_960_1023_0_2_n_1),
        .DOC(line_r_reg_r1_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    line_r_reg_r1_960_1023_0_2_i_1__1
       (.I0(\wrptr_r[9]_i_1__0_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_960_1023_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_3_5_n_0),
        .DOB(line_r_reg_r1_960_1023_3_5_n_1),
        .DOC(line_r_reg_r1_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_960_1023_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_6_7_n_0),
        .DOB(line_r_reg_r1_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_0_63_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_0_2_n_0),
        .DOB(line_r_reg_r2_0_63_0_2_n_1),
        .DOC(line_r_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_r_reg_r2_0_63_0_2_i_1
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r_reg),
        .I3(\rdptr_r_reg[2]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r2_0_63_0_2_i_2
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_2_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r2_0_63_0_2_i_3
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r2_0_63_0_2_i_4
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r2_0_63_0_2_i_5
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .O(line_r_reg_r2_0_63_0_2_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r2_0_63_0_2_i_6
       (.I0(rdptr_r_reg),
        .O(line_r_reg_r2_0_63_0_2_i_6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_0_63_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_3_5_n_0),
        .DOB(line_r_reg_r2_0_63_3_5_n_1),
        .DOC(line_r_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_0_63_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_6_7_n_0),
        .DOB(line_r_reg_r2_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_128_191_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_0_2_n_0),
        .DOB(line_r_reg_r2_128_191_0_2_n_1),
        .DOC(line_r_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_128_191_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_3_5_n_0),
        .DOB(line_r_reg_r2_128_191_3_5_n_1),
        .DOC(line_r_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_128_191_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_6_7_n_0),
        .DOB(line_r_reg_r2_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_192_255_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_0_2_n_0),
        .DOB(line_r_reg_r2_192_255_0_2_n_1),
        .DOC(line_r_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_192_255_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_3_5_n_0),
        .DOB(line_r_reg_r2_192_255_3_5_n_1),
        .DOC(line_r_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_192_255_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_6_7_n_0),
        .DOB(line_r_reg_r2_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_256_319_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_0_2_n_0),
        .DOB(line_r_reg_r2_256_319_0_2_n_1),
        .DOC(line_r_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_256_319_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_3_5_n_0),
        .DOB(line_r_reg_r2_256_319_3_5_n_1),
        .DOC(line_r_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_256_319_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_6_7_n_0),
        .DOB(line_r_reg_r2_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_320_383_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_0_2_n_0),
        .DOB(line_r_reg_r2_320_383_0_2_n_1),
        .DOC(line_r_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_320_383_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_3_5_n_0),
        .DOB(line_r_reg_r2_320_383_3_5_n_1),
        .DOC(line_r_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_320_383_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_6_7_n_0),
        .DOB(line_r_reg_r2_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_384_447_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_0_2_n_0),
        .DOB(line_r_reg_r2_384_447_0_2_n_1),
        .DOC(line_r_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_384_447_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_3_5_n_0),
        .DOB(line_r_reg_r2_384_447_3_5_n_1),
        .DOC(line_r_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_384_447_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_6_7_n_0),
        .DOB(line_r_reg_r2_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_448_511_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_0_2_n_0),
        .DOB(line_r_reg_r2_448_511_0_2_n_1),
        .DOC(line_r_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_448_511_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_3_5_n_0),
        .DOB(line_r_reg_r2_448_511_3_5_n_1),
        .DOC(line_r_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_448_511_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_6_7_n_0),
        .DOB(line_r_reg_r2_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_512_575_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_0_2_n_0),
        .DOB(line_r_reg_r2_512_575_0_2_n_1),
        .DOC(line_r_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_512_575_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_3_5_n_0),
        .DOB(line_r_reg_r2_512_575_3_5_n_1),
        .DOC(line_r_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_512_575_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_6_7_n_0),
        .DOB(line_r_reg_r2_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_576_639_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_0_2_n_0),
        .DOB(line_r_reg_r2_576_639_0_2_n_1),
        .DOC(line_r_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_576_639_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_3_5_n_0),
        .DOB(line_r_reg_r2_576_639_3_5_n_1),
        .DOC(line_r_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_576_639_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_6_7_n_0),
        .DOB(line_r_reg_r2_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_640_703_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_0_2_n_0),
        .DOB(line_r_reg_r2_640_703_0_2_n_1),
        .DOC(line_r_reg_r2_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_640_703_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_3_5_n_0),
        .DOB(line_r_reg_r2_640_703_3_5_n_1),
        .DOC(line_r_reg_r2_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_640_703_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_6_7_n_0),
        .DOB(line_r_reg_r2_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_64_127_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_0_2_n_0),
        .DOB(line_r_reg_r2_64_127_0_2_n_1),
        .DOC(line_r_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_64_127_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_3_5_n_0),
        .DOB(line_r_reg_r2_64_127_3_5_n_1),
        .DOC(line_r_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_64_127_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_6_7_n_0),
        .DOB(line_r_reg_r2_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_704_767_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_0_2_n_0),
        .DOB(line_r_reg_r2_704_767_0_2_n_1),
        .DOC(line_r_reg_r2_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_704_767_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_3_5_n_0),
        .DOB(line_r_reg_r2_704_767_3_5_n_1),
        .DOC(line_r_reg_r2_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_704_767_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_6_7_n_0),
        .DOB(line_r_reg_r2_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_768_831_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_0_2_n_0),
        .DOB(line_r_reg_r2_768_831_0_2_n_1),
        .DOC(line_r_reg_r2_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_768_831_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_3_5_n_0),
        .DOB(line_r_reg_r2_768_831_3_5_n_1),
        .DOC(line_r_reg_r2_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_768_831_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_6_7_n_0),
        .DOB(line_r_reg_r2_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_832_895_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_0_2_n_0),
        .DOB(line_r_reg_r2_832_895_0_2_n_1),
        .DOC(line_r_reg_r2_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_832_895_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_3_5_n_0),
        .DOB(line_r_reg_r2_832_895_3_5_n_1),
        .DOC(line_r_reg_r2_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_832_895_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_6_7_n_0),
        .DOB(line_r_reg_r2_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_896_959_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_0_2_n_0),
        .DOB(line_r_reg_r2_896_959_0_2_n_1),
        .DOC(line_r_reg_r2_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_896_959_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_3_5_n_0),
        .DOB(line_r_reg_r2_896_959_3_5_n_1),
        .DOC(line_r_reg_r2_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_896_959_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_6_7_n_0),
        .DOB(line_r_reg_r2_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_960_1023_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_0_2_n_0),
        .DOB(line_r_reg_r2_960_1023_0_2_n_1),
        .DOC(line_r_reg_r2_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_960_1023_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_3_5_n_0),
        .DOB(line_r_reg_r2_960_1023_3_5_n_1),
        .DOC(line_r_reg_r2_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_960_1023_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_6_7_n_0),
        .DOB(line_r_reg_r2_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_0_63_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_0_2_n_0),
        .DOB(line_r_reg_r3_0_63_0_2_n_1),
        .DOC(line_r_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r3_0_63_0_2_i_1__1
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r3_0_63_0_2_i_2__1
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[3]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_2__1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r3_0_63_0_2_i_3__1
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(\rdptr_r_reg[3]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r3_0_63_0_2_i_4__1
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r3_0_63_0_2_i_5__1
       (.I0(rdptr_r_reg__0),
        .O(line_r_reg_r3_0_63_0_2_i_5__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_0_63_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_3_5_n_0),
        .DOB(line_r_reg_r3_0_63_3_5_n_1),
        .DOC(line_r_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_0_63_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_6_7_n_0),
        .DOB(line_r_reg_r3_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_128_191_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_0_2_n_0),
        .DOB(line_r_reg_r3_128_191_0_2_n_1),
        .DOC(line_r_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_128_191_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_3_5_n_0),
        .DOB(line_r_reg_r3_128_191_3_5_n_1),
        .DOC(line_r_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_128_191_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_6_7_n_0),
        .DOB(line_r_reg_r3_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_192_255_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_0_2_n_0),
        .DOB(line_r_reg_r3_192_255_0_2_n_1),
        .DOC(line_r_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_192_255_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_3_5_n_0),
        .DOB(line_r_reg_r3_192_255_3_5_n_1),
        .DOC(line_r_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_192_255_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_6_7_n_0),
        .DOB(line_r_reg_r3_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_256_319_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_0_2_n_0),
        .DOB(line_r_reg_r3_256_319_0_2_n_1),
        .DOC(line_r_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_256_319_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_3_5_n_0),
        .DOB(line_r_reg_r3_256_319_3_5_n_1),
        .DOC(line_r_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_256_319_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_6_7_n_0),
        .DOB(line_r_reg_r3_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_320_383_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_0_2_n_0),
        .DOB(line_r_reg_r3_320_383_0_2_n_1),
        .DOC(line_r_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_320_383_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_3_5_n_0),
        .DOB(line_r_reg_r3_320_383_3_5_n_1),
        .DOC(line_r_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_320_383_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_6_7_n_0),
        .DOB(line_r_reg_r3_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_384_447_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_0_2_n_0),
        .DOB(line_r_reg_r3_384_447_0_2_n_1),
        .DOC(line_r_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_384_447_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_3_5_n_0),
        .DOB(line_r_reg_r3_384_447_3_5_n_1),
        .DOC(line_r_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_384_447_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_6_7_n_0),
        .DOB(line_r_reg_r3_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_448_511_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_0_2_n_0),
        .DOB(line_r_reg_r3_448_511_0_2_n_1),
        .DOC(line_r_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_448_511_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_3_5_n_0),
        .DOB(line_r_reg_r3_448_511_3_5_n_1),
        .DOC(line_r_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_448_511_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_6_7_n_0),
        .DOB(line_r_reg_r3_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_512_575_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_0_2_n_0),
        .DOB(line_r_reg_r3_512_575_0_2_n_1),
        .DOC(line_r_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_512_575_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_3_5_n_0),
        .DOB(line_r_reg_r3_512_575_3_5_n_1),
        .DOC(line_r_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_512_575_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_6_7_n_0),
        .DOB(line_r_reg_r3_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_576_639_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_0_2_n_0),
        .DOB(line_r_reg_r3_576_639_0_2_n_1),
        .DOC(line_r_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_576_639_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_3_5_n_0),
        .DOB(line_r_reg_r3_576_639_3_5_n_1),
        .DOC(line_r_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_576_639_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_6_7_n_0),
        .DOB(line_r_reg_r3_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_640_703_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_0_2_n_0),
        .DOB(line_r_reg_r3_640_703_0_2_n_1),
        .DOC(line_r_reg_r3_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_640_703_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_3_5_n_0),
        .DOB(line_r_reg_r3_640_703_3_5_n_1),
        .DOC(line_r_reg_r3_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_640_703_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_6_7_n_0),
        .DOB(line_r_reg_r3_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_64_127_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_0_2_n_0),
        .DOB(line_r_reg_r3_64_127_0_2_n_1),
        .DOC(line_r_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_64_127_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_3_5_n_0),
        .DOB(line_r_reg_r3_64_127_3_5_n_1),
        .DOC(line_r_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_64_127_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_6_7_n_0),
        .DOB(line_r_reg_r3_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_704_767_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_0_2_n_0),
        .DOB(line_r_reg_r3_704_767_0_2_n_1),
        .DOC(line_r_reg_r3_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_704_767_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_3_5_n_0),
        .DOB(line_r_reg_r3_704_767_3_5_n_1),
        .DOC(line_r_reg_r3_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_704_767_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_6_7_n_0),
        .DOB(line_r_reg_r3_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_768_831_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_0_2_n_0),
        .DOB(line_r_reg_r3_768_831_0_2_n_1),
        .DOC(line_r_reg_r3_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_768_831_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_3_5_n_0),
        .DOB(line_r_reg_r3_768_831_3_5_n_1),
        .DOC(line_r_reg_r3_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_768_831_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_6_7_n_0),
        .DOB(line_r_reg_r3_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_832_895_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_0_2_n_0),
        .DOB(line_r_reg_r3_832_895_0_2_n_1),
        .DOC(line_r_reg_r3_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_832_895_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_3_5_n_0),
        .DOB(line_r_reg_r3_832_895_3_5_n_1),
        .DOC(line_r_reg_r3_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_832_895_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_6_7_n_0),
        .DOB(line_r_reg_r3_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_896_959_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_0_2_n_0),
        .DOB(line_r_reg_r3_896_959_0_2_n_1),
        .DOC(line_r_reg_r3_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_896_959_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_3_5_n_0),
        .DOB(line_r_reg_r3_896_959_3_5_n_1),
        .DOC(line_r_reg_r3_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_896_959_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_6_7_n_0),
        .DOB(line_r_reg_r3_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_960_1023_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_0_2_n_0),
        .DOB(line_r_reg_r3_960_1023_0_2_n_1),
        .DOC(line_r_reg_r3_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_960_1023_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_3_5_n_0),
        .DOB(line_r_reg_r3_960_1023_3_5_n_1),
        .DOC(line_r_reg_r3_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_960_1023_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_6_7_n_0),
        .DOB(line_r_reg_r3_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_22 
       (.I0(line_r_reg_r3_448_511_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_0),
        .O(\multiresh_r[3][1]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_23 
       (.I0(line_r_reg_r3_320_383_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_0),
        .O(\multiresh_r[3][1]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_24 
       (.I0(line_r_reg_r3_192_255_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_0),
        .O(\multiresh_r[3][1]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_25 
       (.I0(line_r_reg_r3_64_127_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_0),
        .O(\multiresh_r[3][1]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_26 
       (.I0(line_r_reg_r3_960_1023_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_0),
        .O(\multiresh_r[3][1]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_27 
       (.I0(line_r_reg_r3_832_895_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_0),
        .O(\multiresh_r[3][1]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_28 
       (.I0(line_r_reg_r3_704_767_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_0),
        .O(\multiresh_r[3][1]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_29 
       (.I0(line_r_reg_r3_576_639_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_0),
        .O(\multiresh_r[3][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_8 
       (.I0(\multiresh_r[3][1]_i_22_n_0 ),
        .I1(\multiresh_r[3][1]_i_23_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\multiresh_r[3][1]_i_24_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\multiresh_r[3][1]_i_25_n_0 ),
        .O(\multiresh_r[3][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_9 
       (.I0(\multiresh_r[3][1]_i_26_n_0 ),
        .I1(\multiresh_r[3][1]_i_27_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\multiresh_r[3][1]_i_28_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\multiresh_r[3][1]_i_29_n_0 ),
        .O(\multiresh_r[3][1]_i_9_n_0 ));
  MUXF7 \multiresh_r_reg[3][1]_i_3 
       (.I0(\multiresh_r[3][1]_i_8_n_0 ),
        .I1(\multiresh_r[3][1]_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_9 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][1]_i_1 
       (.I0(\rdptr_r_reg[7]_1 ),
        .I1(data_o01_out[0]),
        .I2(\multiresv_r_reg[1][1] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][1]_0 ),
        .O(data_o[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][2]_i_1 
       (.I0(\rdptr_r_reg[7]_2 ),
        .I1(data_o01_out[1]),
        .I2(\multiresv_r_reg[1][2] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][2]_0 ),
        .O(data_o[9]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_14 
       (.I0(line_r_reg_r2_448_511_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_1),
        .O(\multiresv_r[1][2]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_15 
       (.I0(line_r_reg_r2_320_383_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_1),
        .O(\multiresv_r[1][2]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_16 
       (.I0(line_r_reg_r2_192_255_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_1),
        .O(\multiresv_r[1][2]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_17 
       (.I0(line_r_reg_r2_64_127_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_1),
        .O(\multiresv_r[1][2]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_18 
       (.I0(line_r_reg_r2_960_1023_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_1),
        .O(\multiresv_r[1][2]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_19 
       (.I0(line_r_reg_r2_832_895_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_1),
        .O(\multiresv_r[1][2]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_20 
       (.I0(line_r_reg_r2_704_767_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_1),
        .O(\multiresv_r[1][2]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_21 
       (.I0(line_r_reg_r2_576_639_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_1),
        .O(\multiresv_r[1][2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_6 
       (.I0(\multiresv_r[1][2]_i_14_n_0 ),
        .I1(\multiresv_r[1][2]_i_15_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][2]_i_16_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][2]_i_17_n_0 ),
        .O(\multiresv_r[1][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_7 
       (.I0(\multiresv_r[1][2]_i_18_n_0 ),
        .I1(\multiresv_r[1][2]_i_19_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][2]_i_20_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][2]_i_21_n_0 ),
        .O(\multiresv_r[1][2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][3]_i_1 
       (.I0(\rdptr_r_reg[7]_3 ),
        .I1(data_o01_out[2]),
        .I2(\multiresv_r_reg[1][3] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][3]_0 ),
        .O(data_o[10]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_14 
       (.I0(line_r_reg_r2_448_511_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_2),
        .O(\multiresv_r[1][3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_15 
       (.I0(line_r_reg_r2_320_383_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_2),
        .O(\multiresv_r[1][3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_16 
       (.I0(line_r_reg_r2_192_255_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_2),
        .O(\multiresv_r[1][3]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_17 
       (.I0(line_r_reg_r2_64_127_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_2),
        .O(\multiresv_r[1][3]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_18 
       (.I0(line_r_reg_r2_960_1023_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_2),
        .O(\multiresv_r[1][3]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_19 
       (.I0(line_r_reg_r2_832_895_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_2),
        .O(\multiresv_r[1][3]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_20 
       (.I0(line_r_reg_r2_704_767_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_2),
        .O(\multiresv_r[1][3]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_21 
       (.I0(line_r_reg_r2_576_639_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_2),
        .O(\multiresv_r[1][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_6 
       (.I0(\multiresv_r[1][3]_i_14_n_0 ),
        .I1(\multiresv_r[1][3]_i_15_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][3]_i_16_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][3]_i_17_n_0 ),
        .O(\multiresv_r[1][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_7 
       (.I0(\multiresv_r[1][3]_i_18_n_0 ),
        .I1(\multiresv_r[1][3]_i_19_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][3]_i_20_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][3]_i_21_n_0 ),
        .O(\multiresv_r[1][3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][4]_i_1 
       (.I0(\rdptr_r_reg[7]_4 ),
        .I1(data_o01_out[3]),
        .I2(\multiresv_r_reg[1][4] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][4]_0 ),
        .O(data_o[11]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_14 
       (.I0(line_r_reg_r2_448_511_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_0),
        .O(\multiresv_r[1][4]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_15 
       (.I0(line_r_reg_r2_320_383_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_0),
        .O(\multiresv_r[1][4]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_16 
       (.I0(line_r_reg_r2_192_255_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_0),
        .O(\multiresv_r[1][4]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_17 
       (.I0(line_r_reg_r2_64_127_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_0),
        .O(\multiresv_r[1][4]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_18 
       (.I0(line_r_reg_r2_960_1023_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_0),
        .O(\multiresv_r[1][4]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_19 
       (.I0(line_r_reg_r2_832_895_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_0),
        .O(\multiresv_r[1][4]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_20 
       (.I0(line_r_reg_r2_704_767_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_0),
        .O(\multiresv_r[1][4]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_21 
       (.I0(line_r_reg_r2_576_639_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_0),
        .O(\multiresv_r[1][4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_6 
       (.I0(\multiresv_r[1][4]_i_14_n_0 ),
        .I1(\multiresv_r[1][4]_i_15_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][4]_i_16_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][4]_i_17_n_0 ),
        .O(\multiresv_r[1][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_7 
       (.I0(\multiresv_r[1][4]_i_18_n_0 ),
        .I1(\multiresv_r[1][4]_i_19_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][4]_i_20_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][4]_i_21_n_0 ),
        .O(\multiresv_r[1][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][5]_i_1 
       (.I0(\rdptr_r_reg[7]_5 ),
        .I1(data_o01_out[4]),
        .I2(\multiresv_r_reg[1][5] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][5]_0 ),
        .O(data_o[12]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_14 
       (.I0(line_r_reg_r2_448_511_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_1),
        .O(\multiresv_r[1][5]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_15 
       (.I0(line_r_reg_r2_320_383_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_1),
        .O(\multiresv_r[1][5]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_16 
       (.I0(line_r_reg_r2_192_255_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_1),
        .O(\multiresv_r[1][5]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_17 
       (.I0(line_r_reg_r2_64_127_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_1),
        .O(\multiresv_r[1][5]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_18 
       (.I0(line_r_reg_r2_960_1023_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_1),
        .O(\multiresv_r[1][5]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_19 
       (.I0(line_r_reg_r2_832_895_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_1),
        .O(\multiresv_r[1][5]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_20 
       (.I0(line_r_reg_r2_704_767_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_1),
        .O(\multiresv_r[1][5]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_21 
       (.I0(line_r_reg_r2_576_639_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_1),
        .O(\multiresv_r[1][5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_6 
       (.I0(\multiresv_r[1][5]_i_14_n_0 ),
        .I1(\multiresv_r[1][5]_i_15_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][5]_i_16_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][5]_i_17_n_0 ),
        .O(\multiresv_r[1][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_7 
       (.I0(\multiresv_r[1][5]_i_18_n_0 ),
        .I1(\multiresv_r[1][5]_i_19_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][5]_i_20_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][5]_i_21_n_0 ),
        .O(\multiresv_r[1][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][6]_i_1 
       (.I0(\rdptr_r_reg[7]_6 ),
        .I1(data_o01_out[5]),
        .I2(\multiresv_r_reg[1][6] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][6]_0 ),
        .O(data_o[13]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_14 
       (.I0(line_r_reg_r2_448_511_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_2),
        .O(\multiresv_r[1][6]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_15 
       (.I0(line_r_reg_r2_320_383_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_2),
        .O(\multiresv_r[1][6]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_16 
       (.I0(line_r_reg_r2_192_255_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_2),
        .O(\multiresv_r[1][6]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_17 
       (.I0(line_r_reg_r2_64_127_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_2),
        .O(\multiresv_r[1][6]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_18 
       (.I0(line_r_reg_r2_960_1023_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_2),
        .O(\multiresv_r[1][6]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_19 
       (.I0(line_r_reg_r2_832_895_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_2),
        .O(\multiresv_r[1][6]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_20 
       (.I0(line_r_reg_r2_704_767_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_2),
        .O(\multiresv_r[1][6]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_21 
       (.I0(line_r_reg_r2_576_639_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_2),
        .O(\multiresv_r[1][6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_6 
       (.I0(\multiresv_r[1][6]_i_14_n_0 ),
        .I1(\multiresv_r[1][6]_i_15_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][6]_i_16_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][6]_i_17_n_0 ),
        .O(\multiresv_r[1][6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_7 
       (.I0(\multiresv_r[1][6]_i_18_n_0 ),
        .I1(\multiresv_r[1][6]_i_19_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][6]_i_20_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][6]_i_21_n_0 ),
        .O(\multiresv_r[1][6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][7]_i_1 
       (.I0(\rdptr_r_reg[7]_7 ),
        .I1(data_o01_out[6]),
        .I2(\multiresv_r_reg[1][7] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][7]_0 ),
        .O(data_o[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_2 
       (.I0(\multiresv_r[1][7]_i_6_n_0 ),
        .I1(\multiresv_r[1][7]_i_7_n_0 ),
        .I2(\rdptr_r[9]_i_2_n_0 ),
        .I3(\multiresv_r[1][7]_i_8_n_0 ),
        .I4(\rdptr_r[8]_i_2_n_0 ),
        .I5(\multiresv_r[1][7]_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_6 
       (.I0(line_r_reg_r2_960_1023_6_7_n_0),
        .I1(line_r_reg_r2_896_959_6_7_n_0),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_0),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_0),
        .O(\multiresv_r[1][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_7 
       (.I0(line_r_reg_r2_704_767_6_7_n_0),
        .I1(line_r_reg_r2_640_703_6_7_n_0),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_0),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_0),
        .O(\multiresv_r[1][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_8 
       (.I0(line_r_reg_r2_448_511_6_7_n_0),
        .I1(line_r_reg_r2_384_447_6_7_n_0),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_0),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_0),
        .O(\multiresv_r[1][7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_9 
       (.I0(line_r_reg_r2_192_255_6_7_n_0),
        .I1(line_r_reg_r2_128_191_6_7_n_0),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_0),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_0),
        .O(\multiresv_r[1][7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][8]_i_1 
       (.I0(\rdptr_r_reg[7]_8 ),
        .I1(data_o01_out[7]),
        .I2(\multiresv_r_reg[1][8] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][8]_0 ),
        .O(data_o[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_2 
       (.I0(\multiresv_r[1][8]_i_6_n_0 ),
        .I1(\multiresv_r[1][8]_i_7_n_0 ),
        .I2(\rdptr_r[9]_i_2_n_0 ),
        .I3(\multiresv_r[1][8]_i_8_n_0 ),
        .I4(\rdptr_r[8]_i_2_n_0 ),
        .I5(\multiresv_r[1][8]_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_6 
       (.I0(line_r_reg_r2_960_1023_6_7_n_1),
        .I1(line_r_reg_r2_896_959_6_7_n_1),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_1),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_1),
        .O(\multiresv_r[1][8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_7 
       (.I0(line_r_reg_r2_704_767_6_7_n_1),
        .I1(line_r_reg_r2_640_703_6_7_n_1),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_1),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_1),
        .O(\multiresv_r[1][8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_8 
       (.I0(line_r_reg_r2_448_511_6_7_n_1),
        .I1(line_r_reg_r2_384_447_6_7_n_1),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_1),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_1),
        .O(\multiresv_r[1][8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_9 
       (.I0(line_r_reg_r2_192_255_6_7_n_1),
        .I1(line_r_reg_r2_128_191_6_7_n_1),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_1),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_1),
        .O(\multiresv_r[1][8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_10 
       (.I0(\multiresv_r[7][1]_i_30_n_0 ),
        .I1(\multiresv_r[7][1]_i_31_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[7][1]_i_32_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[7][1]_i_33_n_0 ),
        .O(\multiresv_r[7][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_11 
       (.I0(\multiresv_r[7][1]_i_34_n_0 ),
        .I1(\multiresv_r[7][1]_i_35_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[7][1]_i_36_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[7][1]_i_37_n_0 ),
        .O(\multiresv_r[7][1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_30 
       (.I0(line_r_reg_r2_448_511_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_0),
        .O(\multiresv_r[7][1]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_31 
       (.I0(line_r_reg_r2_320_383_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_0),
        .O(\multiresv_r[7][1]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_32 
       (.I0(line_r_reg_r2_192_255_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_0),
        .O(\multiresv_r[7][1]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_33 
       (.I0(line_r_reg_r2_64_127_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_0),
        .O(\multiresv_r[7][1]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_34 
       (.I0(line_r_reg_r2_960_1023_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_0),
        .O(\multiresv_r[7][1]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_35 
       (.I0(line_r_reg_r2_832_895_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_0),
        .O(\multiresv_r[7][1]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_36 
       (.I0(line_r_reg_r2_704_767_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_0),
        .O(\multiresv_r[7][1]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_37 
       (.I0(line_r_reg_r2_576_639_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_0),
        .O(\multiresv_r[7][1]_i_37_n_0 ));
  MUXF7 \multiresv_r_reg[1][2]_i_2 
       (.I0(\multiresv_r[1][2]_i_6_n_0 ),
        .I1(\multiresv_r[1][2]_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_2 ),
        .S(\rdptr_r[9]_i_2_n_0 ));
  MUXF7 \multiresv_r_reg[1][3]_i_2 
       (.I0(\multiresv_r[1][3]_i_6_n_0 ),
        .I1(\multiresv_r[1][3]_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_3 ),
        .S(\rdptr_r[9]_i_2_n_0 ));
  MUXF7 \multiresv_r_reg[1][4]_i_2 
       (.I0(\multiresv_r[1][4]_i_6_n_0 ),
        .I1(\multiresv_r[1][4]_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_4 ),
        .S(\rdptr_r[9]_i_2_n_0 ));
  MUXF7 \multiresv_r_reg[1][5]_i_2 
       (.I0(\multiresv_r[1][5]_i_6_n_0 ),
        .I1(\multiresv_r[1][5]_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_5 ),
        .S(\rdptr_r[9]_i_2_n_0 ));
  MUXF7 \multiresv_r_reg[1][6]_i_2 
       (.I0(\multiresv_r[1][6]_i_6_n_0 ),
        .I1(\multiresv_r[1][6]_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_6 ),
        .S(\rdptr_r[9]_i_2_n_0 ));
  MUXF7 \multiresv_r_reg[7][1]_i_4 
       (.I0(\multiresv_r[7][1]_i_10_n_0 ),
        .I1(\multiresv_r[7][1]_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_1 ),
        .S(\rdptr_r[9]_i_2_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry
       (.CI(1'b0),
        .CO({rdptr_r1_carry_n_0,rdptr_r1_carry_n_1,rdptr_r1_carry_n_2,rdptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({rdptr_r1_carry__0_0,rdptr_r1_carry_i_4__0_n_0}),
        .O(NLW_rdptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({rdptr_r1_carry__0_1[1],rdptr_r1_carry_i_6__0_n_0,rdptr_r1_carry__0_1[0],rdptr_r1_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry__0
       (.CI(rdptr_r1_carry_n_0),
        .CO({NLW_rdptr_r1_carry__0_CO_UNCONNECTED[3:1],rdptr_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rdptr_r_reg[0]_rep_0 }),
        .O(NLW_rdptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,rdptr_r1_carry__0_i_2__0_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry__0_i_2__0
       (.I0(\rdptr_r_reg[8]_0 ),
        .I1(rdptr_r1_carry__0_2),
        .I2(\rdptr_r_reg[9]_0 ),
        .I3(rdptr_r1_carry__0_3),
        .O(rdptr_r1_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hCB80)) 
    rdptr_r1_carry_i_4__0
       (.I0(rdptr_r_reg),
        .I1(rdptr_r1_carry_0[0]),
        .I2(rdptr_r1_carry_0[1]),
        .I3(rdptr_r_reg__0),
        .O(rdptr_r1_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry_i_6__0
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(rdptr_r1_carry_1),
        .I2(\rdptr_r_reg[5]_0 ),
        .I3(rdptr_r1_carry_2),
        .O(rdptr_r1_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h1842)) 
    rdptr_r1_carry_i_8__0
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(rdptr_r1_carry_i_8__0_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    \rdptr_r[0]_i_1 
       (.I0(\rdptr_r_reg[0]_rep_1 ),
        .I1(nr_rdline_r[0]),
        .I2(nr_rdline_r[1]),
        .O(rd_en_i));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_i_2 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_rep_i_1__0 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[0]_rep_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \rdptr_r[1]_i_1 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \rdptr_r[2]_i_1 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \rdptr_r[3]_i_1 
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \rdptr_r[4]_i_1 
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[5]_i_1 
       (.I0(line_r_reg_r2_0_63_0_2_i_1_n_0),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[6]_i_1 
       (.I0(\rdptr_r[6]_i_2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rdptr_r[6]_i_2 
       (.I0(\rdptr_r[8]_i_3_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .O(\rdptr_r[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[7]_i_1 
       (.I0(\rdptr_r[7]_i_2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rdptr_r[7]_i_2 
       (.I0(\rdptr_r[8]_i_3_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .O(\rdptr_r[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[8]_i_1 
       (.I0(\rdptr_r[8]_i_2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rdptr_r[8]_i_2 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .O(\rdptr_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rdptr_r[8]_i_3 
       (.I0(\rdptr_r_reg[5]_0 ),
        .I1(\rdptr_r_reg[3]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(rdptr_r_reg),
        .I4(\rdptr_r_reg[2]_0 ),
        .I5(\rdptr_r_reg[4]_0 ),
        .O(\rdptr_r[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[9]_i_1 
       (.I0(\rdptr_r[9]_i_2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rdptr_r[9]_i_2 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .I4(\rdptr_r_reg[9]_0 ),
        .O(\rdptr_r[9]_i_2_n_0 ));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[0]_i_2_n_0 ),
        .Q(rdptr_r_reg));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0]_rep 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[0]_rep_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[0]_rep_n_0 ));
  FDCE \rdptr_r_reg[1] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[1]_i_1_n_0 ),
        .Q(rdptr_r_reg__0));
  FDCE \rdptr_r_reg[2] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[2]_i_1_n_0 ),
        .Q(\rdptr_r_reg[2]_0 ));
  FDCE \rdptr_r_reg[3] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[3]_i_1_n_0 ),
        .Q(\rdptr_r_reg[3]_0 ));
  FDCE \rdptr_r_reg[4] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[4]_i_1_n_0 ),
        .Q(\rdptr_r_reg[4]_0 ));
  FDCE \rdptr_r_reg[5] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[5]_i_1_n_0 ),
        .Q(\rdptr_r_reg[5]_0 ));
  FDCE \rdptr_r_reg[6] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[6]_i_1_n_0 ),
        .Q(\rdptr_r_reg[6]_0 ));
  FDCE \rdptr_r_reg[7] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[7]_i_1_n_0 ),
        .Q(\rdptr_r_reg[7]_0 ));
  FDCE \rdptr_r_reg[8] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[8]_i_1_n_0 ),
        .Q(\rdptr_r_reg[8]_0 ));
  FDCE \rdptr_r_reg[9] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[9]_i_1_n_0 ),
        .Q(\rdptr_r_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \sumresh_r_nxt[-1111111103]_i_1 
       (.I0(data_o[21]),
        .I1(data_o[20]),
        .I2(\sumresh_r_nxt[-1111111104]_i_2_n_0 ),
        .O(\nr_rdline_r_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_18 
       (.I0(line_r_reg_r3_960_1023_6_7_n_1),
        .I1(line_r_reg_r3_896_959_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_832_895_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_768_831_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_19 
       (.I0(line_r_reg_r3_704_767_6_7_n_1),
        .I1(line_r_reg_r3_640_703_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_576_639_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_512_575_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \sumresh_r_nxt[-1111111104]__1_i_20 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_38_n_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .I3(\rdptr_r_reg[9]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_21 
       (.I0(line_r_reg_r3_448_511_6_7_n_1),
        .I1(line_r_reg_r3_384_447_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_320_383_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_256_319_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sumresh_r_nxt[-1111111104]__1_i_22 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_38_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_23 
       (.I0(line_r_reg_r3_192_255_6_7_n_1),
        .I1(line_r_reg_r3_128_191_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_64_127_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_0_63_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sumresh_r_nxt[-1111111104]__1_i_36 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_38_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_37 
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .I5(\rdptr_r_reg[6]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_38 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r_reg[4]_0 ),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(rdptr_r_reg__0),
        .I4(\rdptr_r_reg[3]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_4 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_19_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ),
        .I3(\sumresh_r_nxt[-1111111104]__1_i_21_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I5(\sumresh_r_nxt[-1111111104]__1_i_23_n_0 ),
        .O(\rdptr_r_reg[7]_16 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111104]__4_i_1 
       (.I0(\rdptr_r_reg[7]_16 ),
        .I1(data_o03_out[7]),
        .I2(\sumresh_r_nxt[-1111111104]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111104]__4_0 ),
        .O(data_o[7]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \sumresh_r_nxt[-1111111104]_i_1 
       (.I0(data_o[20]),
        .I1(\sumresh_r_nxt[-1111111104]_i_2_n_0 ),
        .I2(data_o[21]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sumresh_r_nxt[-1111111104]_i_2 
       (.I0(\nr_rdline_r_reg[1] ),
        .I1(\nr_rdline_r_reg[1]_0 ),
        .I2(data_o[18]),
        .I3(data_o[16]),
        .I4(data_o[17]),
        .I5(data_o[19]),
        .O(\sumresh_r_nxt[-1111111104]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_14 
       (.I0(line_r_reg_r3_960_1023_6_7_n_0),
        .I1(line_r_reg_r3_896_959_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_832_895_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_768_831_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_15 
       (.I0(line_r_reg_r3_704_767_6_7_n_0),
        .I1(line_r_reg_r3_640_703_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_576_639_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_512_575_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_16 
       (.I0(line_r_reg_r3_448_511_6_7_n_0),
        .I1(line_r_reg_r3_384_447_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_320_383_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_256_319_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_17 
       (.I0(line_r_reg_r3_192_255_6_7_n_0),
        .I1(line_r_reg_r3_128_191_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_64_127_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_0_63_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_4 
       (.I0(\sumresh_r_nxt[-1111111105]__1_i_14_n_0 ),
        .I1(\sumresh_r_nxt[-1111111105]__1_i_15_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ),
        .I3(\sumresh_r_nxt[-1111111105]__1_i_16_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I5(\sumresh_r_nxt[-1111111105]__1_i_17_n_0 ),
        .O(\rdptr_r_reg[7]_15 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111105]__4_i_1 
       (.I0(\rdptr_r_reg[7]_15 ),
        .I1(data_o03_out[6]),
        .I2(\sumresh_r_nxt[-1111111105]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111105]__4_0 ),
        .O(data_o[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \sumresh_r_nxt[-1111111105]_i_1 
       (.I0(\sumresh_r_nxt[-1111111104]_i_2_n_0 ),
        .I1(data_o[20]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_10 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_30_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_31_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_32_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_33_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_11 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_34_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_35_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_36_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_37_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_30 
       (.I0(line_r_reg_r3_448_511_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_31 
       (.I0(line_r_reg_r3_320_383_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_32 
       (.I0(line_r_reg_r3_192_255_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_33 
       (.I0(line_r_reg_r3_64_127_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_34 
       (.I0(line_r_reg_r3_960_1023_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_35 
       (.I0(line_r_reg_r3_832_895_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_36 
       (.I0(line_r_reg_r3_704_767_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_37 
       (.I0(line_r_reg_r3_576_639_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_37_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111106]__1_i_4 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_10_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_14 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111106]__4_i_1 
       (.I0(\rdptr_r_reg[7]_14 ),
        .I1(data_o03_out[5]),
        .I2(\sumresh_r_nxt[-1111111106]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111106]__4_0 ),
        .O(data_o[5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sumresh_r_nxt[-1111111106]_i_1 
       (.I0(\nr_rdline_r_reg[1] ),
        .I1(\nr_rdline_r_reg[1]_0 ),
        .I2(data_o[17]),
        .I3(data_o[16]),
        .I4(data_o[18]),
        .I5(data_o[19]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_10 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_30_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_31_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_32_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_33_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_11 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_34_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_35_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_36_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_37_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_30 
       (.I0(line_r_reg_r3_448_511_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_31 
       (.I0(line_r_reg_r3_320_383_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_32 
       (.I0(line_r_reg_r3_192_255_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_33 
       (.I0(line_r_reg_r3_64_127_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_34 
       (.I0(line_r_reg_r3_960_1023_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_35 
       (.I0(line_r_reg_r3_832_895_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_36 
       (.I0(line_r_reg_r3_704_767_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_37 
       (.I0(line_r_reg_r3_576_639_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_37_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111107]__1_i_4 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_10_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_13 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111107]__4_i_1 
       (.I0(\rdptr_r_reg[7]_13 ),
        .I1(data_o03_out[4]),
        .I2(\sumresh_r_nxt[-1111111107]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111107]__4_0 ),
        .O(data_o[4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sumresh_r_nxt[-1111111107]_i_1 
       (.I0(\nr_rdline_r_reg[1] ),
        .I1(\nr_rdline_r_reg[1]_0 ),
        .I2(data_o[16]),
        .I3(data_o[17]),
        .I4(data_o[18]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_10 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_30_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_31_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_32_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_33_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_11 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_34_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_35_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_36_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_37_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_30 
       (.I0(line_r_reg_r3_448_511_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_31 
       (.I0(line_r_reg_r3_320_383_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_32 
       (.I0(line_r_reg_r3_192_255_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_33 
       (.I0(line_r_reg_r3_64_127_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_34 
       (.I0(line_r_reg_r3_960_1023_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_35 
       (.I0(line_r_reg_r3_832_895_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_36 
       (.I0(line_r_reg_r3_704_767_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_37 
       (.I0(line_r_reg_r3_576_639_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_37_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111108]__1_i_4 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_10_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_12 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111108]__4_i_1 
       (.I0(\rdptr_r_reg[7]_12 ),
        .I1(data_o03_out[3]),
        .I2(\sumresh_r_nxt[-1111111108]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111108]__4_0 ),
        .O(data_o[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sumresh_r_nxt[-1111111108]_i_1 
       (.I0(\nr_rdline_r_reg[1] ),
        .I1(\nr_rdline_r_reg[1]_0 ),
        .I2(data_o[16]),
        .I3(data_o[17]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_10 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_30_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_31_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_32_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_33_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_11 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_34_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_35_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_36_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_37_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_30 
       (.I0(line_r_reg_r3_448_511_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_31 
       (.I0(line_r_reg_r3_320_383_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_32 
       (.I0(line_r_reg_r3_192_255_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_33 
       (.I0(line_r_reg_r3_64_127_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_34 
       (.I0(line_r_reg_r3_960_1023_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_35 
       (.I0(line_r_reg_r3_832_895_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_36 
       (.I0(line_r_reg_r3_704_767_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_37 
       (.I0(line_r_reg_r3_576_639_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_37_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111109]__1_i_4 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_10_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_11 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111109]__4_i_1 
       (.I0(\rdptr_r_reg[7]_11 ),
        .I1(data_o03_out[2]),
        .I2(\sumresh_r_nxt[-1111111109]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111109]__4_0 ),
        .O(data_o[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sumresh_r_nxt[-1111111109]_i_1 
       (.I0(\nr_rdline_r_reg[1] ),
        .I1(\nr_rdline_r_reg[1]_0 ),
        .I2(data_o[16]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_10 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_30_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_31_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_32_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_33_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_11 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_34_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_35_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_36_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_37_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_30 
       (.I0(line_r_reg_r3_448_511_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_31 
       (.I0(line_r_reg_r3_320_383_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_32 
       (.I0(line_r_reg_r3_192_255_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_33 
       (.I0(line_r_reg_r3_64_127_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_34 
       (.I0(line_r_reg_r3_960_1023_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_35 
       (.I0(line_r_reg_r3_832_895_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_36 
       (.I0(line_r_reg_r3_704_767_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_37 
       (.I0(line_r_reg_r3_576_639_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_37_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111110]__1_i_4 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_10_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_10 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111110]__4_i_1 
       (.I0(\rdptr_r_reg[7]_10 ),
        .I1(data_o03_out[1]),
        .I2(\sumresh_r_nxt[-1111111110]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111110]__4_0 ),
        .O(data_o[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sumresh_r_nxt[-1111111110]_i_1 
       (.I0(\nr_rdline_r_reg[1] ),
        .I1(\nr_rdline_r_reg[1]_0 ),
        .O(D[0]));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_10 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_22_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_23_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_11 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_24_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_25_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_22 
       (.I0(line_r_reg_r1_192_255_0_2_n_0),
        .I1(line_r_reg_r1_128_191_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_23 
       (.I0(line_r_reg_r1_448_511_0_2_n_0),
        .I1(line_r_reg_r1_384_447_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_24 
       (.I0(line_r_reg_r1_704_767_0_2_n_0),
        .I1(line_r_reg_r1_640_703_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_25 
       (.I0(line_r_reg_r1_960_1023_0_2_n_0),
        .I1(line_r_reg_r1_896_959_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_25_n_0 ));
  MUXF8 \sumresh_r_nxt[-1111111111]__2_i_4 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_10_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_1 ),
        .S(\rdptr_r_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111111]__4_i_1 
       (.I0(\rdptr_r_reg[7]_9 ),
        .I1(data_o03_out[0]),
        .I2(\sumresh_r_nxt[-1111111111]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111111]__4_0 ),
        .O(data_o[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111104]_i_1 
       (.I0(\rdptr_r_reg[9]_8 ),
        .I1(data_o0[7]),
        .I2(\sumresv_r_reg[-1111111104] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111104]_0 ),
        .O(data_o[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_14 
       (.I0(line_r_reg_r1_192_255_6_7_n_1),
        .I1(line_r_reg_r1_128_191_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_15 
       (.I0(line_r_reg_r1_448_511_6_7_n_1),
        .I1(line_r_reg_r1_384_447_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_16 
       (.I0(line_r_reg_r1_704_767_6_7_n_1),
        .I1(line_r_reg_r1_640_703_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_17 
       (.I0(line_r_reg_r1_960_1023_6_7_n_1),
        .I1(line_r_reg_r1_896_959_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111105]_i_1 
       (.I0(\rdptr_r_reg[9]_7 ),
        .I1(data_o0[6]),
        .I2(\sumresv_r_reg[-1111111105] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111105]_0 ),
        .O(data_o[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_14 
       (.I0(line_r_reg_r1_192_255_6_7_n_0),
        .I1(line_r_reg_r1_128_191_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_15 
       (.I0(line_r_reg_r1_448_511_6_7_n_0),
        .I1(line_r_reg_r1_384_447_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_16 
       (.I0(line_r_reg_r1_704_767_6_7_n_0),
        .I1(line_r_reg_r1_640_703_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_17 
       (.I0(line_r_reg_r1_960_1023_6_7_n_0),
        .I1(line_r_reg_r1_896_959_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111106]_i_1 
       (.I0(\rdptr_r_reg[9]_6 ),
        .I1(data_o0[5]),
        .I2(\sumresv_r_reg[-1111111106] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111106]_0 ),
        .O(data_o[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_14 
       (.I0(line_r_reg_r1_192_255_3_5_n_2),
        .I1(line_r_reg_r1_128_191_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_15 
       (.I0(line_r_reg_r1_448_511_3_5_n_2),
        .I1(line_r_reg_r1_384_447_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_16 
       (.I0(line_r_reg_r1_704_767_3_5_n_2),
        .I1(line_r_reg_r1_640_703_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_17 
       (.I0(line_r_reg_r1_960_1023_3_5_n_2),
        .I1(line_r_reg_r1_896_959_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111107]_i_1 
       (.I0(\rdptr_r_reg[9]_5 ),
        .I1(data_o0[4]),
        .I2(\sumresv_r_reg[-1111111107] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111107]_0 ),
        .O(data_o[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_14 
       (.I0(line_r_reg_r1_192_255_3_5_n_1),
        .I1(line_r_reg_r1_128_191_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_15 
       (.I0(line_r_reg_r1_448_511_3_5_n_1),
        .I1(line_r_reg_r1_384_447_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_16 
       (.I0(line_r_reg_r1_704_767_3_5_n_1),
        .I1(line_r_reg_r1_640_703_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_17 
       (.I0(line_r_reg_r1_960_1023_3_5_n_1),
        .I1(line_r_reg_r1_896_959_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111108]_i_1 
       (.I0(\rdptr_r_reg[9]_4 ),
        .I1(data_o0[3]),
        .I2(\sumresv_r_reg[-1111111108] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111108]_0 ),
        .O(data_o[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_14 
       (.I0(line_r_reg_r1_192_255_3_5_n_0),
        .I1(line_r_reg_r1_128_191_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_15 
       (.I0(line_r_reg_r1_448_511_3_5_n_0),
        .I1(line_r_reg_r1_384_447_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_16 
       (.I0(line_r_reg_r1_704_767_3_5_n_0),
        .I1(line_r_reg_r1_640_703_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_17 
       (.I0(line_r_reg_r1_960_1023_3_5_n_0),
        .I1(line_r_reg_r1_896_959_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111109]_i_1 
       (.I0(\rdptr_r_reg[9]_3 ),
        .I1(data_o0[2]),
        .I2(\sumresv_r_reg[-1111111109] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111109]_0 ),
        .O(data_o[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_14 
       (.I0(line_r_reg_r1_192_255_0_2_n_2),
        .I1(line_r_reg_r1_128_191_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_15 
       (.I0(line_r_reg_r1_448_511_0_2_n_2),
        .I1(line_r_reg_r1_384_447_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_16 
       (.I0(line_r_reg_r1_704_767_0_2_n_2),
        .I1(line_r_reg_r1_640_703_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_17 
       (.I0(line_r_reg_r1_960_1023_0_2_n_2),
        .I1(line_r_reg_r1_896_959_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111110]_i_1 
       (.I0(\rdptr_r_reg[9]_2 ),
        .I1(data_o0[1]),
        .I2(\sumresv_r_reg[-1111111110] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111110]_0 ),
        .O(\nr_rdline_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_14 
       (.I0(line_r_reg_r1_192_255_0_2_n_1),
        .I1(line_r_reg_r1_128_191_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_15 
       (.I0(line_r_reg_r1_448_511_0_2_n_1),
        .I1(line_r_reg_r1_384_447_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_16 
       (.I0(line_r_reg_r1_704_767_0_2_n_1),
        .I1(line_r_reg_r1_640_703_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_17 
       (.I0(line_r_reg_r1_960_1023_0_2_n_1),
        .I1(line_r_reg_r1_896_959_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111111]_i_1 
       (.I0(\rdptr_r_reg[9]_1 ),
        .I1(data_o0[0]),
        .I2(\sumresv_r_reg[-1111111111] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111111]_0 ),
        .O(\nr_rdline_r_reg[1] ));
  MUXF8 \sumresv_r_reg[-1111111104]_i_2 
       (.I0(\sumresv_r_reg[-1111111104]_i_6_n_0 ),
        .I1(\sumresv_r_reg[-1111111104]_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_8 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_6 
       (.I0(\sumresv_r[-1111111104]_i_14_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_15_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_7 
       (.I0(\sumresv_r[-1111111104]_i_16_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_17_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111105]_i_2 
       (.I0(\sumresv_r_reg[-1111111105]_i_6_n_0 ),
        .I1(\sumresv_r_reg[-1111111105]_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_7 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_6 
       (.I0(\sumresv_r[-1111111105]_i_14_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_15_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_7 
       (.I0(\sumresv_r[-1111111105]_i_16_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_17_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111106]_i_2 
       (.I0(\sumresv_r_reg[-1111111106]_i_6_n_0 ),
        .I1(\sumresv_r_reg[-1111111106]_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_6 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_6 
       (.I0(\sumresv_r[-1111111106]_i_14_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_15_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_7 
       (.I0(\sumresv_r[-1111111106]_i_16_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_17_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111107]_i_2 
       (.I0(\sumresv_r_reg[-1111111107]_i_6_n_0 ),
        .I1(\sumresv_r_reg[-1111111107]_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_5 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_6 
       (.I0(\sumresv_r[-1111111107]_i_14_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_15_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_7 
       (.I0(\sumresv_r[-1111111107]_i_16_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_17_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111108]_i_2 
       (.I0(\sumresv_r_reg[-1111111108]_i_6_n_0 ),
        .I1(\sumresv_r_reg[-1111111108]_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_4 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_6 
       (.I0(\sumresv_r[-1111111108]_i_14_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_15_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_7 
       (.I0(\sumresv_r[-1111111108]_i_16_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_17_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111109]_i_2 
       (.I0(\sumresv_r_reg[-1111111109]_i_6_n_0 ),
        .I1(\sumresv_r_reg[-1111111109]_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_3 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_6 
       (.I0(\sumresv_r[-1111111109]_i_14_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_15_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_7 
       (.I0(\sumresv_r[-1111111109]_i_16_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_17_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111110]_i_2 
       (.I0(\sumresv_r_reg[-1111111110]_i_6_n_0 ),
        .I1(\sumresv_r_reg[-1111111110]_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_2 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_6 
       (.I0(\sumresv_r[-1111111110]_i_14_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_15_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_7 
       (.I0(\sumresv_r[-1111111110]_i_16_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_17_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry
       (.CI(1'b0),
        .CO({wrptr_r1_carry_n_0,wrptr_r1_carry_n_1,wrptr_r1_carry_n_2,wrptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({wrptr_r1_carry__0_0,wrptr_r1_carry_i_4__1_n_0}),
        .O(NLW_wrptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({wrptr_r1_carry__0_1[1],wrptr_r1_carry_i_6__1_n_0,wrptr_r1_carry__0_1[0],wrptr_r1_carry_i_8__1_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry__0
       (.CI(wrptr_r1_carry_n_0),
        .CO({NLW_wrptr_r1_carry__0_CO_UNCONNECTED[3:1],wrptr_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\wrptr_r_reg[0]_0 }),
        .O(NLW_wrptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,wrptr_r1_carry__0_i_2__1_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry__0_i_2__1
       (.I0(Q[6]),
        .I1(wrptr_r1_carry__0_2),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_3),
        .O(wrptr_r1_carry__0_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h8CE0)) 
    wrptr_r1_carry_i_4__1
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry_i_6__1
       (.I0(Q[2]),
        .I1(wrptr_r1_carry_0),
        .I2(Q[3]),
        .I3(wrptr_r1_carry_1),
        .O(wrptr_r1_carry_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h4218)) 
    wrptr_r1_carry_i_8__1
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_8__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wrptr_r[0]_i_1__1 
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[1]_i_1__1 
       (.I0(\wrptr_r_reg_n_0_[1] ),
        .I1(\wrptr_r_reg_n_0_[0] ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[2]_i_1__1 
       (.I0(Q[0]),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(\wrptr_r_reg_n_0_[1] ),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\wrptr_r_reg_n_0_[1] ),
        .I3(\wrptr_r_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\wrptr_r[5]_i_2__1_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[5]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \wrptr_r[5]_i_2__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(\wrptr_r_reg_n_0_[1] ),
        .I4(Q[1]),
        .O(\wrptr_r[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[6]_i_1__1 
       (.I0(Q[4]),
        .I1(\wrptr_r[9]_i_3__1_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[7]_i_1__1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\wrptr_r[9]_i_3__1_n_0 ),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[8]_i_1__1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\wrptr_r[9]_i_3__1_n_0 ),
        .I3(Q[4]),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[8]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \wrptr_r[9]_i_1__0 
       (.I0(graydata_valid),
        .I1(nr_wrline_r[1]),
        .I2(nr_wrline_r[0]),
        .O(\wrptr_r[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[9]_i_2__1 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_3__1_n_0 ),
        .I4(Q[5]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[9]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wrptr_r[9]_i_3__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\wrptr_r_reg_n_0_[1] ),
        .I3(\wrptr_r_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\wrptr_r[9]_i_3__1_n_0 ));
  FDCE \wrptr_r_reg[0] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[0]_i_1__1_n_0 ),
        .Q(\wrptr_r_reg_n_0_[0] ));
  FDCE \wrptr_r_reg[1] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[1]_i_1__1_n_0 ),
        .Q(\wrptr_r_reg_n_0_[1] ));
  FDCE \wrptr_r_reg[2] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[2]_i_1__1_n_0 ),
        .Q(Q[0]));
  FDCE \wrptr_r_reg[3] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[3]_i_1__1_n_0 ),
        .Q(Q[1]));
  FDCE \wrptr_r_reg[4] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[4]_i_1__1_n_0 ),
        .Q(Q[2]));
  FDCE \wrptr_r_reg[5] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[5]_i_1__1_n_0 ),
        .Q(Q[3]));
  FDCE \wrptr_r_reg[6] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[6]_i_1__1_n_0 ),
        .Q(Q[4]));
  FDCE \wrptr_r_reg[7] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[7]_i_1__1_n_0 ),
        .Q(Q[5]));
  FDCE \wrptr_r_reg[8] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[8]_i_1__1_n_0 ),
        .Q(Q[6]));
  FDCE \wrptr_r_reg[9] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[9]_i_2__1_n_0 ),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "linebuffer" *) 
module design_1_sobel_v1_0_0_0_linebuffer_1
   (\rdptr_r_reg[2]_0 ,
    \rdptr_r_reg[3]_0 ,
    \rdptr_r_reg[4]_0 ,
    \rdptr_r_reg[5]_0 ,
    \rdptr_r_reg[8]_0 ,
    \rdptr_r_reg[7]_0 ,
    \rdptr_r_reg[6]_0 ,
    \rdptr_r_reg[9]_0 ,
    \nr_rdline_r_reg[1] ,
    \nr_rdline_r_reg[1]_0 ,
    Q,
    \rdptr_r_reg[9]_1 ,
    \rdptr_r_reg[9]_2 ,
    \rdptr_r_reg[9]_3 ,
    \rdptr_r_reg[9]_4 ,
    \rdptr_r_reg[9]_5 ,
    \rdptr_r_reg[9]_6 ,
    \rdptr_r_reg[9]_7 ,
    \rdptr_r_reg[9]_8 ,
    data_o,
    \rdptr_r_reg[7]_1 ,
    \rdptr_r_reg[7]_2 ,
    \rdptr_r_reg[7]_3 ,
    \rdptr_r_reg[7]_4 ,
    \rdptr_r_reg[7]_5 ,
    \rdptr_r_reg[7]_6 ,
    \rdptr_r_reg[7]_7 ,
    \rdptr_r_reg[7]_8 ,
    \rdptr_r_reg[7]_9 ,
    \rdptr_r_reg[7]_10 ,
    \rdptr_r_reg[7]_11 ,
    \rdptr_r_reg[7]_12 ,
    \rdptr_r_reg[7]_13 ,
    \rdptr_r_reg[7]_14 ,
    \rdptr_r_reg[7]_15 ,
    \rdptr_r_reg[7]_16 ,
    rdptr_r1_carry__0_0,
    rdptr_r1_carry__0_1,
    \rdptr_r_reg[0]_rep_0 ,
    wrptr_r1_carry__0_0,
    wrptr_r1_carry__0_1,
    \wrptr_r_reg[0]_0 ,
    clk_i,
    rst_i,
    \rdptr_r_reg[0]_rep_1 ,
    nr_rdline_r,
    \multiresh_r_reg[5][1] ,
    data_o0,
    \multiresh_r_reg[5][1]_0 ,
    \multiresh_r_reg[5][6] ,
    \multiresh_r_reg[5][6]_0 ,
    \multiresh_r_reg[5][6]_1 ,
    \multiresh_r_reg[5][6]_2 ,
    \multiresh_r_reg[5][6]_3 ,
    \multiresh_r_reg[5][6]_4 ,
    \multiresh_r_reg[5][6]_5 ,
    \multiresh_r_reg[5][6]_6 ,
    \multiresh_r_reg[5][6]_7 ,
    \multiresh_r_reg[5][6]_8 ,
    \multiresh_r_reg[5][7] ,
    \multiresh_r_reg[5][7]_0 ,
    \multiresh_r_reg[5][8] ,
    \multiresh_r_reg[5][8]_0 ,
    \multiresh_r_reg[3][1] ,
    data_o03_out,
    \multiresh_r_reg[3][1]_0 ,
    \multiresh_r_reg[3][2] ,
    \multiresh_r_reg[3][2]_0 ,
    \multiresh_r_reg[3][3] ,
    \multiresh_r_reg[3][3]_0 ,
    \multiresh_r_reg[3][4] ,
    \multiresh_r_reg[3][4]_0 ,
    \multiresh_r_reg[3][5] ,
    \multiresh_r_reg[3][5]_0 ,
    \multiresh_r_reg[3][6] ,
    \multiresh_r_reg[3][6]_0 ,
    \multiresh_r_reg[3][7] ,
    \multiresh_r_reg[3][7]_0 ,
    \multiresh_r_reg[3][8] ,
    \multiresh_r_reg[3][8]_0 ,
    rdptr_r1_carry_0,
    rdptr_r1_carry_1,
    rdptr_r1_carry_2,
    rdptr_r1_carry__0_2,
    rdptr_r1_carry__0_3,
    wrptr_r1_carry_0,
    wrptr_r1_carry_1,
    wrptr_r1_carry__0_2,
    wrptr_r1_carry__0_3,
    graydata_valid,
    nr_wrline_r,
    \sumresv_r[-1111111104]_i_29_0 ,
    \multiresv_r[1][3]_i_42_0 ,
    \multiresv_r[1][3]_i_42_1 ,
    \multiresv_r[1][3]_i_42_2 ,
    \multiresv_r[1][6]_i_42_0 ,
    \multiresv_r[1][6]_i_42_1 ,
    \multiresv_r[1][6]_i_42_2 ,
    \multiresv_r[1][8]_i_18_0 ,
    \multiresv_r[1][8]_i_18_1 ,
    graydata_o);
  output \rdptr_r_reg[2]_0 ;
  output \rdptr_r_reg[3]_0 ;
  output \rdptr_r_reg[4]_0 ;
  output \rdptr_r_reg[5]_0 ;
  output \rdptr_r_reg[8]_0 ;
  output \rdptr_r_reg[7]_0 ;
  output \rdptr_r_reg[6]_0 ;
  output \rdptr_r_reg[9]_0 ;
  output [7:0]\nr_rdline_r_reg[1] ;
  output \nr_rdline_r_reg[1]_0 ;
  output [7:0]Q;
  output \rdptr_r_reg[9]_1 ;
  output \rdptr_r_reg[9]_2 ;
  output \rdptr_r_reg[9]_3 ;
  output \rdptr_r_reg[9]_4 ;
  output \rdptr_r_reg[9]_5 ;
  output \rdptr_r_reg[9]_6 ;
  output \rdptr_r_reg[9]_7 ;
  output \rdptr_r_reg[9]_8 ;
  output [7:0]data_o;
  output \rdptr_r_reg[7]_1 ;
  output \rdptr_r_reg[7]_2 ;
  output \rdptr_r_reg[7]_3 ;
  output \rdptr_r_reg[7]_4 ;
  output \rdptr_r_reg[7]_5 ;
  output \rdptr_r_reg[7]_6 ;
  output \rdptr_r_reg[7]_7 ;
  output \rdptr_r_reg[7]_8 ;
  output \rdptr_r_reg[7]_9 ;
  output \rdptr_r_reg[7]_10 ;
  output \rdptr_r_reg[7]_11 ;
  output \rdptr_r_reg[7]_12 ;
  output \rdptr_r_reg[7]_13 ;
  output \rdptr_r_reg[7]_14 ;
  output \rdptr_r_reg[7]_15 ;
  output \rdptr_r_reg[7]_16 ;
  input [2:0]rdptr_r1_carry__0_0;
  input [1:0]rdptr_r1_carry__0_1;
  input [0:0]\rdptr_r_reg[0]_rep_0 ;
  input [2:0]wrptr_r1_carry__0_0;
  input [1:0]wrptr_r1_carry__0_1;
  input [0:0]\wrptr_r_reg[0]_0 ;
  input clk_i;
  input rst_i;
  input \rdptr_r_reg[0]_rep_1 ;
  input [1:0]nr_rdline_r;
  input \multiresh_r_reg[5][1] ;
  input [7:0]data_o0;
  input \multiresh_r_reg[5][1]_0 ;
  input \multiresh_r_reg[5][6] ;
  input \multiresh_r_reg[5][6]_0 ;
  input \multiresh_r_reg[5][6]_1 ;
  input \multiresh_r_reg[5][6]_2 ;
  input \multiresh_r_reg[5][6]_3 ;
  input \multiresh_r_reg[5][6]_4 ;
  input \multiresh_r_reg[5][6]_5 ;
  input \multiresh_r_reg[5][6]_6 ;
  input \multiresh_r_reg[5][6]_7 ;
  input \multiresh_r_reg[5][6]_8 ;
  input \multiresh_r_reg[5][7] ;
  input \multiresh_r_reg[5][7]_0 ;
  input \multiresh_r_reg[5][8] ;
  input \multiresh_r_reg[5][8]_0 ;
  input \multiresh_r_reg[3][1] ;
  input [7:0]data_o03_out;
  input \multiresh_r_reg[3][1]_0 ;
  input \multiresh_r_reg[3][2] ;
  input \multiresh_r_reg[3][2]_0 ;
  input \multiresh_r_reg[3][3] ;
  input \multiresh_r_reg[3][3]_0 ;
  input \multiresh_r_reg[3][4] ;
  input \multiresh_r_reg[3][4]_0 ;
  input \multiresh_r_reg[3][5] ;
  input \multiresh_r_reg[3][5]_0 ;
  input \multiresh_r_reg[3][6] ;
  input \multiresh_r_reg[3][6]_0 ;
  input \multiresh_r_reg[3][7] ;
  input \multiresh_r_reg[3][7]_0 ;
  input \multiresh_r_reg[3][8] ;
  input \multiresh_r_reg[3][8]_0 ;
  input [1:0]rdptr_r1_carry_0;
  input rdptr_r1_carry_1;
  input rdptr_r1_carry_2;
  input rdptr_r1_carry__0_2;
  input rdptr_r1_carry__0_3;
  input wrptr_r1_carry_0;
  input wrptr_r1_carry_1;
  input wrptr_r1_carry__0_2;
  input wrptr_r1_carry__0_3;
  input graydata_valid;
  input [1:0]nr_wrline_r;
  input [7:0]\sumresv_r[-1111111104]_i_29_0 ;
  input \multiresv_r[1][3]_i_42_0 ;
  input \multiresv_r[1][3]_i_42_1 ;
  input \multiresv_r[1][3]_i_42_2 ;
  input \multiresv_r[1][6]_i_42_0 ;
  input \multiresv_r[1][6]_i_42_1 ;
  input \multiresv_r[1][6]_i_42_2 ;
  input \multiresv_r[1][8]_i_18_0 ;
  input \multiresv_r[1][8]_i_18_1 ;
  input [7:0]graydata_o;

  wire [7:0]Q;
  wire clk_i;
  wire [7:0]data_o;
  wire [7:0]data_o0;
  wire [7:0]data_o03_out;
  wire [47:41]data_o__0;
  wire [7:0]graydata_o;
  wire graydata_valid;
  wire line_r_reg_r1_0_63_0_2_i_1__2_n_0;
  wire line_r_reg_r1_0_63_0_2_n_0;
  wire line_r_reg_r1_0_63_0_2_n_1;
  wire line_r_reg_r1_0_63_0_2_n_2;
  wire line_r_reg_r1_0_63_3_5_n_0;
  wire line_r_reg_r1_0_63_3_5_n_1;
  wire line_r_reg_r1_0_63_3_5_n_2;
  wire line_r_reg_r1_0_63_6_7_n_0;
  wire line_r_reg_r1_0_63_6_7_n_1;
  wire line_r_reg_r1_128_191_0_2_i_1__2_n_0;
  wire line_r_reg_r1_128_191_0_2_n_0;
  wire line_r_reg_r1_128_191_0_2_n_1;
  wire line_r_reg_r1_128_191_0_2_n_2;
  wire line_r_reg_r1_128_191_3_5_n_0;
  wire line_r_reg_r1_128_191_3_5_n_1;
  wire line_r_reg_r1_128_191_3_5_n_2;
  wire line_r_reg_r1_128_191_6_7_n_0;
  wire line_r_reg_r1_128_191_6_7_n_1;
  wire line_r_reg_r1_192_255_0_2_i_1__2_n_0;
  wire line_r_reg_r1_192_255_0_2_n_0;
  wire line_r_reg_r1_192_255_0_2_n_1;
  wire line_r_reg_r1_192_255_0_2_n_2;
  wire line_r_reg_r1_192_255_3_5_n_0;
  wire line_r_reg_r1_192_255_3_5_n_1;
  wire line_r_reg_r1_192_255_3_5_n_2;
  wire line_r_reg_r1_192_255_6_7_n_0;
  wire line_r_reg_r1_192_255_6_7_n_1;
  wire line_r_reg_r1_256_319_0_2_i_1__2_n_0;
  wire line_r_reg_r1_256_319_0_2_n_0;
  wire line_r_reg_r1_256_319_0_2_n_1;
  wire line_r_reg_r1_256_319_0_2_n_2;
  wire line_r_reg_r1_256_319_3_5_n_0;
  wire line_r_reg_r1_256_319_3_5_n_1;
  wire line_r_reg_r1_256_319_3_5_n_2;
  wire line_r_reg_r1_256_319_6_7_n_0;
  wire line_r_reg_r1_256_319_6_7_n_1;
  wire line_r_reg_r1_320_383_0_2_i_1__2_n_0;
  wire line_r_reg_r1_320_383_0_2_n_0;
  wire line_r_reg_r1_320_383_0_2_n_1;
  wire line_r_reg_r1_320_383_0_2_n_2;
  wire line_r_reg_r1_320_383_3_5_n_0;
  wire line_r_reg_r1_320_383_3_5_n_1;
  wire line_r_reg_r1_320_383_3_5_n_2;
  wire line_r_reg_r1_320_383_6_7_n_0;
  wire line_r_reg_r1_320_383_6_7_n_1;
  wire line_r_reg_r1_384_447_0_2_i_1__2_n_0;
  wire line_r_reg_r1_384_447_0_2_n_0;
  wire line_r_reg_r1_384_447_0_2_n_1;
  wire line_r_reg_r1_384_447_0_2_n_2;
  wire line_r_reg_r1_384_447_3_5_n_0;
  wire line_r_reg_r1_384_447_3_5_n_1;
  wire line_r_reg_r1_384_447_3_5_n_2;
  wire line_r_reg_r1_384_447_6_7_n_0;
  wire line_r_reg_r1_384_447_6_7_n_1;
  wire line_r_reg_r1_448_511_0_2_i_1__2_n_0;
  wire line_r_reg_r1_448_511_0_2_n_0;
  wire line_r_reg_r1_448_511_0_2_n_1;
  wire line_r_reg_r1_448_511_0_2_n_2;
  wire line_r_reg_r1_448_511_3_5_n_0;
  wire line_r_reg_r1_448_511_3_5_n_1;
  wire line_r_reg_r1_448_511_3_5_n_2;
  wire line_r_reg_r1_448_511_6_7_n_0;
  wire line_r_reg_r1_448_511_6_7_n_1;
  wire line_r_reg_r1_512_575_0_2_i_1__2_n_0;
  wire line_r_reg_r1_512_575_0_2_n_0;
  wire line_r_reg_r1_512_575_0_2_n_1;
  wire line_r_reg_r1_512_575_0_2_n_2;
  wire line_r_reg_r1_512_575_3_5_n_0;
  wire line_r_reg_r1_512_575_3_5_n_1;
  wire line_r_reg_r1_512_575_3_5_n_2;
  wire line_r_reg_r1_512_575_6_7_n_0;
  wire line_r_reg_r1_512_575_6_7_n_1;
  wire line_r_reg_r1_576_639_0_2_i_1__2_n_0;
  wire line_r_reg_r1_576_639_0_2_n_0;
  wire line_r_reg_r1_576_639_0_2_n_1;
  wire line_r_reg_r1_576_639_0_2_n_2;
  wire line_r_reg_r1_576_639_3_5_n_0;
  wire line_r_reg_r1_576_639_3_5_n_1;
  wire line_r_reg_r1_576_639_3_5_n_2;
  wire line_r_reg_r1_576_639_6_7_n_0;
  wire line_r_reg_r1_576_639_6_7_n_1;
  wire line_r_reg_r1_640_703_0_2_i_1__2_n_0;
  wire line_r_reg_r1_640_703_0_2_n_0;
  wire line_r_reg_r1_640_703_0_2_n_1;
  wire line_r_reg_r1_640_703_0_2_n_2;
  wire line_r_reg_r1_640_703_3_5_n_0;
  wire line_r_reg_r1_640_703_3_5_n_1;
  wire line_r_reg_r1_640_703_3_5_n_2;
  wire line_r_reg_r1_640_703_6_7_n_0;
  wire line_r_reg_r1_640_703_6_7_n_1;
  wire line_r_reg_r1_64_127_0_2_i_1__2_n_0;
  wire line_r_reg_r1_64_127_0_2_n_0;
  wire line_r_reg_r1_64_127_0_2_n_1;
  wire line_r_reg_r1_64_127_0_2_n_2;
  wire line_r_reg_r1_64_127_3_5_n_0;
  wire line_r_reg_r1_64_127_3_5_n_1;
  wire line_r_reg_r1_64_127_3_5_n_2;
  wire line_r_reg_r1_64_127_6_7_n_0;
  wire line_r_reg_r1_64_127_6_7_n_1;
  wire line_r_reg_r1_704_767_0_2_i_1__2_n_0;
  wire line_r_reg_r1_704_767_0_2_n_0;
  wire line_r_reg_r1_704_767_0_2_n_1;
  wire line_r_reg_r1_704_767_0_2_n_2;
  wire line_r_reg_r1_704_767_3_5_n_0;
  wire line_r_reg_r1_704_767_3_5_n_1;
  wire line_r_reg_r1_704_767_3_5_n_2;
  wire line_r_reg_r1_704_767_6_7_n_0;
  wire line_r_reg_r1_704_767_6_7_n_1;
  wire line_r_reg_r1_768_831_0_2_i_1__2_n_0;
  wire line_r_reg_r1_768_831_0_2_n_0;
  wire line_r_reg_r1_768_831_0_2_n_1;
  wire line_r_reg_r1_768_831_0_2_n_2;
  wire line_r_reg_r1_768_831_3_5_n_0;
  wire line_r_reg_r1_768_831_3_5_n_1;
  wire line_r_reg_r1_768_831_3_5_n_2;
  wire line_r_reg_r1_768_831_6_7_n_0;
  wire line_r_reg_r1_768_831_6_7_n_1;
  wire line_r_reg_r1_832_895_0_2_i_1__2_n_0;
  wire line_r_reg_r1_832_895_0_2_n_0;
  wire line_r_reg_r1_832_895_0_2_n_1;
  wire line_r_reg_r1_832_895_0_2_n_2;
  wire line_r_reg_r1_832_895_3_5_n_0;
  wire line_r_reg_r1_832_895_3_5_n_1;
  wire line_r_reg_r1_832_895_3_5_n_2;
  wire line_r_reg_r1_832_895_6_7_n_0;
  wire line_r_reg_r1_832_895_6_7_n_1;
  wire line_r_reg_r1_896_959_0_2_i_1__2_n_0;
  wire line_r_reg_r1_896_959_0_2_n_0;
  wire line_r_reg_r1_896_959_0_2_n_1;
  wire line_r_reg_r1_896_959_0_2_n_2;
  wire line_r_reg_r1_896_959_3_5_n_0;
  wire line_r_reg_r1_896_959_3_5_n_1;
  wire line_r_reg_r1_896_959_3_5_n_2;
  wire line_r_reg_r1_896_959_6_7_n_0;
  wire line_r_reg_r1_896_959_6_7_n_1;
  wire line_r_reg_r1_960_1023_0_2_i_1__2_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_1;
  wire line_r_reg_r1_960_1023_0_2_n_2;
  wire line_r_reg_r1_960_1023_3_5_n_0;
  wire line_r_reg_r1_960_1023_3_5_n_1;
  wire line_r_reg_r1_960_1023_3_5_n_2;
  wire line_r_reg_r1_960_1023_6_7_n_0;
  wire line_r_reg_r1_960_1023_6_7_n_1;
  wire line_r_reg_r2_0_63_0_2_i_1__2_n_0;
  wire line_r_reg_r2_0_63_0_2_i_2__2_n_0;
  wire line_r_reg_r2_0_63_0_2_i_3__2_n_0;
  wire line_r_reg_r2_0_63_0_2_i_4__2_n_0;
  wire line_r_reg_r2_0_63_0_2_i_5__2_n_0;
  wire line_r_reg_r2_0_63_0_2_i_6__2_n_0;
  wire line_r_reg_r2_0_63_0_2_n_0;
  wire line_r_reg_r2_0_63_0_2_n_1;
  wire line_r_reg_r2_0_63_0_2_n_2;
  wire line_r_reg_r2_0_63_3_5_n_0;
  wire line_r_reg_r2_0_63_3_5_n_1;
  wire line_r_reg_r2_0_63_3_5_n_2;
  wire line_r_reg_r2_0_63_6_7_n_0;
  wire line_r_reg_r2_0_63_6_7_n_1;
  wire line_r_reg_r2_128_191_0_2_n_0;
  wire line_r_reg_r2_128_191_0_2_n_1;
  wire line_r_reg_r2_128_191_0_2_n_2;
  wire line_r_reg_r2_128_191_3_5_n_0;
  wire line_r_reg_r2_128_191_3_5_n_1;
  wire line_r_reg_r2_128_191_3_5_n_2;
  wire line_r_reg_r2_128_191_6_7_n_0;
  wire line_r_reg_r2_128_191_6_7_n_1;
  wire line_r_reg_r2_192_255_0_2_n_0;
  wire line_r_reg_r2_192_255_0_2_n_1;
  wire line_r_reg_r2_192_255_0_2_n_2;
  wire line_r_reg_r2_192_255_3_5_n_0;
  wire line_r_reg_r2_192_255_3_5_n_1;
  wire line_r_reg_r2_192_255_3_5_n_2;
  wire line_r_reg_r2_192_255_6_7_n_0;
  wire line_r_reg_r2_192_255_6_7_n_1;
  wire line_r_reg_r2_256_319_0_2_n_0;
  wire line_r_reg_r2_256_319_0_2_n_1;
  wire line_r_reg_r2_256_319_0_2_n_2;
  wire line_r_reg_r2_256_319_3_5_n_0;
  wire line_r_reg_r2_256_319_3_5_n_1;
  wire line_r_reg_r2_256_319_3_5_n_2;
  wire line_r_reg_r2_256_319_6_7_n_0;
  wire line_r_reg_r2_256_319_6_7_n_1;
  wire line_r_reg_r2_320_383_0_2_n_0;
  wire line_r_reg_r2_320_383_0_2_n_1;
  wire line_r_reg_r2_320_383_0_2_n_2;
  wire line_r_reg_r2_320_383_3_5_n_0;
  wire line_r_reg_r2_320_383_3_5_n_1;
  wire line_r_reg_r2_320_383_3_5_n_2;
  wire line_r_reg_r2_320_383_6_7_n_0;
  wire line_r_reg_r2_320_383_6_7_n_1;
  wire line_r_reg_r2_384_447_0_2_n_0;
  wire line_r_reg_r2_384_447_0_2_n_1;
  wire line_r_reg_r2_384_447_0_2_n_2;
  wire line_r_reg_r2_384_447_3_5_n_0;
  wire line_r_reg_r2_384_447_3_5_n_1;
  wire line_r_reg_r2_384_447_3_5_n_2;
  wire line_r_reg_r2_384_447_6_7_n_0;
  wire line_r_reg_r2_384_447_6_7_n_1;
  wire line_r_reg_r2_448_511_0_2_n_0;
  wire line_r_reg_r2_448_511_0_2_n_1;
  wire line_r_reg_r2_448_511_0_2_n_2;
  wire line_r_reg_r2_448_511_3_5_n_0;
  wire line_r_reg_r2_448_511_3_5_n_1;
  wire line_r_reg_r2_448_511_3_5_n_2;
  wire line_r_reg_r2_448_511_6_7_n_0;
  wire line_r_reg_r2_448_511_6_7_n_1;
  wire line_r_reg_r2_512_575_0_2_n_0;
  wire line_r_reg_r2_512_575_0_2_n_1;
  wire line_r_reg_r2_512_575_0_2_n_2;
  wire line_r_reg_r2_512_575_3_5_n_0;
  wire line_r_reg_r2_512_575_3_5_n_1;
  wire line_r_reg_r2_512_575_3_5_n_2;
  wire line_r_reg_r2_512_575_6_7_n_0;
  wire line_r_reg_r2_512_575_6_7_n_1;
  wire line_r_reg_r2_576_639_0_2_n_0;
  wire line_r_reg_r2_576_639_0_2_n_1;
  wire line_r_reg_r2_576_639_0_2_n_2;
  wire line_r_reg_r2_576_639_3_5_n_0;
  wire line_r_reg_r2_576_639_3_5_n_1;
  wire line_r_reg_r2_576_639_3_5_n_2;
  wire line_r_reg_r2_576_639_6_7_n_0;
  wire line_r_reg_r2_576_639_6_7_n_1;
  wire line_r_reg_r2_640_703_0_2_n_0;
  wire line_r_reg_r2_640_703_0_2_n_1;
  wire line_r_reg_r2_640_703_0_2_n_2;
  wire line_r_reg_r2_640_703_3_5_n_0;
  wire line_r_reg_r2_640_703_3_5_n_1;
  wire line_r_reg_r2_640_703_3_5_n_2;
  wire line_r_reg_r2_640_703_6_7_n_0;
  wire line_r_reg_r2_640_703_6_7_n_1;
  wire line_r_reg_r2_64_127_0_2_n_0;
  wire line_r_reg_r2_64_127_0_2_n_1;
  wire line_r_reg_r2_64_127_0_2_n_2;
  wire line_r_reg_r2_64_127_3_5_n_0;
  wire line_r_reg_r2_64_127_3_5_n_1;
  wire line_r_reg_r2_64_127_3_5_n_2;
  wire line_r_reg_r2_64_127_6_7_n_0;
  wire line_r_reg_r2_64_127_6_7_n_1;
  wire line_r_reg_r2_704_767_0_2_n_0;
  wire line_r_reg_r2_704_767_0_2_n_1;
  wire line_r_reg_r2_704_767_0_2_n_2;
  wire line_r_reg_r2_704_767_3_5_n_0;
  wire line_r_reg_r2_704_767_3_5_n_1;
  wire line_r_reg_r2_704_767_3_5_n_2;
  wire line_r_reg_r2_704_767_6_7_n_0;
  wire line_r_reg_r2_704_767_6_7_n_1;
  wire line_r_reg_r2_768_831_0_2_n_0;
  wire line_r_reg_r2_768_831_0_2_n_1;
  wire line_r_reg_r2_768_831_0_2_n_2;
  wire line_r_reg_r2_768_831_3_5_n_0;
  wire line_r_reg_r2_768_831_3_5_n_1;
  wire line_r_reg_r2_768_831_3_5_n_2;
  wire line_r_reg_r2_768_831_6_7_n_0;
  wire line_r_reg_r2_768_831_6_7_n_1;
  wire line_r_reg_r2_832_895_0_2_n_0;
  wire line_r_reg_r2_832_895_0_2_n_1;
  wire line_r_reg_r2_832_895_0_2_n_2;
  wire line_r_reg_r2_832_895_3_5_n_0;
  wire line_r_reg_r2_832_895_3_5_n_1;
  wire line_r_reg_r2_832_895_3_5_n_2;
  wire line_r_reg_r2_832_895_6_7_n_0;
  wire line_r_reg_r2_832_895_6_7_n_1;
  wire line_r_reg_r2_896_959_0_2_n_0;
  wire line_r_reg_r2_896_959_0_2_n_1;
  wire line_r_reg_r2_896_959_0_2_n_2;
  wire line_r_reg_r2_896_959_3_5_n_0;
  wire line_r_reg_r2_896_959_3_5_n_1;
  wire line_r_reg_r2_896_959_3_5_n_2;
  wire line_r_reg_r2_896_959_6_7_n_0;
  wire line_r_reg_r2_896_959_6_7_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_0;
  wire line_r_reg_r2_960_1023_0_2_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_2;
  wire line_r_reg_r2_960_1023_3_5_n_0;
  wire line_r_reg_r2_960_1023_3_5_n_1;
  wire line_r_reg_r2_960_1023_3_5_n_2;
  wire line_r_reg_r2_960_1023_6_7_n_0;
  wire line_r_reg_r2_960_1023_6_7_n_1;
  wire line_r_reg_r3_0_63_0_2_n_0;
  wire line_r_reg_r3_0_63_0_2_n_1;
  wire line_r_reg_r3_0_63_0_2_n_2;
  wire line_r_reg_r3_0_63_3_5_n_0;
  wire line_r_reg_r3_0_63_3_5_n_1;
  wire line_r_reg_r3_0_63_3_5_n_2;
  wire line_r_reg_r3_0_63_6_7_n_0;
  wire line_r_reg_r3_0_63_6_7_n_1;
  wire line_r_reg_r3_128_191_0_2_n_0;
  wire line_r_reg_r3_128_191_0_2_n_1;
  wire line_r_reg_r3_128_191_0_2_n_2;
  wire line_r_reg_r3_128_191_3_5_n_0;
  wire line_r_reg_r3_128_191_3_5_n_1;
  wire line_r_reg_r3_128_191_3_5_n_2;
  wire line_r_reg_r3_128_191_6_7_n_0;
  wire line_r_reg_r3_128_191_6_7_n_1;
  wire line_r_reg_r3_192_255_0_2_n_0;
  wire line_r_reg_r3_192_255_0_2_n_1;
  wire line_r_reg_r3_192_255_0_2_n_2;
  wire line_r_reg_r3_192_255_3_5_n_0;
  wire line_r_reg_r3_192_255_3_5_n_1;
  wire line_r_reg_r3_192_255_3_5_n_2;
  wire line_r_reg_r3_192_255_6_7_n_0;
  wire line_r_reg_r3_192_255_6_7_n_1;
  wire line_r_reg_r3_256_319_0_2_n_0;
  wire line_r_reg_r3_256_319_0_2_n_1;
  wire line_r_reg_r3_256_319_0_2_n_2;
  wire line_r_reg_r3_256_319_3_5_n_0;
  wire line_r_reg_r3_256_319_3_5_n_1;
  wire line_r_reg_r3_256_319_3_5_n_2;
  wire line_r_reg_r3_256_319_6_7_n_0;
  wire line_r_reg_r3_256_319_6_7_n_1;
  wire line_r_reg_r3_320_383_0_2_n_0;
  wire line_r_reg_r3_320_383_0_2_n_1;
  wire line_r_reg_r3_320_383_0_2_n_2;
  wire line_r_reg_r3_320_383_3_5_n_0;
  wire line_r_reg_r3_320_383_3_5_n_1;
  wire line_r_reg_r3_320_383_3_5_n_2;
  wire line_r_reg_r3_320_383_6_7_n_0;
  wire line_r_reg_r3_320_383_6_7_n_1;
  wire line_r_reg_r3_384_447_0_2_n_0;
  wire line_r_reg_r3_384_447_0_2_n_1;
  wire line_r_reg_r3_384_447_0_2_n_2;
  wire line_r_reg_r3_384_447_3_5_n_0;
  wire line_r_reg_r3_384_447_3_5_n_1;
  wire line_r_reg_r3_384_447_3_5_n_2;
  wire line_r_reg_r3_384_447_6_7_n_0;
  wire line_r_reg_r3_384_447_6_7_n_1;
  wire line_r_reg_r3_448_511_0_2_n_0;
  wire line_r_reg_r3_448_511_0_2_n_1;
  wire line_r_reg_r3_448_511_0_2_n_2;
  wire line_r_reg_r3_448_511_3_5_n_0;
  wire line_r_reg_r3_448_511_3_5_n_1;
  wire line_r_reg_r3_448_511_3_5_n_2;
  wire line_r_reg_r3_448_511_6_7_n_0;
  wire line_r_reg_r3_448_511_6_7_n_1;
  wire line_r_reg_r3_512_575_0_2_n_0;
  wire line_r_reg_r3_512_575_0_2_n_1;
  wire line_r_reg_r3_512_575_0_2_n_2;
  wire line_r_reg_r3_512_575_3_5_n_0;
  wire line_r_reg_r3_512_575_3_5_n_1;
  wire line_r_reg_r3_512_575_3_5_n_2;
  wire line_r_reg_r3_512_575_6_7_n_0;
  wire line_r_reg_r3_512_575_6_7_n_1;
  wire line_r_reg_r3_576_639_0_2_n_0;
  wire line_r_reg_r3_576_639_0_2_n_1;
  wire line_r_reg_r3_576_639_0_2_n_2;
  wire line_r_reg_r3_576_639_3_5_n_0;
  wire line_r_reg_r3_576_639_3_5_n_1;
  wire line_r_reg_r3_576_639_3_5_n_2;
  wire line_r_reg_r3_576_639_6_7_n_0;
  wire line_r_reg_r3_576_639_6_7_n_1;
  wire line_r_reg_r3_640_703_0_2_n_0;
  wire line_r_reg_r3_640_703_0_2_n_1;
  wire line_r_reg_r3_640_703_0_2_n_2;
  wire line_r_reg_r3_640_703_3_5_n_0;
  wire line_r_reg_r3_640_703_3_5_n_1;
  wire line_r_reg_r3_640_703_3_5_n_2;
  wire line_r_reg_r3_640_703_6_7_n_0;
  wire line_r_reg_r3_640_703_6_7_n_1;
  wire line_r_reg_r3_64_127_0_2_n_0;
  wire line_r_reg_r3_64_127_0_2_n_1;
  wire line_r_reg_r3_64_127_0_2_n_2;
  wire line_r_reg_r3_64_127_3_5_n_0;
  wire line_r_reg_r3_64_127_3_5_n_1;
  wire line_r_reg_r3_64_127_3_5_n_2;
  wire line_r_reg_r3_64_127_6_7_n_0;
  wire line_r_reg_r3_64_127_6_7_n_1;
  wire line_r_reg_r3_704_767_0_2_n_0;
  wire line_r_reg_r3_704_767_0_2_n_1;
  wire line_r_reg_r3_704_767_0_2_n_2;
  wire line_r_reg_r3_704_767_3_5_n_0;
  wire line_r_reg_r3_704_767_3_5_n_1;
  wire line_r_reg_r3_704_767_3_5_n_2;
  wire line_r_reg_r3_704_767_6_7_n_0;
  wire line_r_reg_r3_704_767_6_7_n_1;
  wire line_r_reg_r3_768_831_0_2_n_0;
  wire line_r_reg_r3_768_831_0_2_n_1;
  wire line_r_reg_r3_768_831_0_2_n_2;
  wire line_r_reg_r3_768_831_3_5_n_0;
  wire line_r_reg_r3_768_831_3_5_n_1;
  wire line_r_reg_r3_768_831_3_5_n_2;
  wire line_r_reg_r3_768_831_6_7_n_0;
  wire line_r_reg_r3_768_831_6_7_n_1;
  wire line_r_reg_r3_832_895_0_2_n_0;
  wire line_r_reg_r3_832_895_0_2_n_1;
  wire line_r_reg_r3_832_895_0_2_n_2;
  wire line_r_reg_r3_832_895_3_5_n_0;
  wire line_r_reg_r3_832_895_3_5_n_1;
  wire line_r_reg_r3_832_895_3_5_n_2;
  wire line_r_reg_r3_832_895_6_7_n_0;
  wire line_r_reg_r3_832_895_6_7_n_1;
  wire line_r_reg_r3_896_959_0_2_n_0;
  wire line_r_reg_r3_896_959_0_2_n_1;
  wire line_r_reg_r3_896_959_0_2_n_2;
  wire line_r_reg_r3_896_959_3_5_n_0;
  wire line_r_reg_r3_896_959_3_5_n_1;
  wire line_r_reg_r3_896_959_3_5_n_2;
  wire line_r_reg_r3_896_959_6_7_n_0;
  wire line_r_reg_r3_896_959_6_7_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_0;
  wire line_r_reg_r3_960_1023_0_2_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_2;
  wire line_r_reg_r3_960_1023_3_5_n_0;
  wire line_r_reg_r3_960_1023_3_5_n_1;
  wire line_r_reg_r3_960_1023_3_5_n_2;
  wire line_r_reg_r3_960_1023_6_7_n_0;
  wire line_r_reg_r3_960_1023_6_7_n_1;
  wire \multiresh_r[3][1]_i_14_n_0 ;
  wire \multiresh_r[3][1]_i_15_n_0 ;
  wire \multiresh_r[3][1]_i_16_n_0 ;
  wire \multiresh_r[3][1]_i_17_n_0 ;
  wire \multiresh_r[3][1]_i_18_n_0 ;
  wire \multiresh_r[3][1]_i_19_n_0 ;
  wire \multiresh_r[3][1]_i_20_n_0 ;
  wire \multiresh_r[3][1]_i_21_n_0 ;
  wire \multiresh_r[3][1]_i_6_n_0 ;
  wire \multiresh_r[3][1]_i_7_n_0 ;
  wire \multiresh_r[5][9]_i_4_n_0 ;
  wire \multiresh_r_reg[3][1] ;
  wire \multiresh_r_reg[3][1]_0 ;
  wire \multiresh_r_reg[3][2] ;
  wire \multiresh_r_reg[3][2]_0 ;
  wire \multiresh_r_reg[3][3] ;
  wire \multiresh_r_reg[3][3]_0 ;
  wire \multiresh_r_reg[3][4] ;
  wire \multiresh_r_reg[3][4]_0 ;
  wire \multiresh_r_reg[3][5] ;
  wire \multiresh_r_reg[3][5]_0 ;
  wire \multiresh_r_reg[3][6] ;
  wire \multiresh_r_reg[3][6]_0 ;
  wire \multiresh_r_reg[3][7] ;
  wire \multiresh_r_reg[3][7]_0 ;
  wire \multiresh_r_reg[3][8] ;
  wire \multiresh_r_reg[3][8]_0 ;
  wire \multiresh_r_reg[5][1] ;
  wire \multiresh_r_reg[5][1]_0 ;
  wire \multiresh_r_reg[5][6] ;
  wire \multiresh_r_reg[5][6]_0 ;
  wire \multiresh_r_reg[5][6]_1 ;
  wire \multiresh_r_reg[5][6]_2 ;
  wire \multiresh_r_reg[5][6]_3 ;
  wire \multiresh_r_reg[5][6]_4 ;
  wire \multiresh_r_reg[5][6]_5 ;
  wire \multiresh_r_reg[5][6]_6 ;
  wire \multiresh_r_reg[5][6]_7 ;
  wire \multiresh_r_reg[5][6]_8 ;
  wire \multiresh_r_reg[5][7] ;
  wire \multiresh_r_reg[5][7]_0 ;
  wire \multiresh_r_reg[5][8] ;
  wire \multiresh_r_reg[5][8]_0 ;
  wire \multiresv_r[1][2]_i_12_n_0 ;
  wire \multiresv_r[1][2]_i_13_n_0 ;
  wire \multiresv_r[1][2]_i_38_n_0 ;
  wire \multiresv_r[1][2]_i_39_n_0 ;
  wire \multiresv_r[1][2]_i_40_n_0 ;
  wire \multiresv_r[1][2]_i_41_n_0 ;
  wire \multiresv_r[1][2]_i_42_n_0 ;
  wire \multiresv_r[1][2]_i_43_n_0 ;
  wire \multiresv_r[1][2]_i_44_n_0 ;
  wire \multiresv_r[1][2]_i_45_n_0 ;
  wire \multiresv_r[1][3]_i_12_n_0 ;
  wire \multiresv_r[1][3]_i_13_n_0 ;
  wire \multiresv_r[1][3]_i_38_n_0 ;
  wire \multiresv_r[1][3]_i_39_n_0 ;
  wire \multiresv_r[1][3]_i_40_n_0 ;
  wire \multiresv_r[1][3]_i_41_n_0 ;
  wire \multiresv_r[1][3]_i_42_0 ;
  wire \multiresv_r[1][3]_i_42_1 ;
  wire \multiresv_r[1][3]_i_42_2 ;
  wire \multiresv_r[1][3]_i_42_n_0 ;
  wire \multiresv_r[1][3]_i_43_n_0 ;
  wire \multiresv_r[1][3]_i_44_n_0 ;
  wire \multiresv_r[1][3]_i_45_n_0 ;
  wire \multiresv_r[1][4]_i_12_n_0 ;
  wire \multiresv_r[1][4]_i_13_n_0 ;
  wire \multiresv_r[1][4]_i_38_n_0 ;
  wire \multiresv_r[1][4]_i_39_n_0 ;
  wire \multiresv_r[1][4]_i_40_n_0 ;
  wire \multiresv_r[1][4]_i_41_n_0 ;
  wire \multiresv_r[1][4]_i_42_n_0 ;
  wire \multiresv_r[1][4]_i_43_n_0 ;
  wire \multiresv_r[1][4]_i_44_n_0 ;
  wire \multiresv_r[1][4]_i_45_n_0 ;
  wire \multiresv_r[1][5]_i_12_n_0 ;
  wire \multiresv_r[1][5]_i_13_n_0 ;
  wire \multiresv_r[1][5]_i_38_n_0 ;
  wire \multiresv_r[1][5]_i_39_n_0 ;
  wire \multiresv_r[1][5]_i_40_n_0 ;
  wire \multiresv_r[1][5]_i_41_n_0 ;
  wire \multiresv_r[1][5]_i_42_n_0 ;
  wire \multiresv_r[1][5]_i_43_n_0 ;
  wire \multiresv_r[1][5]_i_44_n_0 ;
  wire \multiresv_r[1][5]_i_45_n_0 ;
  wire \multiresv_r[1][6]_i_12_n_0 ;
  wire \multiresv_r[1][6]_i_13_n_0 ;
  wire \multiresv_r[1][6]_i_38_n_0 ;
  wire \multiresv_r[1][6]_i_39_n_0 ;
  wire \multiresv_r[1][6]_i_40_n_0 ;
  wire \multiresv_r[1][6]_i_41_n_0 ;
  wire \multiresv_r[1][6]_i_42_0 ;
  wire \multiresv_r[1][6]_i_42_1 ;
  wire \multiresv_r[1][6]_i_42_2 ;
  wire \multiresv_r[1][6]_i_42_n_0 ;
  wire \multiresv_r[1][6]_i_43_n_0 ;
  wire \multiresv_r[1][6]_i_44_n_0 ;
  wire \multiresv_r[1][6]_i_45_n_0 ;
  wire \multiresv_r[1][7]_i_18_n_0 ;
  wire \multiresv_r[1][7]_i_19_n_0 ;
  wire \multiresv_r[1][7]_i_20_n_0 ;
  wire \multiresv_r[1][7]_i_21_n_0 ;
  wire \multiresv_r[1][8]_i_18_0 ;
  wire \multiresv_r[1][8]_i_18_1 ;
  wire \multiresv_r[1][8]_i_18_n_0 ;
  wire \multiresv_r[1][8]_i_19_n_0 ;
  wire \multiresv_r[1][8]_i_20_n_0 ;
  wire \multiresv_r[1][8]_i_21_n_0 ;
  wire \multiresv_r[7][1]_i_22_n_0 ;
  wire \multiresv_r[7][1]_i_23_n_0 ;
  wire \multiresv_r[7][1]_i_24_n_0 ;
  wire \multiresv_r[7][1]_i_25_n_0 ;
  wire \multiresv_r[7][1]_i_26_n_0 ;
  wire \multiresv_r[7][1]_i_27_n_0 ;
  wire \multiresv_r[7][1]_i_28_n_0 ;
  wire \multiresv_r[7][1]_i_29_n_0 ;
  wire \multiresv_r[7][1]_i_8_n_0 ;
  wire \multiresv_r[7][1]_i_9_n_0 ;
  wire [1:0]nr_rdline_r;
  wire [7:0]\nr_rdline_r_reg[1] ;
  wire \nr_rdline_r_reg[1]_0 ;
  wire [1:0]nr_wrline_r;
  wire [9:1]p_2_in;
  wire [1:0]rdptr_r1_carry_0;
  wire rdptr_r1_carry_1;
  wire rdptr_r1_carry_2;
  wire [2:0]rdptr_r1_carry__0_0;
  wire [1:0]rdptr_r1_carry__0_1;
  wire rdptr_r1_carry__0_2;
  wire rdptr_r1_carry__0_3;
  wire rdptr_r1_carry__0_i_2__1_n_0;
  wire rdptr_r1_carry__0_n_3;
  wire rdptr_r1_carry_i_4__1_n_0;
  wire rdptr_r1_carry_i_6__1_n_0;
  wire rdptr_r1_carry_i_8__1_n_0;
  wire rdptr_r1_carry_n_0;
  wire rdptr_r1_carry_n_1;
  wire rdptr_r1_carry_n_2;
  wire rdptr_r1_carry_n_3;
  wire \rdptr_r[0]_i_1__2_n_0 ;
  wire \rdptr_r[0]_i_2__2_n_0 ;
  wire \rdptr_r[0]_rep_i_1_n_0 ;
  wire \rdptr_r[1]_i_1__2_n_0 ;
  wire \rdptr_r[2]_i_1__2_n_0 ;
  wire \rdptr_r[3]_i_1__2_n_0 ;
  wire \rdptr_r[4]_i_1__2_n_0 ;
  wire \rdptr_r[5]_i_1__2_n_0 ;
  wire \rdptr_r[6]_i_1__2_n_0 ;
  wire \rdptr_r[6]_i_2__2_n_0 ;
  wire \rdptr_r[7]_i_1__2_n_0 ;
  wire \rdptr_r[7]_i_2__2_n_0 ;
  wire \rdptr_r[8]_i_1__2_n_0 ;
  wire \rdptr_r[8]_i_2__2_n_0 ;
  wire \rdptr_r[8]_i_3__2_n_0 ;
  wire \rdptr_r[9]_i_1__2_n_0 ;
  wire \rdptr_r[9]_i_2__2_n_0 ;
  wire [0:0]rdptr_r_reg;
  wire [0:0]\rdptr_r_reg[0]_rep_0 ;
  wire \rdptr_r_reg[0]_rep_1 ;
  wire \rdptr_r_reg[0]_rep_n_0 ;
  wire \rdptr_r_reg[2]_0 ;
  wire \rdptr_r_reg[3]_0 ;
  wire \rdptr_r_reg[4]_0 ;
  wire \rdptr_r_reg[5]_0 ;
  wire \rdptr_r_reg[6]_0 ;
  wire \rdptr_r_reg[7]_0 ;
  wire \rdptr_r_reg[7]_1 ;
  wire \rdptr_r_reg[7]_10 ;
  wire \rdptr_r_reg[7]_11 ;
  wire \rdptr_r_reg[7]_12 ;
  wire \rdptr_r_reg[7]_13 ;
  wire \rdptr_r_reg[7]_14 ;
  wire \rdptr_r_reg[7]_15 ;
  wire \rdptr_r_reg[7]_16 ;
  wire \rdptr_r_reg[7]_2 ;
  wire \rdptr_r_reg[7]_3 ;
  wire \rdptr_r_reg[7]_4 ;
  wire \rdptr_r_reg[7]_5 ;
  wire \rdptr_r_reg[7]_6 ;
  wire \rdptr_r_reg[7]_7 ;
  wire \rdptr_r_reg[7]_8 ;
  wire \rdptr_r_reg[7]_9 ;
  wire \rdptr_r_reg[8]_0 ;
  wire \rdptr_r_reg[9]_0 ;
  wire \rdptr_r_reg[9]_1 ;
  wire \rdptr_r_reg[9]_2 ;
  wire \rdptr_r_reg[9]_3 ;
  wire \rdptr_r_reg[9]_4 ;
  wire \rdptr_r_reg[9]_5 ;
  wire \rdptr_r_reg[9]_6 ;
  wire \rdptr_r_reg[9]_7 ;
  wire \rdptr_r_reg[9]_8 ;
  wire [1:1]rdptr_r_reg__0;
  wire rst_i;
  wire \sumresh_r_nxt[-1111111104]__1_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_35_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_22_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_23_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_24_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_25_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_26_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_27_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_28_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_29_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_9_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_22_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_23_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_24_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_25_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_26_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_27_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_28_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_29_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_9_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_22_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_23_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_24_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_25_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_26_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_27_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_28_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_29_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_9_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_22_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_23_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_24_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_25_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_26_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_27_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_28_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_29_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_9_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_22_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_23_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_24_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_25_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_26_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_27_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_28_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_29_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_9_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_9_n_0 ;
  wire \sumresv_r[-1111111104]_i_26_n_0 ;
  wire \sumresv_r[-1111111104]_i_27_n_0 ;
  wire \sumresv_r[-1111111104]_i_28_n_0 ;
  wire [7:0]\sumresv_r[-1111111104]_i_29_0 ;
  wire \sumresv_r[-1111111104]_i_29_n_0 ;
  wire \sumresv_r[-1111111105]_i_26_n_0 ;
  wire \sumresv_r[-1111111105]_i_27_n_0 ;
  wire \sumresv_r[-1111111105]_i_28_n_0 ;
  wire \sumresv_r[-1111111105]_i_29_n_0 ;
  wire \sumresv_r[-1111111106]_i_26_n_0 ;
  wire \sumresv_r[-1111111106]_i_27_n_0 ;
  wire \sumresv_r[-1111111106]_i_28_n_0 ;
  wire \sumresv_r[-1111111106]_i_29_n_0 ;
  wire \sumresv_r[-1111111107]_i_26_n_0 ;
  wire \sumresv_r[-1111111107]_i_27_n_0 ;
  wire \sumresv_r[-1111111107]_i_28_n_0 ;
  wire \sumresv_r[-1111111107]_i_29_n_0 ;
  wire \sumresv_r[-1111111108]_i_26_n_0 ;
  wire \sumresv_r[-1111111108]_i_27_n_0 ;
  wire \sumresv_r[-1111111108]_i_28_n_0 ;
  wire \sumresv_r[-1111111108]_i_29_n_0 ;
  wire \sumresv_r[-1111111109]_i_26_n_0 ;
  wire \sumresv_r[-1111111109]_i_27_n_0 ;
  wire \sumresv_r[-1111111109]_i_28_n_0 ;
  wire \sumresv_r[-1111111109]_i_29_n_0 ;
  wire \sumresv_r[-1111111110]_i_26_n_0 ;
  wire \sumresv_r[-1111111110]_i_27_n_0 ;
  wire \sumresv_r[-1111111110]_i_28_n_0 ;
  wire \sumresv_r[-1111111110]_i_29_n_0 ;
  wire \sumresv_r_reg[-1111111104]_i_12_n_0 ;
  wire \sumresv_r_reg[-1111111104]_i_13_n_0 ;
  wire \sumresv_r_reg[-1111111105]_i_12_n_0 ;
  wire \sumresv_r_reg[-1111111105]_i_13_n_0 ;
  wire \sumresv_r_reg[-1111111106]_i_12_n_0 ;
  wire \sumresv_r_reg[-1111111106]_i_13_n_0 ;
  wire \sumresv_r_reg[-1111111107]_i_12_n_0 ;
  wire \sumresv_r_reg[-1111111107]_i_13_n_0 ;
  wire \sumresv_r_reg[-1111111108]_i_12_n_0 ;
  wire \sumresv_r_reg[-1111111108]_i_13_n_0 ;
  wire \sumresv_r_reg[-1111111109]_i_12_n_0 ;
  wire \sumresv_r_reg[-1111111109]_i_13_n_0 ;
  wire \sumresv_r_reg[-1111111110]_i_12_n_0 ;
  wire \sumresv_r_reg[-1111111110]_i_13_n_0 ;
  wire wrptr_r1_carry_0;
  wire wrptr_r1_carry_1;
  wire [2:0]wrptr_r1_carry__0_0;
  wire [1:0]wrptr_r1_carry__0_1;
  wire wrptr_r1_carry__0_2;
  wire wrptr_r1_carry__0_3;
  wire wrptr_r1_carry__0_i_2__2_n_0;
  wire wrptr_r1_carry__0_n_3;
  wire wrptr_r1_carry_i_4__2_n_0;
  wire wrptr_r1_carry_i_6__2_n_0;
  wire wrptr_r1_carry_i_8__2_n_0;
  wire wrptr_r1_carry_n_0;
  wire wrptr_r1_carry_n_1;
  wire wrptr_r1_carry_n_2;
  wire wrptr_r1_carry_n_3;
  wire \wrptr_r[0]_i_1__2_n_0 ;
  wire \wrptr_r[1]_i_1__2_n_0 ;
  wire \wrptr_r[2]_i_1__2_n_0 ;
  wire \wrptr_r[3]_i_1__2_n_0 ;
  wire \wrptr_r[4]_i_1__2_n_0 ;
  wire \wrptr_r[5]_i_1__2_n_0 ;
  wire \wrptr_r[5]_i_2__2_n_0 ;
  wire \wrptr_r[6]_i_1__2_n_0 ;
  wire \wrptr_r[7]_i_1__2_n_0 ;
  wire \wrptr_r[8]_i_1__2_n_0 ;
  wire \wrptr_r[9]_i_1__1_n_0 ;
  wire \wrptr_r[9]_i_2__2_n_0 ;
  wire \wrptr_r[9]_i_3__2_n_0 ;
  wire [0:0]\wrptr_r_reg[0]_0 ;
  wire \wrptr_r_reg_n_0_[0] ;
  wire \wrptr_r_reg_n_0_[1] ;
  wire NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_rdptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_wrptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry__0_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_0_63_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_0_2_n_0),
        .DOB(line_r_reg_r1_0_63_0_2_n_1),
        .DOC(line_r_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_r_reg_r1_0_63_0_2_i_1__2
       (.I0(\wrptr_r[9]_i_1__1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_0_63_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_3_5_n_0),
        .DOB(line_r_reg_r1_0_63_3_5_n_1),
        .DOC(line_r_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_0_63_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_6_7_n_0),
        .DOB(line_r_reg_r1_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_128_191_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_0_2_n_0),
        .DOB(line_r_reg_r1_128_191_0_2_n_1),
        .DOC(line_r_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_128_191_0_2_i_1__2
       (.I0(\wrptr_r[9]_i_1__1_n_0 ),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[5]),
        .O(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_128_191_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_3_5_n_0),
        .DOB(line_r_reg_r1_128_191_3_5_n_1),
        .DOC(line_r_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_128_191_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_6_7_n_0),
        .DOB(line_r_reg_r1_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_192_255_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_0_2_n_0),
        .DOB(line_r_reg_r1_192_255_0_2_n_1),
        .DOC(line_r_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_192_255_0_2_i_1__2
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(\wrptr_r[9]_i_1__1_n_0 ),
        .O(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_192_255_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_3_5_n_0),
        .DOB(line_r_reg_r1_192_255_3_5_n_1),
        .DOC(line_r_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_192_255_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_6_7_n_0),
        .DOB(line_r_reg_r1_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_256_319_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_0_2_n_0),
        .DOB(line_r_reg_r1_256_319_0_2_n_1),
        .DOC(line_r_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_256_319_0_2_i_1__2
       (.I0(\wrptr_r[9]_i_1__1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_256_319_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_3_5_n_0),
        .DOB(line_r_reg_r1_256_319_3_5_n_1),
        .DOC(line_r_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_256_319_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_6_7_n_0),
        .DOB(line_r_reg_r1_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_320_383_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_0_2_n_0),
        .DOB(line_r_reg_r1_320_383_0_2_n_1),
        .DOC(line_r_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_320_383_0_2_i_1__2
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1__1_n_0 ),
        .O(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_320_383_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_3_5_n_0),
        .DOB(line_r_reg_r1_320_383_3_5_n_1),
        .DOC(line_r_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_320_383_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_6_7_n_0),
        .DOB(line_r_reg_r1_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_384_447_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_0_2_n_0),
        .DOB(line_r_reg_r1_384_447_0_2_n_1),
        .DOC(line_r_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_384_447_0_2_i_1__2
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__1_n_0 ),
        .O(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_384_447_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_3_5_n_0),
        .DOB(line_r_reg_r1_384_447_3_5_n_1),
        .DOC(line_r_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_384_447_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_6_7_n_0),
        .DOB(line_r_reg_r1_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_448_511_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_0_2_n_0),
        .DOB(line_r_reg_r1_448_511_0_2_n_1),
        .DOC(line_r_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_448_511_0_2_i_1__2
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__1_n_0 ),
        .I4(Q[6]),
        .O(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_448_511_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_3_5_n_0),
        .DOB(line_r_reg_r1_448_511_3_5_n_1),
        .DOC(line_r_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_448_511_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_6_7_n_0),
        .DOB(line_r_reg_r1_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_512_575_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_0_2_n_0),
        .DOB(line_r_reg_r1_512_575_0_2_n_1),
        .DOC(line_r_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_512_575_0_2_i_1__2
       (.I0(\wrptr_r[9]_i_1__1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_512_575_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_3_5_n_0),
        .DOB(line_r_reg_r1_512_575_3_5_n_1),
        .DOC(line_r_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_512_575_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_6_7_n_0),
        .DOB(line_r_reg_r1_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_576_639_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_0_2_n_0),
        .DOB(line_r_reg_r1_576_639_0_2_n_1),
        .DOC(line_r_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_576_639_0_2_i_1__2
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1__1_n_0 ),
        .O(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_576_639_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_3_5_n_0),
        .DOB(line_r_reg_r1_576_639_3_5_n_1),
        .DOC(line_r_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_576_639_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_6_7_n_0),
        .DOB(line_r_reg_r1_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_640_703_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_0_2_n_0),
        .DOB(line_r_reg_r1_640_703_0_2_n_1),
        .DOC(line_r_reg_r1_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_640_703_0_2_i_1__2
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__1_n_0 ),
        .O(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_640_703_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_3_5_n_0),
        .DOB(line_r_reg_r1_640_703_3_5_n_1),
        .DOC(line_r_reg_r1_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_640_703_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_6_7_n_0),
        .DOB(line_r_reg_r1_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_64_127_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_0_2_n_0),
        .DOB(line_r_reg_r1_64_127_0_2_n_1),
        .DOC(line_r_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_64_127_0_2_i_1__2
       (.I0(\wrptr_r[9]_i_1__1_n_0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[4]),
        .O(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_64_127_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_3_5_n_0),
        .DOB(line_r_reg_r1_64_127_3_5_n_1),
        .DOC(line_r_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_64_127_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_6_7_n_0),
        .DOB(line_r_reg_r1_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_704_767_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_0_2_n_0),
        .DOB(line_r_reg_r1_704_767_0_2_n_1),
        .DOC(line_r_reg_r1_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_704_767_0_2_i_1__2
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__1_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_704_767_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_3_5_n_0),
        .DOB(line_r_reg_r1_704_767_3_5_n_1),
        .DOC(line_r_reg_r1_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_704_767_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_6_7_n_0),
        .DOB(line_r_reg_r1_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_768_831_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_0_2_n_0),
        .DOB(line_r_reg_r1_768_831_0_2_n_1),
        .DOC(line_r_reg_r1_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_768_831_0_2_i_1__2
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__1_n_0 ),
        .O(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_768_831_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_3_5_n_0),
        .DOB(line_r_reg_r1_768_831_3_5_n_1),
        .DOC(line_r_reg_r1_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_768_831_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_6_7_n_0),
        .DOB(line_r_reg_r1_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_832_895_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_0_2_n_0),
        .DOB(line_r_reg_r1_832_895_0_2_n_1),
        .DOC(line_r_reg_r1_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_832_895_0_2_i_1__2
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__1_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_832_895_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_3_5_n_0),
        .DOB(line_r_reg_r1_832_895_3_5_n_1),
        .DOC(line_r_reg_r1_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_832_895_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_6_7_n_0),
        .DOB(line_r_reg_r1_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_896_959_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_0_2_n_0),
        .DOB(line_r_reg_r1_896_959_0_2_n_1),
        .DOC(line_r_reg_r1_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_896_959_0_2_i_1__2
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\wrptr_r[9]_i_1__1_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_896_959_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_3_5_n_0),
        .DOB(line_r_reg_r1_896_959_3_5_n_1),
        .DOC(line_r_reg_r1_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_896_959_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_6_7_n_0),
        .DOB(line_r_reg_r1_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_960_1023_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_0_2_n_0),
        .DOB(line_r_reg_r1_960_1023_0_2_n_1),
        .DOC(line_r_reg_r1_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    line_r_reg_r1_960_1023_0_2_i_1__2
       (.I0(\wrptr_r[9]_i_1__1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_960_1023_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_3_5_n_0),
        .DOB(line_r_reg_r1_960_1023_3_5_n_1),
        .DOC(line_r_reg_r1_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_960_1023_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_6_7_n_0),
        .DOB(line_r_reg_r1_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_0_63_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_0_2_n_0),
        .DOB(line_r_reg_r2_0_63_0_2_n_1),
        .DOC(line_r_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_r_reg_r2_0_63_0_2_i_1__2
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r_reg),
        .I3(\rdptr_r_reg[2]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r2_0_63_0_2_i_2__2
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r2_0_63_0_2_i_3__2
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_3__2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r2_0_63_0_2_i_4__2
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r2_0_63_0_2_i_5__2
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .O(line_r_reg_r2_0_63_0_2_i_5__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r2_0_63_0_2_i_6__2
       (.I0(rdptr_r_reg),
        .O(line_r_reg_r2_0_63_0_2_i_6__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_0_63_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_3_5_n_0),
        .DOB(line_r_reg_r2_0_63_3_5_n_1),
        .DOC(line_r_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_0_63_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_6_7_n_0),
        .DOB(line_r_reg_r2_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_128_191_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_0_2_n_0),
        .DOB(line_r_reg_r2_128_191_0_2_n_1),
        .DOC(line_r_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_128_191_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_3_5_n_0),
        .DOB(line_r_reg_r2_128_191_3_5_n_1),
        .DOC(line_r_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_128_191_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_6_7_n_0),
        .DOB(line_r_reg_r2_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_192_255_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_0_2_n_0),
        .DOB(line_r_reg_r2_192_255_0_2_n_1),
        .DOC(line_r_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_192_255_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_3_5_n_0),
        .DOB(line_r_reg_r2_192_255_3_5_n_1),
        .DOC(line_r_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_192_255_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_6_7_n_0),
        .DOB(line_r_reg_r2_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_256_319_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_0_2_n_0),
        .DOB(line_r_reg_r2_256_319_0_2_n_1),
        .DOC(line_r_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_256_319_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_3_5_n_0),
        .DOB(line_r_reg_r2_256_319_3_5_n_1),
        .DOC(line_r_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_256_319_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_6_7_n_0),
        .DOB(line_r_reg_r2_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_320_383_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_0_2_n_0),
        .DOB(line_r_reg_r2_320_383_0_2_n_1),
        .DOC(line_r_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_320_383_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_3_5_n_0),
        .DOB(line_r_reg_r2_320_383_3_5_n_1),
        .DOC(line_r_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_320_383_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_6_7_n_0),
        .DOB(line_r_reg_r2_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_384_447_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_0_2_n_0),
        .DOB(line_r_reg_r2_384_447_0_2_n_1),
        .DOC(line_r_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_384_447_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_3_5_n_0),
        .DOB(line_r_reg_r2_384_447_3_5_n_1),
        .DOC(line_r_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_384_447_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_6_7_n_0),
        .DOB(line_r_reg_r2_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_448_511_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_0_2_n_0),
        .DOB(line_r_reg_r2_448_511_0_2_n_1),
        .DOC(line_r_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_448_511_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_3_5_n_0),
        .DOB(line_r_reg_r2_448_511_3_5_n_1),
        .DOC(line_r_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_448_511_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_6_7_n_0),
        .DOB(line_r_reg_r2_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_512_575_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_0_2_n_0),
        .DOB(line_r_reg_r2_512_575_0_2_n_1),
        .DOC(line_r_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_512_575_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_3_5_n_0),
        .DOB(line_r_reg_r2_512_575_3_5_n_1),
        .DOC(line_r_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_512_575_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_6_7_n_0),
        .DOB(line_r_reg_r2_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_576_639_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_0_2_n_0),
        .DOB(line_r_reg_r2_576_639_0_2_n_1),
        .DOC(line_r_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_576_639_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_3_5_n_0),
        .DOB(line_r_reg_r2_576_639_3_5_n_1),
        .DOC(line_r_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_576_639_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_6_7_n_0),
        .DOB(line_r_reg_r2_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_640_703_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_0_2_n_0),
        .DOB(line_r_reg_r2_640_703_0_2_n_1),
        .DOC(line_r_reg_r2_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_640_703_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_3_5_n_0),
        .DOB(line_r_reg_r2_640_703_3_5_n_1),
        .DOC(line_r_reg_r2_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_640_703_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_6_7_n_0),
        .DOB(line_r_reg_r2_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_64_127_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_0_2_n_0),
        .DOB(line_r_reg_r2_64_127_0_2_n_1),
        .DOC(line_r_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_64_127_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_3_5_n_0),
        .DOB(line_r_reg_r2_64_127_3_5_n_1),
        .DOC(line_r_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_64_127_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_6_7_n_0),
        .DOB(line_r_reg_r2_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_704_767_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_0_2_n_0),
        .DOB(line_r_reg_r2_704_767_0_2_n_1),
        .DOC(line_r_reg_r2_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_704_767_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_3_5_n_0),
        .DOB(line_r_reg_r2_704_767_3_5_n_1),
        .DOC(line_r_reg_r2_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_704_767_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_6_7_n_0),
        .DOB(line_r_reg_r2_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_768_831_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_0_2_n_0),
        .DOB(line_r_reg_r2_768_831_0_2_n_1),
        .DOC(line_r_reg_r2_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_768_831_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_3_5_n_0),
        .DOB(line_r_reg_r2_768_831_3_5_n_1),
        .DOC(line_r_reg_r2_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_768_831_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_6_7_n_0),
        .DOB(line_r_reg_r2_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_832_895_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_0_2_n_0),
        .DOB(line_r_reg_r2_832_895_0_2_n_1),
        .DOC(line_r_reg_r2_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_832_895_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_3_5_n_0),
        .DOB(line_r_reg_r2_832_895_3_5_n_1),
        .DOC(line_r_reg_r2_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_832_895_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_6_7_n_0),
        .DOB(line_r_reg_r2_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_896_959_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_0_2_n_0),
        .DOB(line_r_reg_r2_896_959_0_2_n_1),
        .DOC(line_r_reg_r2_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_896_959_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_3_5_n_0),
        .DOB(line_r_reg_r2_896_959_3_5_n_1),
        .DOC(line_r_reg_r2_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_896_959_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_6_7_n_0),
        .DOB(line_r_reg_r2_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_960_1023_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_0_2_n_0),
        .DOB(line_r_reg_r2_960_1023_0_2_n_1),
        .DOC(line_r_reg_r2_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_960_1023_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_3_5_n_0),
        .DOB(line_r_reg_r2_960_1023_3_5_n_1),
        .DOC(line_r_reg_r2_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_960_1023_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_6_7_n_0),
        .DOB(line_r_reg_r2_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_0_63_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_0_2_n_0),
        .DOB(line_r_reg_r3_0_63_0_2_n_1),
        .DOC(line_r_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r3_0_63_0_2_i_1__2
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .O(p_2_in[5]));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r3_0_63_0_2_i_2__2
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[3]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .O(p_2_in[4]));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r3_0_63_0_2_i_3__2
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(\rdptr_r_reg[3]_0 ),
        .O(p_2_in[3]));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r3_0_63_0_2_i_4__2
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .O(p_2_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r3_0_63_0_2_i_5__2
       (.I0(rdptr_r_reg__0),
        .O(p_2_in[1]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_0_63_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_3_5_n_0),
        .DOB(line_r_reg_r3_0_63_3_5_n_1),
        .DOC(line_r_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_0_63_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_6_7_n_0),
        .DOB(line_r_reg_r3_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_128_191_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_0_2_n_0),
        .DOB(line_r_reg_r3_128_191_0_2_n_1),
        .DOC(line_r_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_128_191_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_3_5_n_0),
        .DOB(line_r_reg_r3_128_191_3_5_n_1),
        .DOC(line_r_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_128_191_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_6_7_n_0),
        .DOB(line_r_reg_r3_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_192_255_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_0_2_n_0),
        .DOB(line_r_reg_r3_192_255_0_2_n_1),
        .DOC(line_r_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_192_255_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_3_5_n_0),
        .DOB(line_r_reg_r3_192_255_3_5_n_1),
        .DOC(line_r_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_192_255_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_6_7_n_0),
        .DOB(line_r_reg_r3_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_256_319_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_0_2_n_0),
        .DOB(line_r_reg_r3_256_319_0_2_n_1),
        .DOC(line_r_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_256_319_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_3_5_n_0),
        .DOB(line_r_reg_r3_256_319_3_5_n_1),
        .DOC(line_r_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_256_319_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_6_7_n_0),
        .DOB(line_r_reg_r3_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_320_383_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_0_2_n_0),
        .DOB(line_r_reg_r3_320_383_0_2_n_1),
        .DOC(line_r_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_320_383_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_3_5_n_0),
        .DOB(line_r_reg_r3_320_383_3_5_n_1),
        .DOC(line_r_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_320_383_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_6_7_n_0),
        .DOB(line_r_reg_r3_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_384_447_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_0_2_n_0),
        .DOB(line_r_reg_r3_384_447_0_2_n_1),
        .DOC(line_r_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_384_447_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_3_5_n_0),
        .DOB(line_r_reg_r3_384_447_3_5_n_1),
        .DOC(line_r_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_384_447_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_6_7_n_0),
        .DOB(line_r_reg_r3_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_448_511_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_0_2_n_0),
        .DOB(line_r_reg_r3_448_511_0_2_n_1),
        .DOC(line_r_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_448_511_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_3_5_n_0),
        .DOB(line_r_reg_r3_448_511_3_5_n_1),
        .DOC(line_r_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_448_511_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_6_7_n_0),
        .DOB(line_r_reg_r3_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_512_575_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_0_2_n_0),
        .DOB(line_r_reg_r3_512_575_0_2_n_1),
        .DOC(line_r_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_512_575_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_3_5_n_0),
        .DOB(line_r_reg_r3_512_575_3_5_n_1),
        .DOC(line_r_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_512_575_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_6_7_n_0),
        .DOB(line_r_reg_r3_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_576_639_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_0_2_n_0),
        .DOB(line_r_reg_r3_576_639_0_2_n_1),
        .DOC(line_r_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_576_639_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_3_5_n_0),
        .DOB(line_r_reg_r3_576_639_3_5_n_1),
        .DOC(line_r_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_576_639_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_6_7_n_0),
        .DOB(line_r_reg_r3_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_640_703_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_0_2_n_0),
        .DOB(line_r_reg_r3_640_703_0_2_n_1),
        .DOC(line_r_reg_r3_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_640_703_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_3_5_n_0),
        .DOB(line_r_reg_r3_640_703_3_5_n_1),
        .DOC(line_r_reg_r3_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_640_703_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_6_7_n_0),
        .DOB(line_r_reg_r3_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_64_127_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_0_2_n_0),
        .DOB(line_r_reg_r3_64_127_0_2_n_1),
        .DOC(line_r_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_64_127_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_3_5_n_0),
        .DOB(line_r_reg_r3_64_127_3_5_n_1),
        .DOC(line_r_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_64_127_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_6_7_n_0),
        .DOB(line_r_reg_r3_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_704_767_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_0_2_n_0),
        .DOB(line_r_reg_r3_704_767_0_2_n_1),
        .DOC(line_r_reg_r3_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_704_767_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_3_5_n_0),
        .DOB(line_r_reg_r3_704_767_3_5_n_1),
        .DOC(line_r_reg_r3_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_704_767_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_6_7_n_0),
        .DOB(line_r_reg_r3_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_768_831_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_0_2_n_0),
        .DOB(line_r_reg_r3_768_831_0_2_n_1),
        .DOC(line_r_reg_r3_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_768_831_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_3_5_n_0),
        .DOB(line_r_reg_r3_768_831_3_5_n_1),
        .DOC(line_r_reg_r3_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_768_831_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_6_7_n_0),
        .DOB(line_r_reg_r3_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_832_895_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_0_2_n_0),
        .DOB(line_r_reg_r3_832_895_0_2_n_1),
        .DOC(line_r_reg_r3_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_832_895_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_3_5_n_0),
        .DOB(line_r_reg_r3_832_895_3_5_n_1),
        .DOC(line_r_reg_r3_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_832_895_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_6_7_n_0),
        .DOB(line_r_reg_r3_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_896_959_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_0_2_n_0),
        .DOB(line_r_reg_r3_896_959_0_2_n_1),
        .DOC(line_r_reg_r3_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_896_959_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_3_5_n_0),
        .DOB(line_r_reg_r3_896_959_3_5_n_1),
        .DOC(line_r_reg_r3_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_896_959_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_6_7_n_0),
        .DOB(line_r_reg_r3_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_960_1023_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_0_2_n_0),
        .DOB(line_r_reg_r3_960_1023_0_2_n_1),
        .DOC(line_r_reg_r3_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_960_1023_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_3_5_n_0),
        .DOB(line_r_reg_r3_960_1023_3_5_n_1),
        .DOC(line_r_reg_r3_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_960_1023_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_6_7_n_0),
        .DOB(line_r_reg_r3_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][1]_i_1 
       (.I0(\rdptr_r_reg[7]_1 ),
        .I1(\multiresh_r_reg[3][1] ),
        .I2(data_o03_out[0]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][1]_0 ),
        .O(data_o[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_14 
       (.I0(line_r_reg_r3_448_511_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_384_447_0_2_n_0),
        .O(\multiresh_r[3][1]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_15 
       (.I0(line_r_reg_r3_320_383_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_256_319_0_2_n_0),
        .O(\multiresh_r[3][1]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_16 
       (.I0(line_r_reg_r3_192_255_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_128_191_0_2_n_0),
        .O(\multiresh_r[3][1]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_17 
       (.I0(line_r_reg_r3_64_127_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_0_63_0_2_n_0),
        .O(\multiresh_r[3][1]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_18 
       (.I0(line_r_reg_r3_960_1023_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_896_959_0_2_n_0),
        .O(\multiresh_r[3][1]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_19 
       (.I0(line_r_reg_r3_832_895_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_768_831_0_2_n_0),
        .O(\multiresh_r[3][1]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_20 
       (.I0(line_r_reg_r3_704_767_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_640_703_0_2_n_0),
        .O(\multiresh_r[3][1]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_21 
       (.I0(line_r_reg_r3_576_639_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_512_575_0_2_n_0),
        .O(\multiresh_r[3][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_6 
       (.I0(\multiresh_r[3][1]_i_14_n_0 ),
        .I1(\multiresh_r[3][1]_i_15_n_0 ),
        .I2(p_2_in[8]),
        .I3(\multiresh_r[3][1]_i_16_n_0 ),
        .I4(p_2_in[7]),
        .I5(\multiresh_r[3][1]_i_17_n_0 ),
        .O(\multiresh_r[3][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_7 
       (.I0(\multiresh_r[3][1]_i_18_n_0 ),
        .I1(\multiresh_r[3][1]_i_19_n_0 ),
        .I2(p_2_in[8]),
        .I3(\multiresh_r[3][1]_i_20_n_0 ),
        .I4(p_2_in[7]),
        .I5(\multiresh_r[3][1]_i_21_n_0 ),
        .O(\multiresh_r[3][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][2]_i_1 
       (.I0(\rdptr_r_reg[7]_2 ),
        .I1(\multiresh_r_reg[3][2] ),
        .I2(data_o03_out[1]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][2]_0 ),
        .O(data_o[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][3]_i_1 
       (.I0(\rdptr_r_reg[7]_3 ),
        .I1(\multiresh_r_reg[3][3] ),
        .I2(data_o03_out[2]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][3]_0 ),
        .O(data_o[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][4]_i_1 
       (.I0(\rdptr_r_reg[7]_4 ),
        .I1(\multiresh_r_reg[3][4] ),
        .I2(data_o03_out[3]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][4]_0 ),
        .O(data_o[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][5]_i_1 
       (.I0(\rdptr_r_reg[7]_5 ),
        .I1(\multiresh_r_reg[3][5] ),
        .I2(data_o03_out[4]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][5]_0 ),
        .O(data_o[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][6]_i_1 
       (.I0(\rdptr_r_reg[7]_6 ),
        .I1(\multiresh_r_reg[3][6] ),
        .I2(data_o03_out[5]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][6]_0 ),
        .O(data_o[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][7]_i_1 
       (.I0(\rdptr_r_reg[7]_7 ),
        .I1(\multiresh_r_reg[3][7] ),
        .I2(data_o03_out[6]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][7]_0 ),
        .O(data_o[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][8]_i_1 
       (.I0(\rdptr_r_reg[7]_8 ),
        .I1(\multiresh_r_reg[3][8] ),
        .I2(data_o03_out[7]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][8]_0 ),
        .O(data_o[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][1]_i_1 
       (.I0(\rdptr_r_reg[9]_1 ),
        .I1(\multiresh_r_reg[5][1] ),
        .I2(data_o0[0]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][1]_0 ),
        .O(\nr_rdline_r_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \multiresh_r[5][2]_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[41]),
        .O(\nr_rdline_r_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \multiresh_r[5][3]_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[41]),
        .I2(data_o__0[42]),
        .O(\nr_rdline_r_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \multiresh_r[5][4]_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[41]),
        .I2(data_o__0[42]),
        .I3(data_o__0[43]),
        .O(\nr_rdline_r_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \multiresh_r[5][5]_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[41]),
        .I2(data_o__0[42]),
        .I3(data_o__0[43]),
        .I4(data_o__0[44]),
        .O(\nr_rdline_r_reg[1] [3]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \multiresh_r[5][6]_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[41]),
        .I2(data_o__0[43]),
        .I3(data_o__0[42]),
        .I4(data_o__0[44]),
        .I5(data_o__0[45]),
        .O(\nr_rdline_r_reg[1] [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][6]_i_2 
       (.I0(\rdptr_r_reg[9]_2 ),
        .I1(\multiresh_r_reg[5][6] ),
        .I2(data_o0[1]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][6]_0 ),
        .O(data_o__0[41]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][6]_i_3 
       (.I0(\rdptr_r_reg[9]_4 ),
        .I1(\multiresh_r_reg[5][6]_3 ),
        .I2(data_o0[3]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][6]_4 ),
        .O(data_o__0[43]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][6]_i_4 
       (.I0(\rdptr_r_reg[9]_3 ),
        .I1(\multiresh_r_reg[5][6]_1 ),
        .I2(data_o0[2]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][6]_2 ),
        .O(data_o__0[42]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][6]_i_5 
       (.I0(\rdptr_r_reg[9]_5 ),
        .I1(\multiresh_r_reg[5][6]_5 ),
        .I2(data_o0[4]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][6]_6 ),
        .O(data_o__0[44]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][6]_i_6 
       (.I0(\rdptr_r_reg[9]_6 ),
        .I1(\multiresh_r_reg[5][6]_7 ),
        .I2(data_o0[5]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][6]_8 ),
        .O(data_o__0[45]));
  LUT2 #(
    .INIT(4'h9)) 
    \multiresh_r[5][7]_i_1 
       (.I0(\multiresh_r[5][9]_i_4_n_0 ),
        .I1(data_o__0[46]),
        .O(\nr_rdline_r_reg[1] [5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \multiresh_r[5][8]_i_1 
       (.I0(data_o__0[46]),
        .I1(\multiresh_r[5][9]_i_4_n_0 ),
        .I2(data_o__0[47]),
        .O(\nr_rdline_r_reg[1] [6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \multiresh_r[5][9]_i_1 
       (.I0(data_o__0[47]),
        .I1(data_o__0[46]),
        .I2(\multiresh_r[5][9]_i_4_n_0 ),
        .O(\nr_rdline_r_reg[1] [7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][9]_i_2 
       (.I0(\rdptr_r_reg[9]_8 ),
        .I1(\multiresh_r_reg[5][8] ),
        .I2(data_o0[7]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][8]_0 ),
        .O(data_o__0[47]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][9]_i_3 
       (.I0(\rdptr_r_reg[9]_7 ),
        .I1(\multiresh_r_reg[5][7] ),
        .I2(data_o0[6]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][7]_0 ),
        .O(data_o__0[46]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \multiresh_r[5][9]_i_4 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[41]),
        .I2(data_o__0[44]),
        .I3(data_o__0[42]),
        .I4(data_o__0[43]),
        .I5(data_o__0[45]),
        .O(\multiresh_r[5][9]_i_4_n_0 ));
  MUXF7 \multiresh_r_reg[3][1]_i_2 
       (.I0(\multiresh_r[3][1]_i_6_n_0 ),
        .I1(\multiresh_r[3][1]_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_1 ),
        .S(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_12 
       (.I0(\multiresv_r[1][2]_i_38_n_0 ),
        .I1(\multiresv_r[1][2]_i_39_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][2]_i_40_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][2]_i_41_n_0 ),
        .O(\multiresv_r[1][2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_13 
       (.I0(\multiresv_r[1][2]_i_42_n_0 ),
        .I1(\multiresv_r[1][2]_i_43_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][2]_i_44_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][2]_i_45_n_0 ),
        .O(\multiresv_r[1][2]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_38 
       (.I0(line_r_reg_r2_448_511_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_1),
        .O(\multiresv_r[1][2]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_39 
       (.I0(line_r_reg_r2_320_383_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_1),
        .O(\multiresv_r[1][2]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_40 
       (.I0(line_r_reg_r2_192_255_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_1),
        .O(\multiresv_r[1][2]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_41 
       (.I0(line_r_reg_r2_64_127_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_1),
        .O(\multiresv_r[1][2]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_42 
       (.I0(line_r_reg_r2_960_1023_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_1),
        .O(\multiresv_r[1][2]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_43 
       (.I0(line_r_reg_r2_832_895_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_1),
        .O(\multiresv_r[1][2]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_44 
       (.I0(line_r_reg_r2_704_767_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_1),
        .O(\multiresv_r[1][2]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_45 
       (.I0(line_r_reg_r2_576_639_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_1),
        .O(\multiresv_r[1][2]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_12 
       (.I0(\multiresv_r[1][3]_i_38_n_0 ),
        .I1(\multiresv_r[1][3]_i_39_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][3]_i_40_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][3]_i_41_n_0 ),
        .O(\multiresv_r[1][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_13 
       (.I0(\multiresv_r[1][3]_i_42_n_0 ),
        .I1(\multiresv_r[1][3]_i_43_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][3]_i_44_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][3]_i_45_n_0 ),
        .O(\multiresv_r[1][3]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_38 
       (.I0(line_r_reg_r2_448_511_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_2),
        .O(\multiresv_r[1][3]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_39 
       (.I0(line_r_reg_r2_320_383_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_2),
        .O(\multiresv_r[1][3]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_40 
       (.I0(line_r_reg_r2_192_255_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_2),
        .O(\multiresv_r[1][3]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_41 
       (.I0(line_r_reg_r2_64_127_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_2),
        .O(\multiresv_r[1][3]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_42 
       (.I0(line_r_reg_r2_960_1023_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_2),
        .O(\multiresv_r[1][3]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_43 
       (.I0(line_r_reg_r2_832_895_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_2),
        .O(\multiresv_r[1][3]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_44 
       (.I0(line_r_reg_r2_704_767_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_2),
        .O(\multiresv_r[1][3]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_45 
       (.I0(line_r_reg_r2_576_639_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_2),
        .O(\multiresv_r[1][3]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_12 
       (.I0(\multiresv_r[1][4]_i_38_n_0 ),
        .I1(\multiresv_r[1][4]_i_39_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][4]_i_40_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][4]_i_41_n_0 ),
        .O(\multiresv_r[1][4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_13 
       (.I0(\multiresv_r[1][4]_i_42_n_0 ),
        .I1(\multiresv_r[1][4]_i_43_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][4]_i_44_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][4]_i_45_n_0 ),
        .O(\multiresv_r[1][4]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_38 
       (.I0(line_r_reg_r2_448_511_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_0),
        .O(\multiresv_r[1][4]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_39 
       (.I0(line_r_reg_r2_320_383_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_0),
        .O(\multiresv_r[1][4]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_40 
       (.I0(line_r_reg_r2_192_255_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_0),
        .O(\multiresv_r[1][4]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_41 
       (.I0(line_r_reg_r2_64_127_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_0),
        .O(\multiresv_r[1][4]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_42 
       (.I0(line_r_reg_r2_960_1023_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_0),
        .O(\multiresv_r[1][4]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_43 
       (.I0(line_r_reg_r2_832_895_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_0),
        .O(\multiresv_r[1][4]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_44 
       (.I0(line_r_reg_r2_704_767_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_0),
        .O(\multiresv_r[1][4]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_45 
       (.I0(line_r_reg_r2_576_639_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_0),
        .O(\multiresv_r[1][4]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_12 
       (.I0(\multiresv_r[1][5]_i_38_n_0 ),
        .I1(\multiresv_r[1][5]_i_39_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][5]_i_40_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][5]_i_41_n_0 ),
        .O(\multiresv_r[1][5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_13 
       (.I0(\multiresv_r[1][5]_i_42_n_0 ),
        .I1(\multiresv_r[1][5]_i_43_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][5]_i_44_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][5]_i_45_n_0 ),
        .O(\multiresv_r[1][5]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_38 
       (.I0(line_r_reg_r2_448_511_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_1),
        .O(\multiresv_r[1][5]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_39 
       (.I0(line_r_reg_r2_320_383_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_1),
        .O(\multiresv_r[1][5]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_40 
       (.I0(line_r_reg_r2_192_255_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_1),
        .O(\multiresv_r[1][5]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_41 
       (.I0(line_r_reg_r2_64_127_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_1),
        .O(\multiresv_r[1][5]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_42 
       (.I0(line_r_reg_r2_960_1023_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_1),
        .O(\multiresv_r[1][5]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_43 
       (.I0(line_r_reg_r2_832_895_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_1),
        .O(\multiresv_r[1][5]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_44 
       (.I0(line_r_reg_r2_704_767_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_1),
        .O(\multiresv_r[1][5]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_45 
       (.I0(line_r_reg_r2_576_639_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_1),
        .O(\multiresv_r[1][5]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_12 
       (.I0(\multiresv_r[1][6]_i_38_n_0 ),
        .I1(\multiresv_r[1][6]_i_39_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][6]_i_40_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][6]_i_41_n_0 ),
        .O(\multiresv_r[1][6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_13 
       (.I0(\multiresv_r[1][6]_i_42_n_0 ),
        .I1(\multiresv_r[1][6]_i_43_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][6]_i_44_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][6]_i_45_n_0 ),
        .O(\multiresv_r[1][6]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_38 
       (.I0(line_r_reg_r2_448_511_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_2),
        .O(\multiresv_r[1][6]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_39 
       (.I0(line_r_reg_r2_320_383_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_2),
        .O(\multiresv_r[1][6]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_40 
       (.I0(line_r_reg_r2_192_255_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_2),
        .O(\multiresv_r[1][6]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_41 
       (.I0(line_r_reg_r2_64_127_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_2),
        .O(\multiresv_r[1][6]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_42 
       (.I0(line_r_reg_r2_960_1023_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_2),
        .O(\multiresv_r[1][6]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_43 
       (.I0(line_r_reg_r2_832_895_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_2),
        .O(\multiresv_r[1][6]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_44 
       (.I0(line_r_reg_r2_704_767_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_2),
        .O(\multiresv_r[1][6]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_45 
       (.I0(line_r_reg_r2_576_639_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_2),
        .O(\multiresv_r[1][6]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_18 
       (.I0(line_r_reg_r2_960_1023_6_7_n_0),
        .I1(line_r_reg_r2_896_959_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_0),
        .O(\multiresv_r[1][7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_19 
       (.I0(line_r_reg_r2_704_767_6_7_n_0),
        .I1(line_r_reg_r2_640_703_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_0),
        .O(\multiresv_r[1][7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_20 
       (.I0(line_r_reg_r2_448_511_6_7_n_0),
        .I1(line_r_reg_r2_384_447_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_0),
        .O(\multiresv_r[1][7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_21 
       (.I0(line_r_reg_r2_192_255_6_7_n_0),
        .I1(line_r_reg_r2_128_191_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_0),
        .O(\multiresv_r[1][7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_5 
       (.I0(\multiresv_r[1][7]_i_18_n_0 ),
        .I1(\multiresv_r[1][7]_i_19_n_0 ),
        .I2(\rdptr_r[9]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][7]_i_20_n_0 ),
        .I4(\rdptr_r[8]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][7]_i_21_n_0 ),
        .O(\rdptr_r_reg[7]_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_18 
       (.I0(line_r_reg_r2_960_1023_6_7_n_1),
        .I1(line_r_reg_r2_896_959_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_1),
        .O(\multiresv_r[1][8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_19 
       (.I0(line_r_reg_r2_704_767_6_7_n_1),
        .I1(line_r_reg_r2_640_703_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_1),
        .O(\multiresv_r[1][8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_20 
       (.I0(line_r_reg_r2_448_511_6_7_n_1),
        .I1(line_r_reg_r2_384_447_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_1),
        .O(\multiresv_r[1][8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_21 
       (.I0(line_r_reg_r2_192_255_6_7_n_1),
        .I1(line_r_reg_r2_128_191_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_1),
        .O(\multiresv_r[1][8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_5 
       (.I0(\multiresv_r[1][8]_i_18_n_0 ),
        .I1(\multiresv_r[1][8]_i_19_n_0 ),
        .I2(\rdptr_r[9]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][8]_i_20_n_0 ),
        .I4(\rdptr_r[8]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][8]_i_21_n_0 ),
        .O(\rdptr_r_reg[7]_16 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_22 
       (.I0(line_r_reg_r2_448_511_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_0),
        .O(\multiresv_r[7][1]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_23 
       (.I0(line_r_reg_r2_320_383_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_0),
        .O(\multiresv_r[7][1]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_24 
       (.I0(line_r_reg_r2_192_255_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_0),
        .O(\multiresv_r[7][1]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_25 
       (.I0(line_r_reg_r2_64_127_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_0),
        .O(\multiresv_r[7][1]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_26 
       (.I0(line_r_reg_r2_960_1023_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_0),
        .O(\multiresv_r[7][1]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_27 
       (.I0(line_r_reg_r2_832_895_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_0),
        .O(\multiresv_r[7][1]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_28 
       (.I0(line_r_reg_r2_704_767_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_0),
        .O(\multiresv_r[7][1]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_29 
       (.I0(line_r_reg_r2_576_639_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_0),
        .O(\multiresv_r[7][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_8 
       (.I0(\multiresv_r[7][1]_i_22_n_0 ),
        .I1(\multiresv_r[7][1]_i_23_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[7][1]_i_24_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[7][1]_i_25_n_0 ),
        .O(\multiresv_r[7][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_9 
       (.I0(\multiresv_r[7][1]_i_26_n_0 ),
        .I1(\multiresv_r[7][1]_i_27_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[7][1]_i_28_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[7][1]_i_29_n_0 ),
        .O(\multiresv_r[7][1]_i_9_n_0 ));
  MUXF7 \multiresv_r_reg[1][2]_i_5 
       (.I0(\multiresv_r[1][2]_i_12_n_0 ),
        .I1(\multiresv_r[1][2]_i_13_n_0 ),
        .O(\rdptr_r_reg[7]_10 ),
        .S(\rdptr_r[9]_i_2__2_n_0 ));
  MUXF7 \multiresv_r_reg[1][3]_i_5 
       (.I0(\multiresv_r[1][3]_i_12_n_0 ),
        .I1(\multiresv_r[1][3]_i_13_n_0 ),
        .O(\rdptr_r_reg[7]_11 ),
        .S(\rdptr_r[9]_i_2__2_n_0 ));
  MUXF7 \multiresv_r_reg[1][4]_i_5 
       (.I0(\multiresv_r[1][4]_i_12_n_0 ),
        .I1(\multiresv_r[1][4]_i_13_n_0 ),
        .O(\rdptr_r_reg[7]_12 ),
        .S(\rdptr_r[9]_i_2__2_n_0 ));
  MUXF7 \multiresv_r_reg[1][5]_i_5 
       (.I0(\multiresv_r[1][5]_i_12_n_0 ),
        .I1(\multiresv_r[1][5]_i_13_n_0 ),
        .O(\rdptr_r_reg[7]_13 ),
        .S(\rdptr_r[9]_i_2__2_n_0 ));
  MUXF7 \multiresv_r_reg[1][6]_i_5 
       (.I0(\multiresv_r[1][6]_i_12_n_0 ),
        .I1(\multiresv_r[1][6]_i_13_n_0 ),
        .O(\rdptr_r_reg[7]_14 ),
        .S(\rdptr_r[9]_i_2__2_n_0 ));
  MUXF7 \multiresv_r_reg[7][1]_i_3 
       (.I0(\multiresv_r[7][1]_i_8_n_0 ),
        .I1(\multiresv_r[7][1]_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_9 ),
        .S(\rdptr_r[9]_i_2__2_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry
       (.CI(1'b0),
        .CO({rdptr_r1_carry_n_0,rdptr_r1_carry_n_1,rdptr_r1_carry_n_2,rdptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({rdptr_r1_carry__0_0,rdptr_r1_carry_i_4__1_n_0}),
        .O(NLW_rdptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({rdptr_r1_carry__0_1[1],rdptr_r1_carry_i_6__1_n_0,rdptr_r1_carry__0_1[0],rdptr_r1_carry_i_8__1_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry__0
       (.CI(rdptr_r1_carry_n_0),
        .CO({NLW_rdptr_r1_carry__0_CO_UNCONNECTED[3:1],rdptr_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rdptr_r_reg[0]_rep_0 }),
        .O(NLW_rdptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,rdptr_r1_carry__0_i_2__1_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry__0_i_2__1
       (.I0(\rdptr_r_reg[8]_0 ),
        .I1(rdptr_r1_carry__0_2),
        .I2(\rdptr_r_reg[9]_0 ),
        .I3(rdptr_r1_carry__0_3),
        .O(rdptr_r1_carry__0_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hCB80)) 
    rdptr_r1_carry_i_4__1
       (.I0(rdptr_r_reg),
        .I1(rdptr_r1_carry_0[0]),
        .I2(rdptr_r1_carry_0[1]),
        .I3(rdptr_r_reg__0),
        .O(rdptr_r1_carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry_i_6__1
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(rdptr_r1_carry_1),
        .I2(\rdptr_r_reg[5]_0 ),
        .I3(rdptr_r1_carry_2),
        .O(rdptr_r1_carry_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h1842)) 
    rdptr_r1_carry_i_8__1
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(rdptr_r1_carry_i_8__1_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    \rdptr_r[0]_i_1__2 
       (.I0(\rdptr_r_reg[0]_rep_1 ),
        .I1(nr_rdline_r[1]),
        .I2(nr_rdline_r[0]),
        .O(\rdptr_r[0]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_i_2__2 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[0]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_rep_i_1 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[0]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \rdptr_r[1]_i_1__2 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \rdptr_r[2]_i_1__2 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \rdptr_r[3]_i_1__2 
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \rdptr_r[4]_i_1__2 
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[5]_i_1__2 
       (.I0(line_r_reg_r2_0_63_0_2_i_1__2_n_0),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[6]_i_1__2 
       (.I0(\rdptr_r[6]_i_2__2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rdptr_r[6]_i_2__2 
       (.I0(\rdptr_r[8]_i_3__2_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .O(\rdptr_r[6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[7]_i_1__2 
       (.I0(\rdptr_r[7]_i_2__2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rdptr_r[7]_i_2__2 
       (.I0(\rdptr_r[8]_i_3__2_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .O(\rdptr_r[7]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[8]_i_1__2 
       (.I0(\rdptr_r[8]_i_2__2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rdptr_r[8]_i_2__2 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .O(\rdptr_r[8]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rdptr_r[8]_i_3__2 
       (.I0(\rdptr_r_reg[5]_0 ),
        .I1(\rdptr_r_reg[3]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(rdptr_r_reg),
        .I4(\rdptr_r_reg[2]_0 ),
        .I5(\rdptr_r_reg[4]_0 ),
        .O(\rdptr_r[8]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[9]_i_1__2 
       (.I0(\rdptr_r[9]_i_2__2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[9]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rdptr_r[9]_i_2__2 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .I4(\rdptr_r_reg[9]_0 ),
        .O(\rdptr_r[9]_i_2__2_n_0 ));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[0]_i_2__2_n_0 ),
        .Q(rdptr_r_reg));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0]_rep 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[0]_rep_i_1_n_0 ),
        .Q(\rdptr_r_reg[0]_rep_n_0 ));
  FDCE \rdptr_r_reg[1] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[1]_i_1__2_n_0 ),
        .Q(rdptr_r_reg__0));
  FDCE \rdptr_r_reg[2] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[2]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[2]_0 ));
  FDCE \rdptr_r_reg[3] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[3]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[3]_0 ));
  FDCE \rdptr_r_reg[4] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[4]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[4]_0 ));
  FDCE \rdptr_r_reg[5] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[5]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[5]_0 ));
  FDCE \rdptr_r_reg[6] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[6]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[6]_0 ));
  FDCE \rdptr_r_reg[7] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[7]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[7]_0 ));
  FDCE \rdptr_r_reg[8] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[8]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[8]_0 ));
  FDCE \rdptr_r_reg[9] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[9]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_12 
       (.I0(line_r_reg_r3_960_1023_6_7_n_1),
        .I1(line_r_reg_r3_896_959_6_7_n_1),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_832_895_6_7_n_1),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_768_831_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_13 
       (.I0(line_r_reg_r3_704_767_6_7_n_1),
        .I1(line_r_reg_r3_640_703_6_7_n_1),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_576_639_6_7_n_1),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_512_575_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \sumresh_r_nxt[-1111111104]__1_i_14 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_35_n_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .I3(\rdptr_r_reg[9]_0 ),
        .O(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_15 
       (.I0(line_r_reg_r3_448_511_6_7_n_1),
        .I1(line_r_reg_r3_384_447_6_7_n_1),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_320_383_6_7_n_1),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_256_319_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sumresh_r_nxt[-1111111104]__1_i_16 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_35_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .O(p_2_in[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_17 
       (.I0(line_r_reg_r3_192_255_6_7_n_1),
        .I1(line_r_reg_r3_128_191_6_7_n_1),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_64_127_6_7_n_1),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_0_63_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_3 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_12_n_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_13_n_0 ),
        .I2(p_2_in[9]),
        .I3(\sumresh_r_nxt[-1111111104]__1_i_15_n_0 ),
        .I4(p_2_in[8]),
        .I5(\sumresh_r_nxt[-1111111104]__1_i_17_n_0 ),
        .O(\rdptr_r_reg[7]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sumresh_r_nxt[-1111111104]__1_i_33 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_35_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .O(p_2_in[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_34 
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .I5(\rdptr_r_reg[6]_0 ),
        .O(p_2_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_35 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r_reg[4]_0 ),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(rdptr_r_reg__0),
        .I4(\rdptr_r_reg[3]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_10 
       (.I0(line_r_reg_r3_960_1023_6_7_n_0),
        .I1(line_r_reg_r3_896_959_6_7_n_0),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_832_895_6_7_n_0),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_768_831_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_11 
       (.I0(line_r_reg_r3_704_767_6_7_n_0),
        .I1(line_r_reg_r3_640_703_6_7_n_0),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_576_639_6_7_n_0),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_512_575_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_12 
       (.I0(line_r_reg_r3_448_511_6_7_n_0),
        .I1(line_r_reg_r3_384_447_6_7_n_0),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_320_383_6_7_n_0),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_256_319_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_13 
       (.I0(line_r_reg_r3_192_255_6_7_n_0),
        .I1(line_r_reg_r3_128_191_6_7_n_0),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_64_127_6_7_n_0),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_0_63_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_3 
       (.I0(\sumresh_r_nxt[-1111111105]__1_i_10_n_0 ),
        .I1(\sumresh_r_nxt[-1111111105]__1_i_11_n_0 ),
        .I2(p_2_in[9]),
        .I3(\sumresh_r_nxt[-1111111105]__1_i_12_n_0 ),
        .I4(p_2_in[8]),
        .I5(\sumresh_r_nxt[-1111111105]__1_i_13_n_0 ),
        .O(\rdptr_r_reg[7]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_22 
       (.I0(line_r_reg_r3_448_511_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_384_447_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_23 
       (.I0(line_r_reg_r3_320_383_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_256_319_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_24 
       (.I0(line_r_reg_r3_192_255_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_128_191_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_25 
       (.I0(line_r_reg_r3_64_127_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_0_63_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_26 
       (.I0(line_r_reg_r3_960_1023_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_896_959_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_27 
       (.I0(line_r_reg_r3_832_895_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_768_831_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_28 
       (.I0(line_r_reg_r3_704_767_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_640_703_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_29 
       (.I0(line_r_reg_r3_576_639_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_512_575_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_29_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111106]__1_i_3 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_8_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_6 ),
        .S(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_8 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_22_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_23_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_24_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_25_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_9 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_26_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_29_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_22 
       (.I0(line_r_reg_r3_448_511_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_384_447_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_23 
       (.I0(line_r_reg_r3_320_383_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_256_319_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_24 
       (.I0(line_r_reg_r3_192_255_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_128_191_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_25 
       (.I0(line_r_reg_r3_64_127_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_0_63_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_26 
       (.I0(line_r_reg_r3_960_1023_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_896_959_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_27 
       (.I0(line_r_reg_r3_832_895_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_768_831_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_28 
       (.I0(line_r_reg_r3_704_767_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_640_703_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_29 
       (.I0(line_r_reg_r3_576_639_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_512_575_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_29_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111107]__1_i_3 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_8_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_5 ),
        .S(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_8 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_22_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_23_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_24_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_25_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_9 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_26_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_29_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_22 
       (.I0(line_r_reg_r3_448_511_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_384_447_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_23 
       (.I0(line_r_reg_r3_320_383_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_256_319_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_24 
       (.I0(line_r_reg_r3_192_255_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_128_191_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_25 
       (.I0(line_r_reg_r3_64_127_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_0_63_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_26 
       (.I0(line_r_reg_r3_960_1023_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_896_959_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_27 
       (.I0(line_r_reg_r3_832_895_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_768_831_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_28 
       (.I0(line_r_reg_r3_704_767_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_640_703_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_29 
       (.I0(line_r_reg_r3_576_639_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_512_575_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_29_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111108]__1_i_3 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_8_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_4 ),
        .S(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_8 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_22_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_23_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_24_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_25_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_9 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_26_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_29_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_22 
       (.I0(line_r_reg_r3_448_511_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_384_447_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_23 
       (.I0(line_r_reg_r3_320_383_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_256_319_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_24 
       (.I0(line_r_reg_r3_192_255_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_128_191_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_25 
       (.I0(line_r_reg_r3_64_127_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_0_63_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_26 
       (.I0(line_r_reg_r3_960_1023_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_896_959_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_27 
       (.I0(line_r_reg_r3_832_895_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_768_831_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_28 
       (.I0(line_r_reg_r3_704_767_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_640_703_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_29 
       (.I0(line_r_reg_r3_576_639_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_512_575_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_29_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111109]__1_i_3 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_8_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_3 ),
        .S(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_8 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_22_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_23_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_24_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_25_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_9 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_26_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_29_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_22 
       (.I0(line_r_reg_r3_448_511_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_384_447_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_23 
       (.I0(line_r_reg_r3_320_383_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_256_319_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_24 
       (.I0(line_r_reg_r3_192_255_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_128_191_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_25 
       (.I0(line_r_reg_r3_64_127_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_0_63_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_26 
       (.I0(line_r_reg_r3_960_1023_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_896_959_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_27 
       (.I0(line_r_reg_r3_832_895_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_768_831_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_28 
       (.I0(line_r_reg_r3_704_767_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_640_703_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_29 
       (.I0(line_r_reg_r3_576_639_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_512_575_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_29_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111110]__1_i_3 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_8_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_2 ),
        .S(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_8 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_22_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_23_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_24_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_25_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_9 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_26_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_29_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_18 
       (.I0(line_r_reg_r1_192_255_0_2_n_0),
        .I1(line_r_reg_r1_128_191_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_19 
       (.I0(line_r_reg_r1_448_511_0_2_n_0),
        .I1(line_r_reg_r1_384_447_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_20 
       (.I0(line_r_reg_r1_704_767_0_2_n_0),
        .I1(line_r_reg_r1_640_703_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_21 
       (.I0(line_r_reg_r1_960_1023_0_2_n_0),
        .I1(line_r_reg_r1_896_959_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_21_n_0 ));
  MUXF8 \sumresh_r_nxt[-1111111111]__2_i_3 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_8_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_9_n_0 ),
        .O(\rdptr_r_reg[9]_1 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_8 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_19_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_9 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_20_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_21_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_26 
       (.I0(line_r_reg_r1_192_255_6_7_n_1),
        .I1(line_r_reg_r1_128_191_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_27 
       (.I0(line_r_reg_r1_448_511_6_7_n_1),
        .I1(line_r_reg_r1_384_447_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_28 
       (.I0(line_r_reg_r1_704_767_6_7_n_1),
        .I1(line_r_reg_r1_640_703_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_29 
       (.I0(line_r_reg_r1_960_1023_6_7_n_1),
        .I1(line_r_reg_r1_896_959_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_26 
       (.I0(line_r_reg_r1_192_255_6_7_n_0),
        .I1(line_r_reg_r1_128_191_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_27 
       (.I0(line_r_reg_r1_448_511_6_7_n_0),
        .I1(line_r_reg_r1_384_447_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_28 
       (.I0(line_r_reg_r1_704_767_6_7_n_0),
        .I1(line_r_reg_r1_640_703_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_29 
       (.I0(line_r_reg_r1_960_1023_6_7_n_0),
        .I1(line_r_reg_r1_896_959_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_26 
       (.I0(line_r_reg_r1_192_255_3_5_n_2),
        .I1(line_r_reg_r1_128_191_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_27 
       (.I0(line_r_reg_r1_448_511_3_5_n_2),
        .I1(line_r_reg_r1_384_447_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_28 
       (.I0(line_r_reg_r1_704_767_3_5_n_2),
        .I1(line_r_reg_r1_640_703_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_29 
       (.I0(line_r_reg_r1_960_1023_3_5_n_2),
        .I1(line_r_reg_r1_896_959_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_26 
       (.I0(line_r_reg_r1_192_255_3_5_n_1),
        .I1(line_r_reg_r1_128_191_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_27 
       (.I0(line_r_reg_r1_448_511_3_5_n_1),
        .I1(line_r_reg_r1_384_447_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_28 
       (.I0(line_r_reg_r1_704_767_3_5_n_1),
        .I1(line_r_reg_r1_640_703_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_29 
       (.I0(line_r_reg_r1_960_1023_3_5_n_1),
        .I1(line_r_reg_r1_896_959_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_26 
       (.I0(line_r_reg_r1_192_255_3_5_n_0),
        .I1(line_r_reg_r1_128_191_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_27 
       (.I0(line_r_reg_r1_448_511_3_5_n_0),
        .I1(line_r_reg_r1_384_447_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_28 
       (.I0(line_r_reg_r1_704_767_3_5_n_0),
        .I1(line_r_reg_r1_640_703_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_29 
       (.I0(line_r_reg_r1_960_1023_3_5_n_0),
        .I1(line_r_reg_r1_896_959_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_26 
       (.I0(line_r_reg_r1_192_255_0_2_n_2),
        .I1(line_r_reg_r1_128_191_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_27 
       (.I0(line_r_reg_r1_448_511_0_2_n_2),
        .I1(line_r_reg_r1_384_447_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_28 
       (.I0(line_r_reg_r1_704_767_0_2_n_2),
        .I1(line_r_reg_r1_640_703_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_29 
       (.I0(line_r_reg_r1_960_1023_0_2_n_2),
        .I1(line_r_reg_r1_896_959_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_26 
       (.I0(line_r_reg_r1_192_255_0_2_n_1),
        .I1(line_r_reg_r1_128_191_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_27 
       (.I0(line_r_reg_r1_448_511_0_2_n_1),
        .I1(line_r_reg_r1_384_447_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_28 
       (.I0(line_r_reg_r1_704_767_0_2_n_1),
        .I1(line_r_reg_r1_640_703_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_29 
       (.I0(line_r_reg_r1_960_1023_0_2_n_1),
        .I1(line_r_reg_r1_896_959_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_29_n_0 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_12 
       (.I0(\sumresv_r[-1111111104]_i_26_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_27_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_13 
       (.I0(\sumresv_r[-1111111104]_i_28_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_29_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111104]_i_5 
       (.I0(\sumresv_r_reg[-1111111104]_i_12_n_0 ),
        .I1(\sumresv_r_reg[-1111111104]_i_13_n_0 ),
        .O(\rdptr_r_reg[9]_8 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_12 
       (.I0(\sumresv_r[-1111111105]_i_26_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_27_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_13 
       (.I0(\sumresv_r[-1111111105]_i_28_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_29_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111105]_i_5 
       (.I0(\sumresv_r_reg[-1111111105]_i_12_n_0 ),
        .I1(\sumresv_r_reg[-1111111105]_i_13_n_0 ),
        .O(\rdptr_r_reg[9]_7 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_12 
       (.I0(\sumresv_r[-1111111106]_i_26_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_27_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_13 
       (.I0(\sumresv_r[-1111111106]_i_28_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_29_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111106]_i_5 
       (.I0(\sumresv_r_reg[-1111111106]_i_12_n_0 ),
        .I1(\sumresv_r_reg[-1111111106]_i_13_n_0 ),
        .O(\rdptr_r_reg[9]_6 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_12 
       (.I0(\sumresv_r[-1111111107]_i_26_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_27_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_13 
       (.I0(\sumresv_r[-1111111107]_i_28_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_29_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111107]_i_5 
       (.I0(\sumresv_r_reg[-1111111107]_i_12_n_0 ),
        .I1(\sumresv_r_reg[-1111111107]_i_13_n_0 ),
        .O(\rdptr_r_reg[9]_5 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_12 
       (.I0(\sumresv_r[-1111111108]_i_26_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_27_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_13 
       (.I0(\sumresv_r[-1111111108]_i_28_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_29_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111108]_i_5 
       (.I0(\sumresv_r_reg[-1111111108]_i_12_n_0 ),
        .I1(\sumresv_r_reg[-1111111108]_i_13_n_0 ),
        .O(\rdptr_r_reg[9]_4 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_12 
       (.I0(\sumresv_r[-1111111109]_i_26_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_27_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_13 
       (.I0(\sumresv_r[-1111111109]_i_28_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_29_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111109]_i_5 
       (.I0(\sumresv_r_reg[-1111111109]_i_12_n_0 ),
        .I1(\sumresv_r_reg[-1111111109]_i_13_n_0 ),
        .O(\rdptr_r_reg[9]_3 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_12 
       (.I0(\sumresv_r[-1111111110]_i_26_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_27_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_13 
       (.I0(\sumresv_r[-1111111110]_i_28_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_29_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111110]_i_5 
       (.I0(\sumresv_r_reg[-1111111110]_i_12_n_0 ),
        .I1(\sumresv_r_reg[-1111111110]_i_13_n_0 ),
        .O(\rdptr_r_reg[9]_2 ),
        .S(\rdptr_r_reg[9]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry
       (.CI(1'b0),
        .CO({wrptr_r1_carry_n_0,wrptr_r1_carry_n_1,wrptr_r1_carry_n_2,wrptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({wrptr_r1_carry__0_0,wrptr_r1_carry_i_4__2_n_0}),
        .O(NLW_wrptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({wrptr_r1_carry__0_1[1],wrptr_r1_carry_i_6__2_n_0,wrptr_r1_carry__0_1[0],wrptr_r1_carry_i_8__2_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry__0
       (.CI(wrptr_r1_carry_n_0),
        .CO({NLW_wrptr_r1_carry__0_CO_UNCONNECTED[3:1],wrptr_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\wrptr_r_reg[0]_0 }),
        .O(NLW_wrptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,wrptr_r1_carry__0_i_2__2_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry__0_i_2__2
       (.I0(Q[6]),
        .I1(wrptr_r1_carry__0_2),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_3),
        .O(wrptr_r1_carry__0_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h8CE0)) 
    wrptr_r1_carry_i_4__2
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry_i_6__2
       (.I0(Q[2]),
        .I1(wrptr_r1_carry_0),
        .I2(Q[3]),
        .I3(wrptr_r1_carry_1),
        .O(wrptr_r1_carry_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h4218)) 
    wrptr_r1_carry_i_8__2
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_8__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wrptr_r[0]_i_1__2 
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[1]_i_1__2 
       (.I0(\wrptr_r_reg_n_0_[1] ),
        .I1(\wrptr_r_reg_n_0_[0] ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[2]_i_1__2 
       (.I0(Q[0]),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(\wrptr_r_reg_n_0_[1] ),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\wrptr_r_reg_n_0_[1] ),
        .I3(\wrptr_r_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\wrptr_r[5]_i_2__2_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[5]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \wrptr_r[5]_i_2__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(\wrptr_r_reg_n_0_[1] ),
        .I4(Q[1]),
        .O(\wrptr_r[5]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[6]_i_1__2 
       (.I0(Q[4]),
        .I1(\wrptr_r[9]_i_3__2_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[7]_i_1__2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\wrptr_r[9]_i_3__2_n_0 ),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[8]_i_1__2 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\wrptr_r[9]_i_3__2_n_0 ),
        .I3(Q[4]),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[8]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \wrptr_r[9]_i_1__1 
       (.I0(graydata_valid),
        .I1(nr_wrline_r[0]),
        .I2(nr_wrline_r[1]),
        .O(\wrptr_r[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[9]_i_2__2 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_3__2_n_0 ),
        .I4(Q[5]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[9]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wrptr_r[9]_i_3__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\wrptr_r_reg_n_0_[1] ),
        .I3(\wrptr_r_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\wrptr_r[9]_i_3__2_n_0 ));
  FDCE \wrptr_r_reg[0] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[0]_i_1__2_n_0 ),
        .Q(\wrptr_r_reg_n_0_[0] ));
  FDCE \wrptr_r_reg[1] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[1]_i_1__2_n_0 ),
        .Q(\wrptr_r_reg_n_0_[1] ));
  FDCE \wrptr_r_reg[2] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[2]_i_1__2_n_0 ),
        .Q(Q[0]));
  FDCE \wrptr_r_reg[3] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[3]_i_1__2_n_0 ),
        .Q(Q[1]));
  FDCE \wrptr_r_reg[4] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[4]_i_1__2_n_0 ),
        .Q(Q[2]));
  FDCE \wrptr_r_reg[5] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[5]_i_1__2_n_0 ),
        .Q(Q[3]));
  FDCE \wrptr_r_reg[6] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[6]_i_1__2_n_0 ),
        .Q(Q[4]));
  FDCE \wrptr_r_reg[7] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[7]_i_1__2_n_0 ),
        .Q(Q[5]));
  FDCE \wrptr_r_reg[8] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[8]_i_1__2_n_0 ),
        .Q(Q[6]));
  FDCE \wrptr_r_reg[9] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[9]_i_2__2_n_0 ),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "linebuffer" *) 
module design_1_sobel_v1_0_0_0_linebuffer_2
   (rst_i,
    \rdptr_r_reg[2]_0 ,
    \rdptr_r_reg[3]_0 ,
    \rdptr_r_reg[4]_0 ,
    \rdptr_r_reg[5]_0 ,
    \rdptr_r_reg[8]_0 ,
    \rdptr_r_reg[7]_0 ,
    \rdptr_r_reg[6]_0 ,
    \rdptr_r_reg[9]_0 ,
    \nr_rdline_r_reg[1] ,
    \nr_rdline_r_reg[1]_0 ,
    \nr_rdline_r_reg[1]_1 ,
    \nr_rdline_r_reg[1]_2 ,
    \nr_rdline_r_reg[1]_3 ,
    \nr_rdline_r_reg[1]_4 ,
    \nr_rdline_r_reg[1]_5 ,
    \nr_rdline_r_reg[1]_6 ,
    data_o,
    Q,
    \rdptr_r_reg[9]_1 ,
    \rdptr_r_reg[9]_2 ,
    \rdptr_r_reg[9]_3 ,
    \rdptr_r_reg[9]_4 ,
    \rdptr_r_reg[9]_5 ,
    \rdptr_r_reg[9]_6 ,
    \rdptr_r_reg[9]_7 ,
    \rdptr_r_reg[9]_8 ,
    \rdptr_r_reg[7]_1 ,
    \rdptr_r_reg[7]_2 ,
    \rdptr_r_reg[7]_3 ,
    \rdptr_r_reg[7]_4 ,
    \rdptr_r_reg[7]_5 ,
    \rdptr_r_reg[7]_6 ,
    \rdptr_r_reg[7]_7 ,
    \rdptr_r_reg[7]_8 ,
    \rdptr_r_reg[7]_9 ,
    \rdptr_r_reg[7]_10 ,
    \rdptr_r_reg[7]_11 ,
    \rdptr_r_reg[7]_12 ,
    \rdptr_r_reg[7]_13 ,
    \rdptr_r_reg[7]_14 ,
    \rdptr_r_reg[7]_15 ,
    \rdptr_r_reg[7]_16 ,
    rdptr_r1_carry__0_0,
    rdptr_r1_carry__0_1,
    \rdptr_r_reg[0]_rep_0 ,
    wrptr_r1_carry__0_0,
    wrptr_r1_carry__0_1,
    \wrptr_r_reg[0]_0 ,
    clk_i,
    \sumresh_r_nxt[-1111111111]__2 ,
    \sumresh_r_nxt[-1111111111]__2_0 ,
    nr_rdline_r,
    data_o0,
    \sumresh_r_nxt[-1111111106]__2 ,
    \sumresh_r_nxt[-1111111106]__2_0 ,
    \sumresh_r_nxt[-1111111106]__2_1 ,
    \sumresh_r_nxt[-1111111106]__2_2 ,
    \sumresh_r_nxt[-1111111106]__2_3 ,
    \sumresh_r_nxt[-1111111106]__2_4 ,
    \sumresh_r_nxt[-1111111106]__2_5 ,
    \sumresh_r_nxt[-1111111106]__2_6 ,
    \sumresh_r_nxt[-1111111106]__2_7 ,
    \sumresh_r_nxt[-1111111106]__2_8 ,
    \sumresh_r_nxt[-1111111105]__2 ,
    \sumresh_r_nxt[-1111111105]__2_0 ,
    \sumresh_r_nxt[-1111111104]__2 ,
    \sumresh_r_nxt[-1111111104]__2_0 ,
    \multiresv_r_reg[7][1] ,
    \multiresv_r_reg[7][1]_0 ,
    data_o01_out,
    \multiresv_r_reg[7][4] ,
    \multiresv_r_reg[7][4]_0 ,
    \multiresv_r_reg[7][4]_1 ,
    \multiresv_r_reg[7][4]_2 ,
    \multiresv_r_reg[7][4]_3 ,
    \multiresv_r_reg[7][4]_4 ,
    \multiresv_r_reg[7][5] ,
    \multiresv_r_reg[7][5]_0 ,
    \multiresv_r_reg[7][6] ,
    \multiresv_r_reg[7][6]_0 ,
    \multiresv_r_reg[7][7] ,
    \multiresv_r_reg[7][7]_0 ,
    \multiresv_r_reg[7][8] ,
    \multiresv_r_reg[7][8]_0 ,
    \sumresv_r_nxt[-1111111111] ,
    \sumresv_r_nxt[-1111111111]_0 ,
    data_o03_out,
    \sumresh_r_nxt[-1111111110]__1 ,
    \sumresh_r_nxt[-1111111110]__1_0 ,
    \sumresh_r_nxt[-1111111109]__1 ,
    \sumresh_r_nxt[-1111111109]__1_0 ,
    \sumresh_r_nxt[-1111111108]__1 ,
    \sumresh_r_nxt[-1111111108]__1_0 ,
    \sumresh_r_nxt[-1111111107]__1 ,
    \sumresh_r_nxt[-1111111107]__1_0 ,
    \sumresh_r_nxt[-1111111106]__1 ,
    \sumresh_r_nxt[-1111111106]__1_0 ,
    \sumresh_r_nxt[-1111111105]__1 ,
    \sumresh_r_nxt[-1111111105]__1_0 ,
    \sumresh_r_nxt[-1111111104]__1 ,
    \sumresh_r_nxt[-1111111104]__1_0 ,
    rst_n_i,
    rdptr_r1_carry_0,
    rdptr_r1_carry_1,
    rdptr_r1_carry_2,
    rdptr_r1_carry__0_2,
    rdptr_r1_carry__0_3,
    wrptr_r1_carry_0,
    wrptr_r1_carry_1,
    wrptr_r1_carry__0_2,
    wrptr_r1_carry__0_3,
    graydata_valid,
    nr_wrline_r,
    \rdptr_r_reg[0]_rep_1 ,
    \sumresv_r[-1111111104]_i_25_0 ,
    \multiresv_r[1][3]_i_34_0 ,
    \multiresv_r[1][3]_i_34_1 ,
    \multiresv_r[1][3]_i_34_2 ,
    \multiresv_r[1][6]_i_34_0 ,
    \multiresv_r[1][6]_i_34_1 ,
    \multiresv_r[1][6]_i_34_2 ,
    \multiresv_r[1][8]_i_14_0 ,
    \multiresv_r[1][8]_i_14_1 ,
    graydata_o);
  output rst_i;
  output \rdptr_r_reg[2]_0 ;
  output \rdptr_r_reg[3]_0 ;
  output \rdptr_r_reg[4]_0 ;
  output \rdptr_r_reg[5]_0 ;
  output \rdptr_r_reg[8]_0 ;
  output \rdptr_r_reg[7]_0 ;
  output \rdptr_r_reg[6]_0 ;
  output \rdptr_r_reg[9]_0 ;
  output [6:0]\nr_rdline_r_reg[1] ;
  output \nr_rdline_r_reg[1]_0 ;
  output \nr_rdline_r_reg[1]_1 ;
  output [7:0]\nr_rdline_r_reg[1]_2 ;
  output \nr_rdline_r_reg[1]_3 ;
  output [7:0]\nr_rdline_r_reg[1]_4 ;
  output \nr_rdline_r_reg[1]_5 ;
  output \nr_rdline_r_reg[1]_6 ;
  output [5:0]data_o;
  output [7:0]Q;
  output \rdptr_r_reg[9]_1 ;
  output \rdptr_r_reg[9]_2 ;
  output \rdptr_r_reg[9]_3 ;
  output \rdptr_r_reg[9]_4 ;
  output \rdptr_r_reg[9]_5 ;
  output \rdptr_r_reg[9]_6 ;
  output \rdptr_r_reg[9]_7 ;
  output \rdptr_r_reg[9]_8 ;
  output \rdptr_r_reg[7]_1 ;
  output \rdptr_r_reg[7]_2 ;
  output \rdptr_r_reg[7]_3 ;
  output \rdptr_r_reg[7]_4 ;
  output \rdptr_r_reg[7]_5 ;
  output \rdptr_r_reg[7]_6 ;
  output \rdptr_r_reg[7]_7 ;
  output \rdptr_r_reg[7]_8 ;
  output \rdptr_r_reg[7]_9 ;
  output \rdptr_r_reg[7]_10 ;
  output \rdptr_r_reg[7]_11 ;
  output \rdptr_r_reg[7]_12 ;
  output \rdptr_r_reg[7]_13 ;
  output \rdptr_r_reg[7]_14 ;
  output \rdptr_r_reg[7]_15 ;
  output \rdptr_r_reg[7]_16 ;
  input [2:0]rdptr_r1_carry__0_0;
  input [1:0]rdptr_r1_carry__0_1;
  input [0:0]\rdptr_r_reg[0]_rep_0 ;
  input [2:0]wrptr_r1_carry__0_0;
  input [1:0]wrptr_r1_carry__0_1;
  input [0:0]\wrptr_r_reg[0]_0 ;
  input clk_i;
  input \sumresh_r_nxt[-1111111111]__2 ;
  input \sumresh_r_nxt[-1111111111]__2_0 ;
  input [1:0]nr_rdline_r;
  input [7:0]data_o0;
  input \sumresh_r_nxt[-1111111106]__2 ;
  input \sumresh_r_nxt[-1111111106]__2_0 ;
  input \sumresh_r_nxt[-1111111106]__2_1 ;
  input \sumresh_r_nxt[-1111111106]__2_2 ;
  input \sumresh_r_nxt[-1111111106]__2_3 ;
  input \sumresh_r_nxt[-1111111106]__2_4 ;
  input \sumresh_r_nxt[-1111111106]__2_5 ;
  input \sumresh_r_nxt[-1111111106]__2_6 ;
  input \sumresh_r_nxt[-1111111106]__2_7 ;
  input \sumresh_r_nxt[-1111111106]__2_8 ;
  input \sumresh_r_nxt[-1111111105]__2 ;
  input \sumresh_r_nxt[-1111111105]__2_0 ;
  input \sumresh_r_nxt[-1111111104]__2 ;
  input \sumresh_r_nxt[-1111111104]__2_0 ;
  input \multiresv_r_reg[7][1] ;
  input \multiresv_r_reg[7][1]_0 ;
  input [7:0]data_o01_out;
  input \multiresv_r_reg[7][4] ;
  input \multiresv_r_reg[7][4]_0 ;
  input \multiresv_r_reg[7][4]_1 ;
  input \multiresv_r_reg[7][4]_2 ;
  input \multiresv_r_reg[7][4]_3 ;
  input \multiresv_r_reg[7][4]_4 ;
  input \multiresv_r_reg[7][5] ;
  input \multiresv_r_reg[7][5]_0 ;
  input \multiresv_r_reg[7][6] ;
  input \multiresv_r_reg[7][6]_0 ;
  input \multiresv_r_reg[7][7] ;
  input \multiresv_r_reg[7][7]_0 ;
  input \multiresv_r_reg[7][8] ;
  input \multiresv_r_reg[7][8]_0 ;
  input \sumresv_r_nxt[-1111111111] ;
  input \sumresv_r_nxt[-1111111111]_0 ;
  input [7:0]data_o03_out;
  input \sumresh_r_nxt[-1111111110]__1 ;
  input \sumresh_r_nxt[-1111111110]__1_0 ;
  input \sumresh_r_nxt[-1111111109]__1 ;
  input \sumresh_r_nxt[-1111111109]__1_0 ;
  input \sumresh_r_nxt[-1111111108]__1 ;
  input \sumresh_r_nxt[-1111111108]__1_0 ;
  input \sumresh_r_nxt[-1111111107]__1 ;
  input \sumresh_r_nxt[-1111111107]__1_0 ;
  input \sumresh_r_nxt[-1111111106]__1 ;
  input \sumresh_r_nxt[-1111111106]__1_0 ;
  input \sumresh_r_nxt[-1111111105]__1 ;
  input \sumresh_r_nxt[-1111111105]__1_0 ;
  input \sumresh_r_nxt[-1111111104]__1 ;
  input \sumresh_r_nxt[-1111111104]__1_0 ;
  input rst_n_i;
  input [1:0]rdptr_r1_carry_0;
  input rdptr_r1_carry_1;
  input rdptr_r1_carry_2;
  input rdptr_r1_carry__0_2;
  input rdptr_r1_carry__0_3;
  input wrptr_r1_carry_0;
  input wrptr_r1_carry_1;
  input wrptr_r1_carry__0_2;
  input wrptr_r1_carry__0_3;
  input graydata_valid;
  input [1:0]nr_wrline_r;
  input \rdptr_r_reg[0]_rep_1 ;
  input [7:0]\sumresv_r[-1111111104]_i_25_0 ;
  input \multiresv_r[1][3]_i_34_0 ;
  input \multiresv_r[1][3]_i_34_1 ;
  input \multiresv_r[1][3]_i_34_2 ;
  input \multiresv_r[1][6]_i_34_0 ;
  input \multiresv_r[1][6]_i_34_1 ;
  input \multiresv_r[1][6]_i_34_2 ;
  input \multiresv_r[1][8]_i_14_0 ;
  input \multiresv_r[1][8]_i_14_1 ;
  input [7:0]graydata_o;

  wire [7:0]Q;
  wire clk_i;
  wire [5:0]data_o;
  wire [7:0]data_o0;
  wire [7:0]data_o01_out;
  wire [7:0]data_o03_out;
  wire [71:57]data_o__0;
  wire [7:0]graydata_o;
  wire graydata_valid;
  wire line_r_reg_r1_0_63_0_2_i_1_n_0;
  wire line_r_reg_r1_0_63_0_2_n_0;
  wire line_r_reg_r1_0_63_0_2_n_1;
  wire line_r_reg_r1_0_63_0_2_n_2;
  wire line_r_reg_r1_0_63_3_5_n_0;
  wire line_r_reg_r1_0_63_3_5_n_1;
  wire line_r_reg_r1_0_63_3_5_n_2;
  wire line_r_reg_r1_0_63_6_7_n_0;
  wire line_r_reg_r1_0_63_6_7_n_1;
  wire line_r_reg_r1_128_191_0_2_i_1_n_0;
  wire line_r_reg_r1_128_191_0_2_n_0;
  wire line_r_reg_r1_128_191_0_2_n_1;
  wire line_r_reg_r1_128_191_0_2_n_2;
  wire line_r_reg_r1_128_191_3_5_n_0;
  wire line_r_reg_r1_128_191_3_5_n_1;
  wire line_r_reg_r1_128_191_3_5_n_2;
  wire line_r_reg_r1_128_191_6_7_n_0;
  wire line_r_reg_r1_128_191_6_7_n_1;
  wire line_r_reg_r1_192_255_0_2_i_1_n_0;
  wire line_r_reg_r1_192_255_0_2_n_0;
  wire line_r_reg_r1_192_255_0_2_n_1;
  wire line_r_reg_r1_192_255_0_2_n_2;
  wire line_r_reg_r1_192_255_3_5_n_0;
  wire line_r_reg_r1_192_255_3_5_n_1;
  wire line_r_reg_r1_192_255_3_5_n_2;
  wire line_r_reg_r1_192_255_6_7_n_0;
  wire line_r_reg_r1_192_255_6_7_n_1;
  wire line_r_reg_r1_256_319_0_2_i_1_n_0;
  wire line_r_reg_r1_256_319_0_2_n_0;
  wire line_r_reg_r1_256_319_0_2_n_1;
  wire line_r_reg_r1_256_319_0_2_n_2;
  wire line_r_reg_r1_256_319_3_5_n_0;
  wire line_r_reg_r1_256_319_3_5_n_1;
  wire line_r_reg_r1_256_319_3_5_n_2;
  wire line_r_reg_r1_256_319_6_7_n_0;
  wire line_r_reg_r1_256_319_6_7_n_1;
  wire line_r_reg_r1_320_383_0_2_i_1_n_0;
  wire line_r_reg_r1_320_383_0_2_n_0;
  wire line_r_reg_r1_320_383_0_2_n_1;
  wire line_r_reg_r1_320_383_0_2_n_2;
  wire line_r_reg_r1_320_383_3_5_n_0;
  wire line_r_reg_r1_320_383_3_5_n_1;
  wire line_r_reg_r1_320_383_3_5_n_2;
  wire line_r_reg_r1_320_383_6_7_n_0;
  wire line_r_reg_r1_320_383_6_7_n_1;
  wire line_r_reg_r1_384_447_0_2_i_1_n_0;
  wire line_r_reg_r1_384_447_0_2_n_0;
  wire line_r_reg_r1_384_447_0_2_n_1;
  wire line_r_reg_r1_384_447_0_2_n_2;
  wire line_r_reg_r1_384_447_3_5_n_0;
  wire line_r_reg_r1_384_447_3_5_n_1;
  wire line_r_reg_r1_384_447_3_5_n_2;
  wire line_r_reg_r1_384_447_6_7_n_0;
  wire line_r_reg_r1_384_447_6_7_n_1;
  wire line_r_reg_r1_448_511_0_2_i_1_n_0;
  wire line_r_reg_r1_448_511_0_2_n_0;
  wire line_r_reg_r1_448_511_0_2_n_1;
  wire line_r_reg_r1_448_511_0_2_n_2;
  wire line_r_reg_r1_448_511_3_5_n_0;
  wire line_r_reg_r1_448_511_3_5_n_1;
  wire line_r_reg_r1_448_511_3_5_n_2;
  wire line_r_reg_r1_448_511_6_7_n_0;
  wire line_r_reg_r1_448_511_6_7_n_1;
  wire line_r_reg_r1_512_575_0_2_i_1_n_0;
  wire line_r_reg_r1_512_575_0_2_n_0;
  wire line_r_reg_r1_512_575_0_2_n_1;
  wire line_r_reg_r1_512_575_0_2_n_2;
  wire line_r_reg_r1_512_575_3_5_n_0;
  wire line_r_reg_r1_512_575_3_5_n_1;
  wire line_r_reg_r1_512_575_3_5_n_2;
  wire line_r_reg_r1_512_575_6_7_n_0;
  wire line_r_reg_r1_512_575_6_7_n_1;
  wire line_r_reg_r1_576_639_0_2_i_1_n_0;
  wire line_r_reg_r1_576_639_0_2_n_0;
  wire line_r_reg_r1_576_639_0_2_n_1;
  wire line_r_reg_r1_576_639_0_2_n_2;
  wire line_r_reg_r1_576_639_3_5_n_0;
  wire line_r_reg_r1_576_639_3_5_n_1;
  wire line_r_reg_r1_576_639_3_5_n_2;
  wire line_r_reg_r1_576_639_6_7_n_0;
  wire line_r_reg_r1_576_639_6_7_n_1;
  wire line_r_reg_r1_640_703_0_2_i_1_n_0;
  wire line_r_reg_r1_640_703_0_2_n_0;
  wire line_r_reg_r1_640_703_0_2_n_1;
  wire line_r_reg_r1_640_703_0_2_n_2;
  wire line_r_reg_r1_640_703_3_5_n_0;
  wire line_r_reg_r1_640_703_3_5_n_1;
  wire line_r_reg_r1_640_703_3_5_n_2;
  wire line_r_reg_r1_640_703_6_7_n_0;
  wire line_r_reg_r1_640_703_6_7_n_1;
  wire line_r_reg_r1_64_127_0_2_i_1_n_0;
  wire line_r_reg_r1_64_127_0_2_n_0;
  wire line_r_reg_r1_64_127_0_2_n_1;
  wire line_r_reg_r1_64_127_0_2_n_2;
  wire line_r_reg_r1_64_127_3_5_n_0;
  wire line_r_reg_r1_64_127_3_5_n_1;
  wire line_r_reg_r1_64_127_3_5_n_2;
  wire line_r_reg_r1_64_127_6_7_n_0;
  wire line_r_reg_r1_64_127_6_7_n_1;
  wire line_r_reg_r1_704_767_0_2_i_1_n_0;
  wire line_r_reg_r1_704_767_0_2_n_0;
  wire line_r_reg_r1_704_767_0_2_n_1;
  wire line_r_reg_r1_704_767_0_2_n_2;
  wire line_r_reg_r1_704_767_3_5_n_0;
  wire line_r_reg_r1_704_767_3_5_n_1;
  wire line_r_reg_r1_704_767_3_5_n_2;
  wire line_r_reg_r1_704_767_6_7_n_0;
  wire line_r_reg_r1_704_767_6_7_n_1;
  wire line_r_reg_r1_768_831_0_2_i_1_n_0;
  wire line_r_reg_r1_768_831_0_2_n_0;
  wire line_r_reg_r1_768_831_0_2_n_1;
  wire line_r_reg_r1_768_831_0_2_n_2;
  wire line_r_reg_r1_768_831_3_5_n_0;
  wire line_r_reg_r1_768_831_3_5_n_1;
  wire line_r_reg_r1_768_831_3_5_n_2;
  wire line_r_reg_r1_768_831_6_7_n_0;
  wire line_r_reg_r1_768_831_6_7_n_1;
  wire line_r_reg_r1_832_895_0_2_i_1_n_0;
  wire line_r_reg_r1_832_895_0_2_n_0;
  wire line_r_reg_r1_832_895_0_2_n_1;
  wire line_r_reg_r1_832_895_0_2_n_2;
  wire line_r_reg_r1_832_895_3_5_n_0;
  wire line_r_reg_r1_832_895_3_5_n_1;
  wire line_r_reg_r1_832_895_3_5_n_2;
  wire line_r_reg_r1_832_895_6_7_n_0;
  wire line_r_reg_r1_832_895_6_7_n_1;
  wire line_r_reg_r1_896_959_0_2_i_1_n_0;
  wire line_r_reg_r1_896_959_0_2_n_0;
  wire line_r_reg_r1_896_959_0_2_n_1;
  wire line_r_reg_r1_896_959_0_2_n_2;
  wire line_r_reg_r1_896_959_3_5_n_0;
  wire line_r_reg_r1_896_959_3_5_n_1;
  wire line_r_reg_r1_896_959_3_5_n_2;
  wire line_r_reg_r1_896_959_6_7_n_0;
  wire line_r_reg_r1_896_959_6_7_n_1;
  wire line_r_reg_r1_960_1023_0_2_i_1_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_1;
  wire line_r_reg_r1_960_1023_0_2_n_2;
  wire line_r_reg_r1_960_1023_3_5_n_0;
  wire line_r_reg_r1_960_1023_3_5_n_1;
  wire line_r_reg_r1_960_1023_3_5_n_2;
  wire line_r_reg_r1_960_1023_6_7_n_0;
  wire line_r_reg_r1_960_1023_6_7_n_1;
  wire line_r_reg_r2_0_63_0_2_i_1__1_n_0;
  wire line_r_reg_r2_0_63_0_2_i_2__1_n_0;
  wire line_r_reg_r2_0_63_0_2_i_3__1_n_0;
  wire line_r_reg_r2_0_63_0_2_i_4__1_n_0;
  wire line_r_reg_r2_0_63_0_2_i_5__1_n_0;
  wire line_r_reg_r2_0_63_0_2_i_6__1_n_0;
  wire line_r_reg_r2_0_63_0_2_n_0;
  wire line_r_reg_r2_0_63_0_2_n_1;
  wire line_r_reg_r2_0_63_0_2_n_2;
  wire line_r_reg_r2_0_63_3_5_n_0;
  wire line_r_reg_r2_0_63_3_5_n_1;
  wire line_r_reg_r2_0_63_3_5_n_2;
  wire line_r_reg_r2_0_63_6_7_n_0;
  wire line_r_reg_r2_0_63_6_7_n_1;
  wire line_r_reg_r2_128_191_0_2_n_0;
  wire line_r_reg_r2_128_191_0_2_n_1;
  wire line_r_reg_r2_128_191_0_2_n_2;
  wire line_r_reg_r2_128_191_3_5_n_0;
  wire line_r_reg_r2_128_191_3_5_n_1;
  wire line_r_reg_r2_128_191_3_5_n_2;
  wire line_r_reg_r2_128_191_6_7_n_0;
  wire line_r_reg_r2_128_191_6_7_n_1;
  wire line_r_reg_r2_192_255_0_2_n_0;
  wire line_r_reg_r2_192_255_0_2_n_1;
  wire line_r_reg_r2_192_255_0_2_n_2;
  wire line_r_reg_r2_192_255_3_5_n_0;
  wire line_r_reg_r2_192_255_3_5_n_1;
  wire line_r_reg_r2_192_255_3_5_n_2;
  wire line_r_reg_r2_192_255_6_7_n_0;
  wire line_r_reg_r2_192_255_6_7_n_1;
  wire line_r_reg_r2_256_319_0_2_n_0;
  wire line_r_reg_r2_256_319_0_2_n_1;
  wire line_r_reg_r2_256_319_0_2_n_2;
  wire line_r_reg_r2_256_319_3_5_n_0;
  wire line_r_reg_r2_256_319_3_5_n_1;
  wire line_r_reg_r2_256_319_3_5_n_2;
  wire line_r_reg_r2_256_319_6_7_n_0;
  wire line_r_reg_r2_256_319_6_7_n_1;
  wire line_r_reg_r2_320_383_0_2_n_0;
  wire line_r_reg_r2_320_383_0_2_n_1;
  wire line_r_reg_r2_320_383_0_2_n_2;
  wire line_r_reg_r2_320_383_3_5_n_0;
  wire line_r_reg_r2_320_383_3_5_n_1;
  wire line_r_reg_r2_320_383_3_5_n_2;
  wire line_r_reg_r2_320_383_6_7_n_0;
  wire line_r_reg_r2_320_383_6_7_n_1;
  wire line_r_reg_r2_384_447_0_2_n_0;
  wire line_r_reg_r2_384_447_0_2_n_1;
  wire line_r_reg_r2_384_447_0_2_n_2;
  wire line_r_reg_r2_384_447_3_5_n_0;
  wire line_r_reg_r2_384_447_3_5_n_1;
  wire line_r_reg_r2_384_447_3_5_n_2;
  wire line_r_reg_r2_384_447_6_7_n_0;
  wire line_r_reg_r2_384_447_6_7_n_1;
  wire line_r_reg_r2_448_511_0_2_n_0;
  wire line_r_reg_r2_448_511_0_2_n_1;
  wire line_r_reg_r2_448_511_0_2_n_2;
  wire line_r_reg_r2_448_511_3_5_n_0;
  wire line_r_reg_r2_448_511_3_5_n_1;
  wire line_r_reg_r2_448_511_3_5_n_2;
  wire line_r_reg_r2_448_511_6_7_n_0;
  wire line_r_reg_r2_448_511_6_7_n_1;
  wire line_r_reg_r2_512_575_0_2_n_0;
  wire line_r_reg_r2_512_575_0_2_n_1;
  wire line_r_reg_r2_512_575_0_2_n_2;
  wire line_r_reg_r2_512_575_3_5_n_0;
  wire line_r_reg_r2_512_575_3_5_n_1;
  wire line_r_reg_r2_512_575_3_5_n_2;
  wire line_r_reg_r2_512_575_6_7_n_0;
  wire line_r_reg_r2_512_575_6_7_n_1;
  wire line_r_reg_r2_576_639_0_2_n_0;
  wire line_r_reg_r2_576_639_0_2_n_1;
  wire line_r_reg_r2_576_639_0_2_n_2;
  wire line_r_reg_r2_576_639_3_5_n_0;
  wire line_r_reg_r2_576_639_3_5_n_1;
  wire line_r_reg_r2_576_639_3_5_n_2;
  wire line_r_reg_r2_576_639_6_7_n_0;
  wire line_r_reg_r2_576_639_6_7_n_1;
  wire line_r_reg_r2_640_703_0_2_n_0;
  wire line_r_reg_r2_640_703_0_2_n_1;
  wire line_r_reg_r2_640_703_0_2_n_2;
  wire line_r_reg_r2_640_703_3_5_n_0;
  wire line_r_reg_r2_640_703_3_5_n_1;
  wire line_r_reg_r2_640_703_3_5_n_2;
  wire line_r_reg_r2_640_703_6_7_n_0;
  wire line_r_reg_r2_640_703_6_7_n_1;
  wire line_r_reg_r2_64_127_0_2_n_0;
  wire line_r_reg_r2_64_127_0_2_n_1;
  wire line_r_reg_r2_64_127_0_2_n_2;
  wire line_r_reg_r2_64_127_3_5_n_0;
  wire line_r_reg_r2_64_127_3_5_n_1;
  wire line_r_reg_r2_64_127_3_5_n_2;
  wire line_r_reg_r2_64_127_6_7_n_0;
  wire line_r_reg_r2_64_127_6_7_n_1;
  wire line_r_reg_r2_704_767_0_2_n_0;
  wire line_r_reg_r2_704_767_0_2_n_1;
  wire line_r_reg_r2_704_767_0_2_n_2;
  wire line_r_reg_r2_704_767_3_5_n_0;
  wire line_r_reg_r2_704_767_3_5_n_1;
  wire line_r_reg_r2_704_767_3_5_n_2;
  wire line_r_reg_r2_704_767_6_7_n_0;
  wire line_r_reg_r2_704_767_6_7_n_1;
  wire line_r_reg_r2_768_831_0_2_n_0;
  wire line_r_reg_r2_768_831_0_2_n_1;
  wire line_r_reg_r2_768_831_0_2_n_2;
  wire line_r_reg_r2_768_831_3_5_n_0;
  wire line_r_reg_r2_768_831_3_5_n_1;
  wire line_r_reg_r2_768_831_3_5_n_2;
  wire line_r_reg_r2_768_831_6_7_n_0;
  wire line_r_reg_r2_768_831_6_7_n_1;
  wire line_r_reg_r2_832_895_0_2_n_0;
  wire line_r_reg_r2_832_895_0_2_n_1;
  wire line_r_reg_r2_832_895_0_2_n_2;
  wire line_r_reg_r2_832_895_3_5_n_0;
  wire line_r_reg_r2_832_895_3_5_n_1;
  wire line_r_reg_r2_832_895_3_5_n_2;
  wire line_r_reg_r2_832_895_6_7_n_0;
  wire line_r_reg_r2_832_895_6_7_n_1;
  wire line_r_reg_r2_896_959_0_2_n_0;
  wire line_r_reg_r2_896_959_0_2_n_1;
  wire line_r_reg_r2_896_959_0_2_n_2;
  wire line_r_reg_r2_896_959_3_5_n_0;
  wire line_r_reg_r2_896_959_3_5_n_1;
  wire line_r_reg_r2_896_959_3_5_n_2;
  wire line_r_reg_r2_896_959_6_7_n_0;
  wire line_r_reg_r2_896_959_6_7_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_0;
  wire line_r_reg_r2_960_1023_0_2_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_2;
  wire line_r_reg_r2_960_1023_3_5_n_0;
  wire line_r_reg_r2_960_1023_3_5_n_1;
  wire line_r_reg_r2_960_1023_3_5_n_2;
  wire line_r_reg_r2_960_1023_6_7_n_0;
  wire line_r_reg_r2_960_1023_6_7_n_1;
  wire line_r_reg_r3_0_63_0_2_i_1_n_0;
  wire line_r_reg_r3_0_63_0_2_i_2_n_0;
  wire line_r_reg_r3_0_63_0_2_i_3_n_0;
  wire line_r_reg_r3_0_63_0_2_i_4_n_0;
  wire line_r_reg_r3_0_63_0_2_i_5_n_0;
  wire line_r_reg_r3_0_63_0_2_n_0;
  wire line_r_reg_r3_0_63_0_2_n_1;
  wire line_r_reg_r3_0_63_0_2_n_2;
  wire line_r_reg_r3_0_63_3_5_n_0;
  wire line_r_reg_r3_0_63_3_5_n_1;
  wire line_r_reg_r3_0_63_3_5_n_2;
  wire line_r_reg_r3_0_63_6_7_n_0;
  wire line_r_reg_r3_0_63_6_7_n_1;
  wire line_r_reg_r3_128_191_0_2_n_0;
  wire line_r_reg_r3_128_191_0_2_n_1;
  wire line_r_reg_r3_128_191_0_2_n_2;
  wire line_r_reg_r3_128_191_3_5_n_0;
  wire line_r_reg_r3_128_191_3_5_n_1;
  wire line_r_reg_r3_128_191_3_5_n_2;
  wire line_r_reg_r3_128_191_6_7_n_0;
  wire line_r_reg_r3_128_191_6_7_n_1;
  wire line_r_reg_r3_192_255_0_2_n_0;
  wire line_r_reg_r3_192_255_0_2_n_1;
  wire line_r_reg_r3_192_255_0_2_n_2;
  wire line_r_reg_r3_192_255_3_5_n_0;
  wire line_r_reg_r3_192_255_3_5_n_1;
  wire line_r_reg_r3_192_255_3_5_n_2;
  wire line_r_reg_r3_192_255_6_7_n_0;
  wire line_r_reg_r3_192_255_6_7_n_1;
  wire line_r_reg_r3_256_319_0_2_n_0;
  wire line_r_reg_r3_256_319_0_2_n_1;
  wire line_r_reg_r3_256_319_0_2_n_2;
  wire line_r_reg_r3_256_319_3_5_n_0;
  wire line_r_reg_r3_256_319_3_5_n_1;
  wire line_r_reg_r3_256_319_3_5_n_2;
  wire line_r_reg_r3_256_319_6_7_n_0;
  wire line_r_reg_r3_256_319_6_7_n_1;
  wire line_r_reg_r3_320_383_0_2_n_0;
  wire line_r_reg_r3_320_383_0_2_n_1;
  wire line_r_reg_r3_320_383_0_2_n_2;
  wire line_r_reg_r3_320_383_3_5_n_0;
  wire line_r_reg_r3_320_383_3_5_n_1;
  wire line_r_reg_r3_320_383_3_5_n_2;
  wire line_r_reg_r3_320_383_6_7_n_0;
  wire line_r_reg_r3_320_383_6_7_n_1;
  wire line_r_reg_r3_384_447_0_2_n_0;
  wire line_r_reg_r3_384_447_0_2_n_1;
  wire line_r_reg_r3_384_447_0_2_n_2;
  wire line_r_reg_r3_384_447_3_5_n_0;
  wire line_r_reg_r3_384_447_3_5_n_1;
  wire line_r_reg_r3_384_447_3_5_n_2;
  wire line_r_reg_r3_384_447_6_7_n_0;
  wire line_r_reg_r3_384_447_6_7_n_1;
  wire line_r_reg_r3_448_511_0_2_n_0;
  wire line_r_reg_r3_448_511_0_2_n_1;
  wire line_r_reg_r3_448_511_0_2_n_2;
  wire line_r_reg_r3_448_511_3_5_n_0;
  wire line_r_reg_r3_448_511_3_5_n_1;
  wire line_r_reg_r3_448_511_3_5_n_2;
  wire line_r_reg_r3_448_511_6_7_n_0;
  wire line_r_reg_r3_448_511_6_7_n_1;
  wire line_r_reg_r3_512_575_0_2_n_0;
  wire line_r_reg_r3_512_575_0_2_n_1;
  wire line_r_reg_r3_512_575_0_2_n_2;
  wire line_r_reg_r3_512_575_3_5_n_0;
  wire line_r_reg_r3_512_575_3_5_n_1;
  wire line_r_reg_r3_512_575_3_5_n_2;
  wire line_r_reg_r3_512_575_6_7_n_0;
  wire line_r_reg_r3_512_575_6_7_n_1;
  wire line_r_reg_r3_576_639_0_2_n_0;
  wire line_r_reg_r3_576_639_0_2_n_1;
  wire line_r_reg_r3_576_639_0_2_n_2;
  wire line_r_reg_r3_576_639_3_5_n_0;
  wire line_r_reg_r3_576_639_3_5_n_1;
  wire line_r_reg_r3_576_639_3_5_n_2;
  wire line_r_reg_r3_576_639_6_7_n_0;
  wire line_r_reg_r3_576_639_6_7_n_1;
  wire line_r_reg_r3_640_703_0_2_n_0;
  wire line_r_reg_r3_640_703_0_2_n_1;
  wire line_r_reg_r3_640_703_0_2_n_2;
  wire line_r_reg_r3_640_703_3_5_n_0;
  wire line_r_reg_r3_640_703_3_5_n_1;
  wire line_r_reg_r3_640_703_3_5_n_2;
  wire line_r_reg_r3_640_703_6_7_n_0;
  wire line_r_reg_r3_640_703_6_7_n_1;
  wire line_r_reg_r3_64_127_0_2_n_0;
  wire line_r_reg_r3_64_127_0_2_n_1;
  wire line_r_reg_r3_64_127_0_2_n_2;
  wire line_r_reg_r3_64_127_3_5_n_0;
  wire line_r_reg_r3_64_127_3_5_n_1;
  wire line_r_reg_r3_64_127_3_5_n_2;
  wire line_r_reg_r3_64_127_6_7_n_0;
  wire line_r_reg_r3_64_127_6_7_n_1;
  wire line_r_reg_r3_704_767_0_2_n_0;
  wire line_r_reg_r3_704_767_0_2_n_1;
  wire line_r_reg_r3_704_767_0_2_n_2;
  wire line_r_reg_r3_704_767_3_5_n_0;
  wire line_r_reg_r3_704_767_3_5_n_1;
  wire line_r_reg_r3_704_767_3_5_n_2;
  wire line_r_reg_r3_704_767_6_7_n_0;
  wire line_r_reg_r3_704_767_6_7_n_1;
  wire line_r_reg_r3_768_831_0_2_n_0;
  wire line_r_reg_r3_768_831_0_2_n_1;
  wire line_r_reg_r3_768_831_0_2_n_2;
  wire line_r_reg_r3_768_831_3_5_n_0;
  wire line_r_reg_r3_768_831_3_5_n_1;
  wire line_r_reg_r3_768_831_3_5_n_2;
  wire line_r_reg_r3_768_831_6_7_n_0;
  wire line_r_reg_r3_768_831_6_7_n_1;
  wire line_r_reg_r3_832_895_0_2_n_0;
  wire line_r_reg_r3_832_895_0_2_n_1;
  wire line_r_reg_r3_832_895_0_2_n_2;
  wire line_r_reg_r3_832_895_3_5_n_0;
  wire line_r_reg_r3_832_895_3_5_n_1;
  wire line_r_reg_r3_832_895_3_5_n_2;
  wire line_r_reg_r3_832_895_6_7_n_0;
  wire line_r_reg_r3_832_895_6_7_n_1;
  wire line_r_reg_r3_896_959_0_2_n_0;
  wire line_r_reg_r3_896_959_0_2_n_1;
  wire line_r_reg_r3_896_959_0_2_n_2;
  wire line_r_reg_r3_896_959_3_5_n_0;
  wire line_r_reg_r3_896_959_3_5_n_1;
  wire line_r_reg_r3_896_959_3_5_n_2;
  wire line_r_reg_r3_896_959_6_7_n_0;
  wire line_r_reg_r3_896_959_6_7_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_0;
  wire line_r_reg_r3_960_1023_0_2_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_2;
  wire line_r_reg_r3_960_1023_3_5_n_0;
  wire line_r_reg_r3_960_1023_3_5_n_1;
  wire line_r_reg_r3_960_1023_3_5_n_2;
  wire line_r_reg_r3_960_1023_6_7_n_0;
  wire line_r_reg_r3_960_1023_6_7_n_1;
  wire \multiresh_r[3][1]_i_12_n_0 ;
  wire \multiresh_r[3][1]_i_13_n_0 ;
  wire \multiresh_r[3][1]_i_38_n_0 ;
  wire \multiresh_r[3][1]_i_39_n_0 ;
  wire \multiresh_r[3][1]_i_40_n_0 ;
  wire \multiresh_r[3][1]_i_41_n_0 ;
  wire \multiresh_r[3][1]_i_42_n_0 ;
  wire \multiresh_r[3][1]_i_43_n_0 ;
  wire \multiresh_r[3][1]_i_44_n_0 ;
  wire \multiresh_r[3][1]_i_45_n_0 ;
  wire \multiresv_r[1][2]_i_10_n_0 ;
  wire \multiresv_r[1][2]_i_11_n_0 ;
  wire \multiresv_r[1][2]_i_30_n_0 ;
  wire \multiresv_r[1][2]_i_31_n_0 ;
  wire \multiresv_r[1][2]_i_32_n_0 ;
  wire \multiresv_r[1][2]_i_33_n_0 ;
  wire \multiresv_r[1][2]_i_34_n_0 ;
  wire \multiresv_r[1][2]_i_35_n_0 ;
  wire \multiresv_r[1][2]_i_36_n_0 ;
  wire \multiresv_r[1][2]_i_37_n_0 ;
  wire \multiresv_r[1][3]_i_10_n_0 ;
  wire \multiresv_r[1][3]_i_11_n_0 ;
  wire \multiresv_r[1][3]_i_30_n_0 ;
  wire \multiresv_r[1][3]_i_31_n_0 ;
  wire \multiresv_r[1][3]_i_32_n_0 ;
  wire \multiresv_r[1][3]_i_33_n_0 ;
  wire \multiresv_r[1][3]_i_34_0 ;
  wire \multiresv_r[1][3]_i_34_1 ;
  wire \multiresv_r[1][3]_i_34_2 ;
  wire \multiresv_r[1][3]_i_34_n_0 ;
  wire \multiresv_r[1][3]_i_35_n_0 ;
  wire \multiresv_r[1][3]_i_36_n_0 ;
  wire \multiresv_r[1][3]_i_37_n_0 ;
  wire \multiresv_r[1][4]_i_10_n_0 ;
  wire \multiresv_r[1][4]_i_11_n_0 ;
  wire \multiresv_r[1][4]_i_30_n_0 ;
  wire \multiresv_r[1][4]_i_31_n_0 ;
  wire \multiresv_r[1][4]_i_32_n_0 ;
  wire \multiresv_r[1][4]_i_33_n_0 ;
  wire \multiresv_r[1][4]_i_34_n_0 ;
  wire \multiresv_r[1][4]_i_35_n_0 ;
  wire \multiresv_r[1][4]_i_36_n_0 ;
  wire \multiresv_r[1][4]_i_37_n_0 ;
  wire \multiresv_r[1][5]_i_10_n_0 ;
  wire \multiresv_r[1][5]_i_11_n_0 ;
  wire \multiresv_r[1][5]_i_30_n_0 ;
  wire \multiresv_r[1][5]_i_31_n_0 ;
  wire \multiresv_r[1][5]_i_32_n_0 ;
  wire \multiresv_r[1][5]_i_33_n_0 ;
  wire \multiresv_r[1][5]_i_34_n_0 ;
  wire \multiresv_r[1][5]_i_35_n_0 ;
  wire \multiresv_r[1][5]_i_36_n_0 ;
  wire \multiresv_r[1][5]_i_37_n_0 ;
  wire \multiresv_r[1][6]_i_10_n_0 ;
  wire \multiresv_r[1][6]_i_11_n_0 ;
  wire \multiresv_r[1][6]_i_30_n_0 ;
  wire \multiresv_r[1][6]_i_31_n_0 ;
  wire \multiresv_r[1][6]_i_32_n_0 ;
  wire \multiresv_r[1][6]_i_33_n_0 ;
  wire \multiresv_r[1][6]_i_34_0 ;
  wire \multiresv_r[1][6]_i_34_1 ;
  wire \multiresv_r[1][6]_i_34_2 ;
  wire \multiresv_r[1][6]_i_34_n_0 ;
  wire \multiresv_r[1][6]_i_35_n_0 ;
  wire \multiresv_r[1][6]_i_36_n_0 ;
  wire \multiresv_r[1][6]_i_37_n_0 ;
  wire \multiresv_r[1][7]_i_14_n_0 ;
  wire \multiresv_r[1][7]_i_15_n_0 ;
  wire \multiresv_r[1][7]_i_16_n_0 ;
  wire \multiresv_r[1][7]_i_17_n_0 ;
  wire \multiresv_r[1][8]_i_14_0 ;
  wire \multiresv_r[1][8]_i_14_1 ;
  wire \multiresv_r[1][8]_i_14_n_0 ;
  wire \multiresv_r[1][8]_i_15_n_0 ;
  wire \multiresv_r[1][8]_i_16_n_0 ;
  wire \multiresv_r[1][8]_i_17_n_0 ;
  wire \multiresv_r[7][1]_i_14_n_0 ;
  wire \multiresv_r[7][1]_i_15_n_0 ;
  wire \multiresv_r[7][1]_i_16_n_0 ;
  wire \multiresv_r[7][1]_i_17_n_0 ;
  wire \multiresv_r[7][1]_i_18_n_0 ;
  wire \multiresv_r[7][1]_i_19_n_0 ;
  wire \multiresv_r[7][1]_i_20_n_0 ;
  wire \multiresv_r[7][1]_i_21_n_0 ;
  wire \multiresv_r[7][1]_i_6_n_0 ;
  wire \multiresv_r[7][1]_i_7_n_0 ;
  wire \multiresv_r[7][9]_i_4_n_0 ;
  wire \multiresv_r_reg[7][1] ;
  wire \multiresv_r_reg[7][1]_0 ;
  wire \multiresv_r_reg[7][4] ;
  wire \multiresv_r_reg[7][4]_0 ;
  wire \multiresv_r_reg[7][4]_1 ;
  wire \multiresv_r_reg[7][4]_2 ;
  wire \multiresv_r_reg[7][4]_3 ;
  wire \multiresv_r_reg[7][4]_4 ;
  wire \multiresv_r_reg[7][5] ;
  wire \multiresv_r_reg[7][5]_0 ;
  wire \multiresv_r_reg[7][6] ;
  wire \multiresv_r_reg[7][6]_0 ;
  wire \multiresv_r_reg[7][7] ;
  wire \multiresv_r_reg[7][7]_0 ;
  wire \multiresv_r_reg[7][8] ;
  wire \multiresv_r_reg[7][8]_0 ;
  wire [1:0]nr_rdline_r;
  wire [6:0]\nr_rdline_r_reg[1] ;
  wire \nr_rdline_r_reg[1]_0 ;
  wire \nr_rdline_r_reg[1]_1 ;
  wire [7:0]\nr_rdline_r_reg[1]_2 ;
  wire \nr_rdline_r_reg[1]_3 ;
  wire [7:0]\nr_rdline_r_reg[1]_4 ;
  wire \nr_rdline_r_reg[1]_5 ;
  wire \nr_rdline_r_reg[1]_6 ;
  wire [1:0]nr_wrline_r;
  wire [1:0]rdptr_r1_carry_0;
  wire rdptr_r1_carry_1;
  wire rdptr_r1_carry_2;
  wire [2:0]rdptr_r1_carry__0_0;
  wire [1:0]rdptr_r1_carry__0_1;
  wire rdptr_r1_carry__0_2;
  wire rdptr_r1_carry__0_3;
  wire rdptr_r1_carry__0_i_2__2_n_0;
  wire rdptr_r1_carry__0_n_3;
  wire rdptr_r1_carry_i_4__2_n_0;
  wire rdptr_r1_carry_i_6__2_n_0;
  wire rdptr_r1_carry_i_8__2_n_0;
  wire rdptr_r1_carry_n_0;
  wire rdptr_r1_carry_n_1;
  wire rdptr_r1_carry_n_2;
  wire rdptr_r1_carry_n_3;
  wire \rdptr_r[0]_i_1__1_n_0 ;
  wire \rdptr_r[0]_i_2__1_n_0 ;
  wire \rdptr_r[0]_rep_i_1__2_n_0 ;
  wire \rdptr_r[1]_i_1__1_n_0 ;
  wire \rdptr_r[2]_i_1__1_n_0 ;
  wire \rdptr_r[3]_i_1__1_n_0 ;
  wire \rdptr_r[4]_i_1__1_n_0 ;
  wire \rdptr_r[5]_i_1__1_n_0 ;
  wire \rdptr_r[6]_i_1__1_n_0 ;
  wire \rdptr_r[6]_i_2__1_n_0 ;
  wire \rdptr_r[7]_i_1__1_n_0 ;
  wire \rdptr_r[7]_i_2__1_n_0 ;
  wire \rdptr_r[8]_i_1__1_n_0 ;
  wire \rdptr_r[8]_i_2__1_n_0 ;
  wire \rdptr_r[8]_i_3__1_n_0 ;
  wire \rdptr_r[9]_i_1__1_n_0 ;
  wire \rdptr_r[9]_i_2__1_n_0 ;
  wire [0:0]rdptr_r_reg;
  wire [0:0]\rdptr_r_reg[0]_rep_0 ;
  wire \rdptr_r_reg[0]_rep_1 ;
  wire \rdptr_r_reg[0]_rep_n_0 ;
  wire \rdptr_r_reg[2]_0 ;
  wire \rdptr_r_reg[3]_0 ;
  wire \rdptr_r_reg[4]_0 ;
  wire \rdptr_r_reg[5]_0 ;
  wire \rdptr_r_reg[6]_0 ;
  wire \rdptr_r_reg[7]_0 ;
  wire \rdptr_r_reg[7]_1 ;
  wire \rdptr_r_reg[7]_10 ;
  wire \rdptr_r_reg[7]_11 ;
  wire \rdptr_r_reg[7]_12 ;
  wire \rdptr_r_reg[7]_13 ;
  wire \rdptr_r_reg[7]_14 ;
  wire \rdptr_r_reg[7]_15 ;
  wire \rdptr_r_reg[7]_16 ;
  wire \rdptr_r_reg[7]_2 ;
  wire \rdptr_r_reg[7]_3 ;
  wire \rdptr_r_reg[7]_4 ;
  wire \rdptr_r_reg[7]_5 ;
  wire \rdptr_r_reg[7]_6 ;
  wire \rdptr_r_reg[7]_7 ;
  wire \rdptr_r_reg[7]_8 ;
  wire \rdptr_r_reg[7]_9 ;
  wire \rdptr_r_reg[8]_0 ;
  wire \rdptr_r_reg[9]_0 ;
  wire \rdptr_r_reg[9]_1 ;
  wire \rdptr_r_reg[9]_2 ;
  wire \rdptr_r_reg[9]_3 ;
  wire \rdptr_r_reg[9]_4 ;
  wire \rdptr_r_reg[9]_5 ;
  wire \rdptr_r_reg[9]_6 ;
  wire \rdptr_r_reg[9]_7 ;
  wire \rdptr_r_reg[9]_8 ;
  wire [1:1]rdptr_r_reg__0;
  wire rst_i;
  wire rst_n_i;
  wire \sumresh_r_nxt[-1111111104]__1 ;
  wire \sumresh_r_nxt[-1111111104]__1_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_30_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_31_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_32_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_7_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_9_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__2 ;
  wire \sumresh_r_nxt[-1111111104]__2_0 ;
  wire \sumresh_r_nxt[-1111111104]__2_i_3_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1 ;
  wire \sumresh_r_nxt[-1111111105]__1_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_7_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_9_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__2 ;
  wire \sumresh_r_nxt[-1111111105]__2_0 ;
  wire \sumresh_r_nxt[-1111111106]__1 ;
  wire \sumresh_r_nxt[-1111111106]__1_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_14_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_16_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_7_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__2 ;
  wire \sumresh_r_nxt[-1111111106]__2_0 ;
  wire \sumresh_r_nxt[-1111111106]__2_1 ;
  wire \sumresh_r_nxt[-1111111106]__2_2 ;
  wire \sumresh_r_nxt[-1111111106]__2_3 ;
  wire \sumresh_r_nxt[-1111111106]__2_4 ;
  wire \sumresh_r_nxt[-1111111106]__2_5 ;
  wire \sumresh_r_nxt[-1111111106]__2_6 ;
  wire \sumresh_r_nxt[-1111111106]__2_7 ;
  wire \sumresh_r_nxt[-1111111106]__2_8 ;
  wire \sumresh_r_nxt[-1111111107]__1 ;
  wire \sumresh_r_nxt[-1111111107]__1_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_14_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_16_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_7_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1 ;
  wire \sumresh_r_nxt[-1111111108]__1_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_14_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_16_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_7_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1 ;
  wire \sumresh_r_nxt[-1111111109]__1_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_14_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_16_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_7_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1 ;
  wire \sumresh_r_nxt[-1111111110]__1_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_14_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_16_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_7_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2 ;
  wire \sumresh_r_nxt[-1111111111]__2_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_14_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_16_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_7_n_0 ;
  wire \sumresv_r[-1111111104]_i_22_n_0 ;
  wire \sumresv_r[-1111111104]_i_23_n_0 ;
  wire \sumresv_r[-1111111104]_i_24_n_0 ;
  wire [7:0]\sumresv_r[-1111111104]_i_25_0 ;
  wire \sumresv_r[-1111111104]_i_25_n_0 ;
  wire \sumresv_r[-1111111105]_i_22_n_0 ;
  wire \sumresv_r[-1111111105]_i_23_n_0 ;
  wire \sumresv_r[-1111111105]_i_24_n_0 ;
  wire \sumresv_r[-1111111105]_i_25_n_0 ;
  wire \sumresv_r[-1111111106]_i_22_n_0 ;
  wire \sumresv_r[-1111111106]_i_23_n_0 ;
  wire \sumresv_r[-1111111106]_i_24_n_0 ;
  wire \sumresv_r[-1111111106]_i_25_n_0 ;
  wire \sumresv_r[-1111111107]_i_22_n_0 ;
  wire \sumresv_r[-1111111107]_i_23_n_0 ;
  wire \sumresv_r[-1111111107]_i_24_n_0 ;
  wire \sumresv_r[-1111111107]_i_25_n_0 ;
  wire \sumresv_r[-1111111108]_i_22_n_0 ;
  wire \sumresv_r[-1111111108]_i_23_n_0 ;
  wire \sumresv_r[-1111111108]_i_24_n_0 ;
  wire \sumresv_r[-1111111108]_i_25_n_0 ;
  wire \sumresv_r[-1111111109]_i_22_n_0 ;
  wire \sumresv_r[-1111111109]_i_23_n_0 ;
  wire \sumresv_r[-1111111109]_i_24_n_0 ;
  wire \sumresv_r[-1111111109]_i_25_n_0 ;
  wire \sumresv_r[-1111111110]_i_22_n_0 ;
  wire \sumresv_r[-1111111110]_i_23_n_0 ;
  wire \sumresv_r[-1111111110]_i_24_n_0 ;
  wire \sumresv_r[-1111111110]_i_25_n_0 ;
  wire \sumresv_r_nxt[-1111111103]_i_2_n_0 ;
  wire \sumresv_r_nxt[-1111111111] ;
  wire \sumresv_r_nxt[-1111111111]_0 ;
  wire \sumresv_r_reg[-1111111104]_i_10_n_0 ;
  wire \sumresv_r_reg[-1111111104]_i_11_n_0 ;
  wire \sumresv_r_reg[-1111111105]_i_10_n_0 ;
  wire \sumresv_r_reg[-1111111105]_i_11_n_0 ;
  wire \sumresv_r_reg[-1111111106]_i_10_n_0 ;
  wire \sumresv_r_reg[-1111111106]_i_11_n_0 ;
  wire \sumresv_r_reg[-1111111107]_i_10_n_0 ;
  wire \sumresv_r_reg[-1111111107]_i_11_n_0 ;
  wire \sumresv_r_reg[-1111111108]_i_10_n_0 ;
  wire \sumresv_r_reg[-1111111108]_i_11_n_0 ;
  wire \sumresv_r_reg[-1111111109]_i_10_n_0 ;
  wire \sumresv_r_reg[-1111111109]_i_11_n_0 ;
  wire \sumresv_r_reg[-1111111110]_i_10_n_0 ;
  wire \sumresv_r_reg[-1111111110]_i_11_n_0 ;
  wire wrptr_r1_carry_0;
  wire wrptr_r1_carry_1;
  wire [2:0]wrptr_r1_carry__0_0;
  wire [1:0]wrptr_r1_carry__0_1;
  wire wrptr_r1_carry__0_2;
  wire wrptr_r1_carry__0_3;
  wire wrptr_r1_carry__0_i_2_n_0;
  wire wrptr_r1_carry__0_n_3;
  wire wrptr_r1_carry_i_4_n_0;
  wire wrptr_r1_carry_i_6_n_0;
  wire wrptr_r1_carry_i_8_n_0;
  wire wrptr_r1_carry_n_0;
  wire wrptr_r1_carry_n_1;
  wire wrptr_r1_carry_n_2;
  wire wrptr_r1_carry_n_3;
  wire \wrptr_r[0]_i_1_n_0 ;
  wire \wrptr_r[1]_i_1_n_0 ;
  wire \wrptr_r[2]_i_1_n_0 ;
  wire \wrptr_r[3]_i_1_n_0 ;
  wire \wrptr_r[4]_i_1_n_0 ;
  wire \wrptr_r[5]_i_1_n_0 ;
  wire \wrptr_r[5]_i_2_n_0 ;
  wire \wrptr_r[6]_i_1_n_0 ;
  wire \wrptr_r[7]_i_1_n_0 ;
  wire \wrptr_r[8]_i_1_n_0 ;
  wire \wrptr_r[9]_i_1__2_n_0 ;
  wire \wrptr_r[9]_i_2_n_0 ;
  wire \wrptr_r[9]_i_3_n_0 ;
  wire [0:0]\wrptr_r_reg[0]_0 ;
  wire \wrptr_r_reg_n_0_[0] ;
  wire \wrptr_r_reg_n_0_[1] ;
  wire NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_rdptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_wrptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry__0_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_0_63_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_0_2_n_0),
        .DOB(line_r_reg_r1_0_63_0_2_n_1),
        .DOC(line_r_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_r_reg_r1_0_63_0_2_i_1
       (.I0(\wrptr_r[9]_i_1__2_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_0_63_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_3_5_n_0),
        .DOB(line_r_reg_r1_0_63_3_5_n_1),
        .DOC(line_r_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_0_63_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_6_7_n_0),
        .DOB(line_r_reg_r1_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_128_191_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_0_2_n_0),
        .DOB(line_r_reg_r1_128_191_0_2_n_1),
        .DOC(line_r_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_128_191_0_2_i_1
       (.I0(\wrptr_r[9]_i_1__2_n_0 ),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[5]),
        .O(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_128_191_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_3_5_n_0),
        .DOB(line_r_reg_r1_128_191_3_5_n_1),
        .DOC(line_r_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_128_191_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_6_7_n_0),
        .DOB(line_r_reg_r1_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_192_255_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_0_2_n_0),
        .DOB(line_r_reg_r1_192_255_0_2_n_1),
        .DOC(line_r_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_192_255_0_2_i_1
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(\wrptr_r[9]_i_1__2_n_0 ),
        .O(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_192_255_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_3_5_n_0),
        .DOB(line_r_reg_r1_192_255_3_5_n_1),
        .DOC(line_r_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_192_255_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_6_7_n_0),
        .DOB(line_r_reg_r1_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_256_319_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_0_2_n_0),
        .DOB(line_r_reg_r1_256_319_0_2_n_1),
        .DOC(line_r_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_256_319_0_2_i_1
       (.I0(\wrptr_r[9]_i_1__2_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_256_319_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_3_5_n_0),
        .DOB(line_r_reg_r1_256_319_3_5_n_1),
        .DOC(line_r_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_256_319_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_6_7_n_0),
        .DOB(line_r_reg_r1_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_320_383_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_0_2_n_0),
        .DOB(line_r_reg_r1_320_383_0_2_n_1),
        .DOC(line_r_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_320_383_0_2_i_1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1__2_n_0 ),
        .O(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_320_383_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_3_5_n_0),
        .DOB(line_r_reg_r1_320_383_3_5_n_1),
        .DOC(line_r_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_320_383_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_6_7_n_0),
        .DOB(line_r_reg_r1_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_384_447_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_0_2_n_0),
        .DOB(line_r_reg_r1_384_447_0_2_n_1),
        .DOC(line_r_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_384_447_0_2_i_1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__2_n_0 ),
        .O(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_384_447_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_3_5_n_0),
        .DOB(line_r_reg_r1_384_447_3_5_n_1),
        .DOC(line_r_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_384_447_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_6_7_n_0),
        .DOB(line_r_reg_r1_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_448_511_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_0_2_n_0),
        .DOB(line_r_reg_r1_448_511_0_2_n_1),
        .DOC(line_r_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_448_511_0_2_i_1
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__2_n_0 ),
        .I4(Q[6]),
        .O(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_448_511_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_3_5_n_0),
        .DOB(line_r_reg_r1_448_511_3_5_n_1),
        .DOC(line_r_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_448_511_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_6_7_n_0),
        .DOB(line_r_reg_r1_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_512_575_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_0_2_n_0),
        .DOB(line_r_reg_r1_512_575_0_2_n_1),
        .DOC(line_r_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_512_575_0_2_i_1
       (.I0(\wrptr_r[9]_i_1__2_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_512_575_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_3_5_n_0),
        .DOB(line_r_reg_r1_512_575_3_5_n_1),
        .DOC(line_r_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_512_575_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_6_7_n_0),
        .DOB(line_r_reg_r1_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_576_639_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_0_2_n_0),
        .DOB(line_r_reg_r1_576_639_0_2_n_1),
        .DOC(line_r_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_576_639_0_2_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1__2_n_0 ),
        .O(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_576_639_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_3_5_n_0),
        .DOB(line_r_reg_r1_576_639_3_5_n_1),
        .DOC(line_r_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_576_639_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_6_7_n_0),
        .DOB(line_r_reg_r1_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_640_703_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_0_2_n_0),
        .DOB(line_r_reg_r1_640_703_0_2_n_1),
        .DOC(line_r_reg_r1_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_640_703_0_2_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__2_n_0 ),
        .O(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_640_703_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_3_5_n_0),
        .DOB(line_r_reg_r1_640_703_3_5_n_1),
        .DOC(line_r_reg_r1_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_640_703_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_6_7_n_0),
        .DOB(line_r_reg_r1_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_64_127_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_0_2_n_0),
        .DOB(line_r_reg_r1_64_127_0_2_n_1),
        .DOC(line_r_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_64_127_0_2_i_1
       (.I0(\wrptr_r[9]_i_1__2_n_0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[4]),
        .O(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_64_127_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_3_5_n_0),
        .DOB(line_r_reg_r1_64_127_3_5_n_1),
        .DOC(line_r_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_64_127_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_6_7_n_0),
        .DOB(line_r_reg_r1_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_704_767_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_0_2_n_0),
        .DOB(line_r_reg_r1_704_767_0_2_n_1),
        .DOC(line_r_reg_r1_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_704_767_0_2_i_1
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__2_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_704_767_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_3_5_n_0),
        .DOB(line_r_reg_r1_704_767_3_5_n_1),
        .DOC(line_r_reg_r1_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_704_767_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_6_7_n_0),
        .DOB(line_r_reg_r1_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_768_831_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_0_2_n_0),
        .DOB(line_r_reg_r1_768_831_0_2_n_1),
        .DOC(line_r_reg_r1_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_768_831_0_2_i_1
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__2_n_0 ),
        .O(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_768_831_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_3_5_n_0),
        .DOB(line_r_reg_r1_768_831_3_5_n_1),
        .DOC(line_r_reg_r1_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_768_831_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_6_7_n_0),
        .DOB(line_r_reg_r1_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_832_895_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_0_2_n_0),
        .DOB(line_r_reg_r1_832_895_0_2_n_1),
        .DOC(line_r_reg_r1_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_832_895_0_2_i_1
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__2_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_832_895_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_3_5_n_0),
        .DOB(line_r_reg_r1_832_895_3_5_n_1),
        .DOC(line_r_reg_r1_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_832_895_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_6_7_n_0),
        .DOB(line_r_reg_r1_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_896_959_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_0_2_n_0),
        .DOB(line_r_reg_r1_896_959_0_2_n_1),
        .DOC(line_r_reg_r1_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_896_959_0_2_i_1
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\wrptr_r[9]_i_1__2_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_896_959_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_3_5_n_0),
        .DOB(line_r_reg_r1_896_959_3_5_n_1),
        .DOC(line_r_reg_r1_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_896_959_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_6_7_n_0),
        .DOB(line_r_reg_r1_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_960_1023_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_0_2_n_0),
        .DOB(line_r_reg_r1_960_1023_0_2_n_1),
        .DOC(line_r_reg_r1_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    line_r_reg_r1_960_1023_0_2_i_1
       (.I0(\wrptr_r[9]_i_1__2_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_960_1023_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_3_5_n_0),
        .DOB(line_r_reg_r1_960_1023_3_5_n_1),
        .DOC(line_r_reg_r1_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_960_1023_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_6_7_n_0),
        .DOB(line_r_reg_r1_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_0_63_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_0_2_n_0),
        .DOB(line_r_reg_r2_0_63_0_2_n_1),
        .DOC(line_r_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_r_reg_r2_0_63_0_2_i_1__1
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r_reg),
        .I3(\rdptr_r_reg[2]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r2_0_63_0_2_i_2__1
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r2_0_63_0_2_i_3__1
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_3__1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r2_0_63_0_2_i_4__1
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r2_0_63_0_2_i_5__1
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .O(line_r_reg_r2_0_63_0_2_i_5__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r2_0_63_0_2_i_6__1
       (.I0(rdptr_r_reg),
        .O(line_r_reg_r2_0_63_0_2_i_6__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_0_63_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_3_5_n_0),
        .DOB(line_r_reg_r2_0_63_3_5_n_1),
        .DOC(line_r_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_0_63_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_6_7_n_0),
        .DOB(line_r_reg_r2_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_128_191_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_0_2_n_0),
        .DOB(line_r_reg_r2_128_191_0_2_n_1),
        .DOC(line_r_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_128_191_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_3_5_n_0),
        .DOB(line_r_reg_r2_128_191_3_5_n_1),
        .DOC(line_r_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_128_191_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_6_7_n_0),
        .DOB(line_r_reg_r2_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_192_255_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_0_2_n_0),
        .DOB(line_r_reg_r2_192_255_0_2_n_1),
        .DOC(line_r_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_192_255_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_3_5_n_0),
        .DOB(line_r_reg_r2_192_255_3_5_n_1),
        .DOC(line_r_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_192_255_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_6_7_n_0),
        .DOB(line_r_reg_r2_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_256_319_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_0_2_n_0),
        .DOB(line_r_reg_r2_256_319_0_2_n_1),
        .DOC(line_r_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_256_319_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_3_5_n_0),
        .DOB(line_r_reg_r2_256_319_3_5_n_1),
        .DOC(line_r_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_256_319_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_6_7_n_0),
        .DOB(line_r_reg_r2_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_320_383_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_0_2_n_0),
        .DOB(line_r_reg_r2_320_383_0_2_n_1),
        .DOC(line_r_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_320_383_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_3_5_n_0),
        .DOB(line_r_reg_r2_320_383_3_5_n_1),
        .DOC(line_r_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_320_383_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_6_7_n_0),
        .DOB(line_r_reg_r2_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_384_447_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_0_2_n_0),
        .DOB(line_r_reg_r2_384_447_0_2_n_1),
        .DOC(line_r_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_384_447_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_3_5_n_0),
        .DOB(line_r_reg_r2_384_447_3_5_n_1),
        .DOC(line_r_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_384_447_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_6_7_n_0),
        .DOB(line_r_reg_r2_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_448_511_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_0_2_n_0),
        .DOB(line_r_reg_r2_448_511_0_2_n_1),
        .DOC(line_r_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_448_511_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_3_5_n_0),
        .DOB(line_r_reg_r2_448_511_3_5_n_1),
        .DOC(line_r_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_448_511_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_6_7_n_0),
        .DOB(line_r_reg_r2_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_512_575_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_0_2_n_0),
        .DOB(line_r_reg_r2_512_575_0_2_n_1),
        .DOC(line_r_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_512_575_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_3_5_n_0),
        .DOB(line_r_reg_r2_512_575_3_5_n_1),
        .DOC(line_r_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_512_575_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_6_7_n_0),
        .DOB(line_r_reg_r2_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_576_639_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_0_2_n_0),
        .DOB(line_r_reg_r2_576_639_0_2_n_1),
        .DOC(line_r_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_576_639_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_3_5_n_0),
        .DOB(line_r_reg_r2_576_639_3_5_n_1),
        .DOC(line_r_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_576_639_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_6_7_n_0),
        .DOB(line_r_reg_r2_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_640_703_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_0_2_n_0),
        .DOB(line_r_reg_r2_640_703_0_2_n_1),
        .DOC(line_r_reg_r2_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_640_703_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_3_5_n_0),
        .DOB(line_r_reg_r2_640_703_3_5_n_1),
        .DOC(line_r_reg_r2_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_640_703_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_6_7_n_0),
        .DOB(line_r_reg_r2_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_64_127_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_0_2_n_0),
        .DOB(line_r_reg_r2_64_127_0_2_n_1),
        .DOC(line_r_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_64_127_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_3_5_n_0),
        .DOB(line_r_reg_r2_64_127_3_5_n_1),
        .DOC(line_r_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_64_127_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_6_7_n_0),
        .DOB(line_r_reg_r2_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_704_767_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_0_2_n_0),
        .DOB(line_r_reg_r2_704_767_0_2_n_1),
        .DOC(line_r_reg_r2_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_704_767_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_3_5_n_0),
        .DOB(line_r_reg_r2_704_767_3_5_n_1),
        .DOC(line_r_reg_r2_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_704_767_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_6_7_n_0),
        .DOB(line_r_reg_r2_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_768_831_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_0_2_n_0),
        .DOB(line_r_reg_r2_768_831_0_2_n_1),
        .DOC(line_r_reg_r2_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_768_831_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_3_5_n_0),
        .DOB(line_r_reg_r2_768_831_3_5_n_1),
        .DOC(line_r_reg_r2_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_768_831_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_6_7_n_0),
        .DOB(line_r_reg_r2_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_832_895_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_0_2_n_0),
        .DOB(line_r_reg_r2_832_895_0_2_n_1),
        .DOC(line_r_reg_r2_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_832_895_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_3_5_n_0),
        .DOB(line_r_reg_r2_832_895_3_5_n_1),
        .DOC(line_r_reg_r2_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_832_895_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_6_7_n_0),
        .DOB(line_r_reg_r2_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_896_959_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_0_2_n_0),
        .DOB(line_r_reg_r2_896_959_0_2_n_1),
        .DOC(line_r_reg_r2_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_896_959_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_3_5_n_0),
        .DOB(line_r_reg_r2_896_959_3_5_n_1),
        .DOC(line_r_reg_r2_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_896_959_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_6_7_n_0),
        .DOB(line_r_reg_r2_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_960_1023_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_0_2_n_0),
        .DOB(line_r_reg_r2_960_1023_0_2_n_1),
        .DOC(line_r_reg_r2_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_960_1023_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_3_5_n_0),
        .DOB(line_r_reg_r2_960_1023_3_5_n_1),
        .DOC(line_r_reg_r2_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_960_1023_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_6_7_n_0),
        .DOB(line_r_reg_r2_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_0_63_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_0_2_n_0),
        .DOB(line_r_reg_r3_0_63_0_2_n_1),
        .DOC(line_r_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r3_0_63_0_2_i_1
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r3_0_63_0_2_i_2
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[3]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r3_0_63_0_2_i_3
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(\rdptr_r_reg[3]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r3_0_63_0_2_i_4
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r3_0_63_0_2_i_5
       (.I0(rdptr_r_reg__0),
        .O(line_r_reg_r3_0_63_0_2_i_5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_0_63_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_3_5_n_0),
        .DOB(line_r_reg_r3_0_63_3_5_n_1),
        .DOC(line_r_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_0_63_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_6_7_n_0),
        .DOB(line_r_reg_r3_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_128_191_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_0_2_n_0),
        .DOB(line_r_reg_r3_128_191_0_2_n_1),
        .DOC(line_r_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_128_191_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_3_5_n_0),
        .DOB(line_r_reg_r3_128_191_3_5_n_1),
        .DOC(line_r_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_128_191_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_6_7_n_0),
        .DOB(line_r_reg_r3_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_192_255_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_0_2_n_0),
        .DOB(line_r_reg_r3_192_255_0_2_n_1),
        .DOC(line_r_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_192_255_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_3_5_n_0),
        .DOB(line_r_reg_r3_192_255_3_5_n_1),
        .DOC(line_r_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_192_255_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_6_7_n_0),
        .DOB(line_r_reg_r3_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_256_319_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_0_2_n_0),
        .DOB(line_r_reg_r3_256_319_0_2_n_1),
        .DOC(line_r_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_256_319_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_3_5_n_0),
        .DOB(line_r_reg_r3_256_319_3_5_n_1),
        .DOC(line_r_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_256_319_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_6_7_n_0),
        .DOB(line_r_reg_r3_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_320_383_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_0_2_n_0),
        .DOB(line_r_reg_r3_320_383_0_2_n_1),
        .DOC(line_r_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_320_383_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_3_5_n_0),
        .DOB(line_r_reg_r3_320_383_3_5_n_1),
        .DOC(line_r_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_320_383_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_6_7_n_0),
        .DOB(line_r_reg_r3_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_384_447_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_0_2_n_0),
        .DOB(line_r_reg_r3_384_447_0_2_n_1),
        .DOC(line_r_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_384_447_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_3_5_n_0),
        .DOB(line_r_reg_r3_384_447_3_5_n_1),
        .DOC(line_r_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_384_447_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_6_7_n_0),
        .DOB(line_r_reg_r3_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_448_511_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_0_2_n_0),
        .DOB(line_r_reg_r3_448_511_0_2_n_1),
        .DOC(line_r_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_448_511_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_3_5_n_0),
        .DOB(line_r_reg_r3_448_511_3_5_n_1),
        .DOC(line_r_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_448_511_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_6_7_n_0),
        .DOB(line_r_reg_r3_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_512_575_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_0_2_n_0),
        .DOB(line_r_reg_r3_512_575_0_2_n_1),
        .DOC(line_r_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_512_575_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_3_5_n_0),
        .DOB(line_r_reg_r3_512_575_3_5_n_1),
        .DOC(line_r_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_512_575_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_6_7_n_0),
        .DOB(line_r_reg_r3_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_576_639_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_0_2_n_0),
        .DOB(line_r_reg_r3_576_639_0_2_n_1),
        .DOC(line_r_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_576_639_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_3_5_n_0),
        .DOB(line_r_reg_r3_576_639_3_5_n_1),
        .DOC(line_r_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_576_639_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_6_7_n_0),
        .DOB(line_r_reg_r3_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_640_703_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_0_2_n_0),
        .DOB(line_r_reg_r3_640_703_0_2_n_1),
        .DOC(line_r_reg_r3_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_640_703_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_3_5_n_0),
        .DOB(line_r_reg_r3_640_703_3_5_n_1),
        .DOC(line_r_reg_r3_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_640_703_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_6_7_n_0),
        .DOB(line_r_reg_r3_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_64_127_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_0_2_n_0),
        .DOB(line_r_reg_r3_64_127_0_2_n_1),
        .DOC(line_r_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_64_127_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_3_5_n_0),
        .DOB(line_r_reg_r3_64_127_3_5_n_1),
        .DOC(line_r_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_64_127_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_6_7_n_0),
        .DOB(line_r_reg_r3_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_704_767_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_0_2_n_0),
        .DOB(line_r_reg_r3_704_767_0_2_n_1),
        .DOC(line_r_reg_r3_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_704_767_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_3_5_n_0),
        .DOB(line_r_reg_r3_704_767_3_5_n_1),
        .DOC(line_r_reg_r3_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_704_767_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_6_7_n_0),
        .DOB(line_r_reg_r3_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_768_831_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_0_2_n_0),
        .DOB(line_r_reg_r3_768_831_0_2_n_1),
        .DOC(line_r_reg_r3_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_768_831_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_3_5_n_0),
        .DOB(line_r_reg_r3_768_831_3_5_n_1),
        .DOC(line_r_reg_r3_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_768_831_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_6_7_n_0),
        .DOB(line_r_reg_r3_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_832_895_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_0_2_n_0),
        .DOB(line_r_reg_r3_832_895_0_2_n_1),
        .DOC(line_r_reg_r3_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_832_895_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_3_5_n_0),
        .DOB(line_r_reg_r3_832_895_3_5_n_1),
        .DOC(line_r_reg_r3_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_832_895_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_6_7_n_0),
        .DOB(line_r_reg_r3_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_896_959_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_0_2_n_0),
        .DOB(line_r_reg_r3_896_959_0_2_n_1),
        .DOC(line_r_reg_r3_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_896_959_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_3_5_n_0),
        .DOB(line_r_reg_r3_896_959_3_5_n_1),
        .DOC(line_r_reg_r3_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_896_959_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_6_7_n_0),
        .DOB(line_r_reg_r3_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_960_1023_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_0_2_n_0),
        .DOB(line_r_reg_r3_960_1023_0_2_n_1),
        .DOC(line_r_reg_r3_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_960_1023_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_3_5_n_0),
        .DOB(line_r_reg_r3_960_1023_3_5_n_1),
        .DOC(line_r_reg_r3_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_960_1023_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_6_7_n_0),
        .DOB(line_r_reg_r3_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_12 
       (.I0(\multiresh_r[3][1]_i_38_n_0 ),
        .I1(\multiresh_r[3][1]_i_39_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\multiresh_r[3][1]_i_40_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\multiresh_r[3][1]_i_41_n_0 ),
        .O(\multiresh_r[3][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_13 
       (.I0(\multiresh_r[3][1]_i_42_n_0 ),
        .I1(\multiresh_r[3][1]_i_43_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\multiresh_r[3][1]_i_44_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\multiresh_r[3][1]_i_45_n_0 ),
        .O(\multiresh_r[3][1]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_38 
       (.I0(line_r_reg_r3_448_511_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_0),
        .O(\multiresh_r[3][1]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_39 
       (.I0(line_r_reg_r3_320_383_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_0),
        .O(\multiresh_r[3][1]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_40 
       (.I0(line_r_reg_r3_192_255_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_0),
        .O(\multiresh_r[3][1]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_41 
       (.I0(line_r_reg_r3_64_127_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_0),
        .O(\multiresh_r[3][1]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_42 
       (.I0(line_r_reg_r3_960_1023_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_0),
        .O(\multiresh_r[3][1]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_43 
       (.I0(line_r_reg_r3_832_895_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_0),
        .O(\multiresh_r[3][1]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_44 
       (.I0(line_r_reg_r3_704_767_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_0),
        .O(\multiresh_r[3][1]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_45 
       (.I0(line_r_reg_r3_576_639_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_0),
        .O(\multiresh_r[3][1]_i_45_n_0 ));
  MUXF7 \multiresh_r_reg[3][1]_i_5 
       (.I0(\multiresh_r[3][1]_i_12_n_0 ),
        .I1(\multiresh_r[3][1]_i_13_n_0 ),
        .O(\rdptr_r_reg[7]_9 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_10 
       (.I0(\multiresv_r[1][2]_i_30_n_0 ),
        .I1(\multiresv_r[1][2]_i_31_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][2]_i_32_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][2]_i_33_n_0 ),
        .O(\multiresv_r[1][2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_11 
       (.I0(\multiresv_r[1][2]_i_34_n_0 ),
        .I1(\multiresv_r[1][2]_i_35_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][2]_i_36_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][2]_i_37_n_0 ),
        .O(\multiresv_r[1][2]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_30 
       (.I0(line_r_reg_r2_448_511_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_1),
        .O(\multiresv_r[1][2]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_31 
       (.I0(line_r_reg_r2_320_383_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_1),
        .O(\multiresv_r[1][2]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_32 
       (.I0(line_r_reg_r2_192_255_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_1),
        .O(\multiresv_r[1][2]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_33 
       (.I0(line_r_reg_r2_64_127_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_1),
        .O(\multiresv_r[1][2]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_34 
       (.I0(line_r_reg_r2_960_1023_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_1),
        .O(\multiresv_r[1][2]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_35 
       (.I0(line_r_reg_r2_832_895_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_1),
        .O(\multiresv_r[1][2]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_36 
       (.I0(line_r_reg_r2_704_767_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_1),
        .O(\multiresv_r[1][2]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_37 
       (.I0(line_r_reg_r2_576_639_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_1),
        .O(\multiresv_r[1][2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_10 
       (.I0(\multiresv_r[1][3]_i_30_n_0 ),
        .I1(\multiresv_r[1][3]_i_31_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][3]_i_32_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][3]_i_33_n_0 ),
        .O(\multiresv_r[1][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_11 
       (.I0(\multiresv_r[1][3]_i_34_n_0 ),
        .I1(\multiresv_r[1][3]_i_35_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][3]_i_36_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][3]_i_37_n_0 ),
        .O(\multiresv_r[1][3]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_30 
       (.I0(line_r_reg_r2_448_511_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_2),
        .O(\multiresv_r[1][3]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_31 
       (.I0(line_r_reg_r2_320_383_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_2),
        .O(\multiresv_r[1][3]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_32 
       (.I0(line_r_reg_r2_192_255_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_2),
        .O(\multiresv_r[1][3]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_33 
       (.I0(line_r_reg_r2_64_127_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_2),
        .O(\multiresv_r[1][3]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_34 
       (.I0(line_r_reg_r2_960_1023_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_2),
        .O(\multiresv_r[1][3]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_35 
       (.I0(line_r_reg_r2_832_895_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_2),
        .O(\multiresv_r[1][3]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_36 
       (.I0(line_r_reg_r2_704_767_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_2),
        .O(\multiresv_r[1][3]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_37 
       (.I0(line_r_reg_r2_576_639_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_2),
        .O(\multiresv_r[1][3]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_10 
       (.I0(\multiresv_r[1][4]_i_30_n_0 ),
        .I1(\multiresv_r[1][4]_i_31_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][4]_i_32_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][4]_i_33_n_0 ),
        .O(\multiresv_r[1][4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_11 
       (.I0(\multiresv_r[1][4]_i_34_n_0 ),
        .I1(\multiresv_r[1][4]_i_35_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][4]_i_36_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][4]_i_37_n_0 ),
        .O(\multiresv_r[1][4]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_30 
       (.I0(line_r_reg_r2_448_511_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_0),
        .O(\multiresv_r[1][4]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_31 
       (.I0(line_r_reg_r2_320_383_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_0),
        .O(\multiresv_r[1][4]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_32 
       (.I0(line_r_reg_r2_192_255_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_0),
        .O(\multiresv_r[1][4]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_33 
       (.I0(line_r_reg_r2_64_127_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_0),
        .O(\multiresv_r[1][4]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_34 
       (.I0(line_r_reg_r2_960_1023_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_0),
        .O(\multiresv_r[1][4]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_35 
       (.I0(line_r_reg_r2_832_895_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_0),
        .O(\multiresv_r[1][4]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_36 
       (.I0(line_r_reg_r2_704_767_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_0),
        .O(\multiresv_r[1][4]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_37 
       (.I0(line_r_reg_r2_576_639_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_0),
        .O(\multiresv_r[1][4]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_10 
       (.I0(\multiresv_r[1][5]_i_30_n_0 ),
        .I1(\multiresv_r[1][5]_i_31_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][5]_i_32_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][5]_i_33_n_0 ),
        .O(\multiresv_r[1][5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_11 
       (.I0(\multiresv_r[1][5]_i_34_n_0 ),
        .I1(\multiresv_r[1][5]_i_35_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][5]_i_36_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][5]_i_37_n_0 ),
        .O(\multiresv_r[1][5]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_30 
       (.I0(line_r_reg_r2_448_511_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_1),
        .O(\multiresv_r[1][5]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_31 
       (.I0(line_r_reg_r2_320_383_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_1),
        .O(\multiresv_r[1][5]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_32 
       (.I0(line_r_reg_r2_192_255_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_1),
        .O(\multiresv_r[1][5]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_33 
       (.I0(line_r_reg_r2_64_127_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_1),
        .O(\multiresv_r[1][5]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_34 
       (.I0(line_r_reg_r2_960_1023_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_1),
        .O(\multiresv_r[1][5]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_35 
       (.I0(line_r_reg_r2_832_895_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_1),
        .O(\multiresv_r[1][5]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_36 
       (.I0(line_r_reg_r2_704_767_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_1),
        .O(\multiresv_r[1][5]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_37 
       (.I0(line_r_reg_r2_576_639_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_1),
        .O(\multiresv_r[1][5]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_10 
       (.I0(\multiresv_r[1][6]_i_30_n_0 ),
        .I1(\multiresv_r[1][6]_i_31_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][6]_i_32_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][6]_i_33_n_0 ),
        .O(\multiresv_r[1][6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_11 
       (.I0(\multiresv_r[1][6]_i_34_n_0 ),
        .I1(\multiresv_r[1][6]_i_35_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][6]_i_36_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][6]_i_37_n_0 ),
        .O(\multiresv_r[1][6]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_30 
       (.I0(line_r_reg_r2_448_511_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_2),
        .O(\multiresv_r[1][6]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_31 
       (.I0(line_r_reg_r2_320_383_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_2),
        .O(\multiresv_r[1][6]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_32 
       (.I0(line_r_reg_r2_192_255_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_2),
        .O(\multiresv_r[1][6]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_33 
       (.I0(line_r_reg_r2_64_127_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_2),
        .O(\multiresv_r[1][6]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_34 
       (.I0(line_r_reg_r2_960_1023_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_2),
        .O(\multiresv_r[1][6]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_35 
       (.I0(line_r_reg_r2_832_895_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_2),
        .O(\multiresv_r[1][6]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_36 
       (.I0(line_r_reg_r2_704_767_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_2),
        .O(\multiresv_r[1][6]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_37 
       (.I0(line_r_reg_r2_576_639_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_2),
        .O(\multiresv_r[1][6]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_14 
       (.I0(line_r_reg_r2_960_1023_6_7_n_0),
        .I1(line_r_reg_r2_896_959_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_0),
        .O(\multiresv_r[1][7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_15 
       (.I0(line_r_reg_r2_704_767_6_7_n_0),
        .I1(line_r_reg_r2_640_703_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_0),
        .O(\multiresv_r[1][7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_16 
       (.I0(line_r_reg_r2_448_511_6_7_n_0),
        .I1(line_r_reg_r2_384_447_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_0),
        .O(\multiresv_r[1][7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_17 
       (.I0(line_r_reg_r2_192_255_6_7_n_0),
        .I1(line_r_reg_r2_128_191_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_0),
        .O(\multiresv_r[1][7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_4 
       (.I0(\multiresv_r[1][7]_i_14_n_0 ),
        .I1(\multiresv_r[1][7]_i_15_n_0 ),
        .I2(\rdptr_r[9]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][7]_i_16_n_0 ),
        .I4(\rdptr_r[8]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][7]_i_17_n_0 ),
        .O(\rdptr_r_reg[7]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_14 
       (.I0(line_r_reg_r2_960_1023_6_7_n_1),
        .I1(line_r_reg_r2_896_959_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_1),
        .O(\multiresv_r[1][8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_15 
       (.I0(line_r_reg_r2_704_767_6_7_n_1),
        .I1(line_r_reg_r2_640_703_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_1),
        .O(\multiresv_r[1][8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_16 
       (.I0(line_r_reg_r2_448_511_6_7_n_1),
        .I1(line_r_reg_r2_384_447_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_1),
        .O(\multiresv_r[1][8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_17 
       (.I0(line_r_reg_r2_192_255_6_7_n_1),
        .I1(line_r_reg_r2_128_191_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_1),
        .O(\multiresv_r[1][8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_4 
       (.I0(\multiresv_r[1][8]_i_14_n_0 ),
        .I1(\multiresv_r[1][8]_i_15_n_0 ),
        .I2(\rdptr_r[9]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][8]_i_16_n_0 ),
        .I4(\rdptr_r[8]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][8]_i_17_n_0 ),
        .O(\rdptr_r_reg[7]_8 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][1]_i_1 
       (.I0(\rdptr_r_reg[7]_1 ),
        .I1(\multiresv_r_reg[7][1] ),
        .I2(\multiresv_r_reg[7][1]_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[0]),
        .O(\nr_rdline_r_reg[1]_3 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_14 
       (.I0(line_r_reg_r2_448_511_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_0),
        .O(\multiresv_r[7][1]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_15 
       (.I0(line_r_reg_r2_320_383_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_0),
        .O(\multiresv_r[7][1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_16 
       (.I0(line_r_reg_r2_192_255_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_0),
        .O(\multiresv_r[7][1]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_17 
       (.I0(line_r_reg_r2_64_127_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_0),
        .O(\multiresv_r[7][1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_18 
       (.I0(line_r_reg_r2_960_1023_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_0),
        .O(\multiresv_r[7][1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_19 
       (.I0(line_r_reg_r2_832_895_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_0),
        .O(\multiresv_r[7][1]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_20 
       (.I0(line_r_reg_r2_704_767_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_0),
        .O(\multiresv_r[7][1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_21 
       (.I0(line_r_reg_r2_576_639_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_0),
        .O(\multiresv_r[7][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_6 
       (.I0(\multiresv_r[7][1]_i_14_n_0 ),
        .I1(\multiresv_r[7][1]_i_15_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[7][1]_i_16_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[7][1]_i_17_n_0 ),
        .O(\multiresv_r[7][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_7 
       (.I0(\multiresv_r[7][1]_i_18_n_0 ),
        .I1(\multiresv_r[7][1]_i_19_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[7][1]_i_20_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[7][1]_i_21_n_0 ),
        .O(\multiresv_r[7][1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \multiresv_r[7][2]_i_1 
       (.I0(\nr_rdline_r_reg[1]_3 ),
        .I1(data_o__0[57]),
        .O(\nr_rdline_r_reg[1]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \multiresv_r[7][3]_i_1 
       (.I0(\nr_rdline_r_reg[1]_3 ),
        .I1(data_o__0[57]),
        .I2(data_o__0[58]),
        .O(\nr_rdline_r_reg[1]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \multiresv_r[7][4]_i_1 
       (.I0(data_o__0[57]),
        .I1(\nr_rdline_r_reg[1]_3 ),
        .I2(data_o__0[58]),
        .I3(data_o__0[59]),
        .O(\nr_rdline_r_reg[1]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \multiresv_r[7][5]_i_1 
       (.I0(data_o__0[58]),
        .I1(\nr_rdline_r_reg[1]_3 ),
        .I2(data_o__0[57]),
        .I3(data_o__0[59]),
        .I4(data_o__0[60]),
        .O(\nr_rdline_r_reg[1]_2 [3]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \multiresv_r[7][6]_i_1 
       (.I0(data_o__0[59]),
        .I1(data_o__0[57]),
        .I2(\nr_rdline_r_reg[1]_3 ),
        .I3(data_o__0[58]),
        .I4(data_o__0[60]),
        .I5(data_o__0[61]),
        .O(\nr_rdline_r_reg[1]_2 [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][6]_i_2 
       (.I0(\rdptr_r_reg[7]_4 ),
        .I1(\multiresv_r_reg[7][4]_3 ),
        .I2(\multiresv_r_reg[7][4]_4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[3]),
        .O(data_o__0[59]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][6]_i_3 
       (.I0(\rdptr_r_reg[7]_2 ),
        .I1(\multiresv_r_reg[7][4] ),
        .I2(\multiresv_r_reg[7][4]_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[1]),
        .O(data_o__0[57]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][6]_i_4 
       (.I0(\rdptr_r_reg[7]_3 ),
        .I1(\multiresv_r_reg[7][4]_1 ),
        .I2(\multiresv_r_reg[7][4]_2 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[2]),
        .O(data_o__0[58]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][6]_i_5 
       (.I0(\rdptr_r_reg[7]_5 ),
        .I1(\multiresv_r_reg[7][5] ),
        .I2(\multiresv_r_reg[7][5]_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[4]),
        .O(data_o__0[60]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][6]_i_6 
       (.I0(\rdptr_r_reg[7]_6 ),
        .I1(\multiresv_r_reg[7][6] ),
        .I2(\multiresv_r_reg[7][6]_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[5]),
        .O(data_o__0[61]));
  LUT2 #(
    .INIT(4'h9)) 
    \multiresv_r[7][7]_i_1 
       (.I0(\multiresv_r[7][9]_i_4_n_0 ),
        .I1(data_o__0[62]),
        .O(\nr_rdline_r_reg[1]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \multiresv_r[7][8]_i_1 
       (.I0(data_o__0[62]),
        .I1(\multiresv_r[7][9]_i_4_n_0 ),
        .I2(data_o__0[63]),
        .O(\nr_rdline_r_reg[1]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \multiresv_r[7][9]_i_1 
       (.I0(data_o__0[63]),
        .I1(data_o__0[62]),
        .I2(\multiresv_r[7][9]_i_4_n_0 ),
        .O(\nr_rdline_r_reg[1]_2 [7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][9]_i_2 
       (.I0(\rdptr_r_reg[7]_8 ),
        .I1(\multiresv_r_reg[7][8] ),
        .I2(\multiresv_r_reg[7][8]_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[7]),
        .O(data_o__0[63]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][9]_i_3 
       (.I0(\rdptr_r_reg[7]_7 ),
        .I1(\multiresv_r_reg[7][7] ),
        .I2(\multiresv_r_reg[7][7]_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[6]),
        .O(data_o__0[62]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \multiresv_r[7][9]_i_4 
       (.I0(data_o__0[60]),
        .I1(data_o__0[58]),
        .I2(\nr_rdline_r_reg[1]_3 ),
        .I3(data_o__0[57]),
        .I4(data_o__0[59]),
        .I5(data_o__0[61]),
        .O(\multiresv_r[7][9]_i_4_n_0 ));
  MUXF7 \multiresv_r_reg[1][2]_i_4 
       (.I0(\multiresv_r[1][2]_i_10_n_0 ),
        .I1(\multiresv_r[1][2]_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_2 ),
        .S(\rdptr_r[9]_i_2__1_n_0 ));
  MUXF7 \multiresv_r_reg[1][3]_i_4 
       (.I0(\multiresv_r[1][3]_i_10_n_0 ),
        .I1(\multiresv_r[1][3]_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_3 ),
        .S(\rdptr_r[9]_i_2__1_n_0 ));
  MUXF7 \multiresv_r_reg[1][4]_i_4 
       (.I0(\multiresv_r[1][4]_i_10_n_0 ),
        .I1(\multiresv_r[1][4]_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_4 ),
        .S(\rdptr_r[9]_i_2__1_n_0 ));
  MUXF7 \multiresv_r_reg[1][5]_i_4 
       (.I0(\multiresv_r[1][5]_i_10_n_0 ),
        .I1(\multiresv_r[1][5]_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_5 ),
        .S(\rdptr_r[9]_i_2__1_n_0 ));
  MUXF7 \multiresv_r_reg[1][6]_i_4 
       (.I0(\multiresv_r[1][6]_i_10_n_0 ),
        .I1(\multiresv_r[1][6]_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_6 ),
        .S(\rdptr_r[9]_i_2__1_n_0 ));
  MUXF7 \multiresv_r_reg[7][1]_i_2 
       (.I0(\multiresv_r[7][1]_i_6_n_0 ),
        .I1(\multiresv_r[7][1]_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_1 ),
        .S(\rdptr_r[9]_i_2__1_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry
       (.CI(1'b0),
        .CO({rdptr_r1_carry_n_0,rdptr_r1_carry_n_1,rdptr_r1_carry_n_2,rdptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({rdptr_r1_carry__0_0,rdptr_r1_carry_i_4__2_n_0}),
        .O(NLW_rdptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({rdptr_r1_carry__0_1[1],rdptr_r1_carry_i_6__2_n_0,rdptr_r1_carry__0_1[0],rdptr_r1_carry_i_8__2_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry__0
       (.CI(rdptr_r1_carry_n_0),
        .CO({NLW_rdptr_r1_carry__0_CO_UNCONNECTED[3:1],rdptr_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rdptr_r_reg[0]_rep_0 }),
        .O(NLW_rdptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,rdptr_r1_carry__0_i_2__2_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry__0_i_2__2
       (.I0(\rdptr_r_reg[8]_0 ),
        .I1(rdptr_r1_carry__0_2),
        .I2(\rdptr_r_reg[9]_0 ),
        .I3(rdptr_r1_carry__0_3),
        .O(rdptr_r1_carry__0_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hCB80)) 
    rdptr_r1_carry_i_4__2
       (.I0(rdptr_r_reg),
        .I1(rdptr_r1_carry_0[0]),
        .I2(rdptr_r1_carry_0[1]),
        .I3(rdptr_r_reg__0),
        .O(rdptr_r1_carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry_i_6__2
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(rdptr_r1_carry_1),
        .I2(\rdptr_r_reg[5]_0 ),
        .I3(rdptr_r1_carry_2),
        .O(rdptr_r1_carry_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h1842)) 
    rdptr_r1_carry_i_8__2
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(rdptr_r1_carry_i_8__2_n_0));
  LUT3 #(
    .INIT(8'hA8)) 
    \rdptr_r[0]_i_1__1 
       (.I0(\rdptr_r_reg[0]_rep_1 ),
        .I1(nr_rdline_r[0]),
        .I2(nr_rdline_r[1]),
        .O(\rdptr_r[0]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_i_2__1 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[0]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_rep_i_1__2 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[0]_rep_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \rdptr_r[1]_i_1__1 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \rdptr_r[2]_i_1__1 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \rdptr_r[3]_i_1__1 
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \rdptr_r[4]_i_1__1 
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[5]_i_1__1 
       (.I0(line_r_reg_r2_0_63_0_2_i_1__1_n_0),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[6]_i_1__1 
       (.I0(\rdptr_r[6]_i_2__1_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rdptr_r[6]_i_2__1 
       (.I0(\rdptr_r[8]_i_3__1_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .O(\rdptr_r[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[7]_i_1__1 
       (.I0(\rdptr_r[7]_i_2__1_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rdptr_r[7]_i_2__1 
       (.I0(\rdptr_r[8]_i_3__1_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .O(\rdptr_r[7]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[8]_i_1__1 
       (.I0(\rdptr_r[8]_i_2__1_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rdptr_r[8]_i_2__1 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .O(\rdptr_r[8]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rdptr_r[8]_i_3__1 
       (.I0(\rdptr_r_reg[5]_0 ),
        .I1(\rdptr_r_reg[3]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(rdptr_r_reg),
        .I4(\rdptr_r_reg[2]_0 ),
        .I5(\rdptr_r_reg[4]_0 ),
        .O(\rdptr_r[8]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[9]_i_1__1 
       (.I0(\rdptr_r[9]_i_2__1_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[9]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rdptr_r[9]_i_2__1 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .I4(\rdptr_r_reg[9]_0 ),
        .O(\rdptr_r[9]_i_2__1_n_0 ));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[0]_i_2__1_n_0 ),
        .Q(rdptr_r_reg));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0]_rep 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[0]_rep_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[0]_rep_n_0 ));
  FDCE \rdptr_r_reg[1] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[1]_i_1__1_n_0 ),
        .Q(rdptr_r_reg__0));
  FDCE \rdptr_r_reg[2] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[2]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[2]_0 ));
  FDCE \rdptr_r_reg[3] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[3]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[3]_0 ));
  FDCE \rdptr_r_reg[4] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[4]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[4]_0 ));
  FDCE \rdptr_r_reg[5] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[5]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[5]_0 ));
  FDCE \rdptr_r_reg[6] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[6]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[6]_0 ));
  FDCE \rdptr_r_reg[7] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[7]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[7]_0 ));
  FDCE \rdptr_r_reg[8] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[8]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[8]_0 ));
  FDCE \rdptr_r_reg[9] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[9]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \sumresh_r_nxt[-1111111103]__1_i_1 
       (.I0(data_o__0[71]),
        .I1(data_o__0[70]),
        .I2(\sumresh_r_nxt[-1111111104]__2_i_3_n_0 ),
        .O(\nr_rdline_r_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111104]__1_i_1 
       (.I0(\rdptr_r_reg[7]_16 ),
        .I1(\sumresh_r_nxt[-1111111104]__1 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[7]),
        .O(data_o[5]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sumresh_r_nxt[-1111111104]__1_i_10 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_32_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_11 
       (.I0(line_r_reg_r3_192_255_6_7_n_1),
        .I1(line_r_reg_r3_128_191_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_64_127_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_0_63_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_2 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_7_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ),
        .I3(\sumresh_r_nxt[-1111111104]__1_i_9_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I5(\sumresh_r_nxt[-1111111104]__1_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sumresh_r_nxt[-1111111104]__1_i_30 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_32_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_31 
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .I5(\rdptr_r_reg[6]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_32 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r_reg[4]_0 ),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(rdptr_r_reg__0),
        .I4(\rdptr_r_reg[3]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_6 
       (.I0(line_r_reg_r3_960_1023_6_7_n_1),
        .I1(line_r_reg_r3_896_959_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_832_895_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_768_831_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_7 
       (.I0(line_r_reg_r3_704_767_6_7_n_1),
        .I1(line_r_reg_r3_640_703_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_576_639_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_512_575_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \sumresh_r_nxt[-1111111104]__1_i_8 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_32_n_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .I3(\rdptr_r_reg[9]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_9 
       (.I0(line_r_reg_r3_448_511_6_7_n_1),
        .I1(line_r_reg_r3_384_447_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_320_383_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_256_319_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \sumresh_r_nxt[-1111111104]__2_i_1 
       (.I0(data_o__0[70]),
        .I1(\sumresh_r_nxt[-1111111104]__2_i_3_n_0 ),
        .I2(data_o__0[71]),
        .O(\nr_rdline_r_reg[1] [6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111104]__2_i_2 
       (.I0(\rdptr_r_reg[9]_7 ),
        .I1(\sumresh_r_nxt[-1111111105]__2 ),
        .I2(\sumresh_r_nxt[-1111111105]__2_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[6]),
        .O(data_o__0[70]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sumresh_r_nxt[-1111111104]__2_i_3 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[65]),
        .I2(data_o__0[68]),
        .I3(data_o__0[66]),
        .I4(data_o__0[67]),
        .I5(data_o__0[69]),
        .O(\sumresh_r_nxt[-1111111104]__2_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111104]__2_i_4 
       (.I0(\rdptr_r_reg[9]_8 ),
        .I1(\sumresh_r_nxt[-1111111104]__2 ),
        .I2(\sumresh_r_nxt[-1111111104]__2_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[7]),
        .O(data_o__0[71]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111105]__1_i_1 
       (.I0(\rdptr_r_reg[7]_15 ),
        .I1(\sumresh_r_nxt[-1111111105]__1 ),
        .I2(\sumresh_r_nxt[-1111111105]__1_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[6]),
        .O(data_o[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_2 
       (.I0(\sumresh_r_nxt[-1111111105]__1_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111105]__1_i_7_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ),
        .I3(\sumresh_r_nxt[-1111111105]__1_i_8_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I5(\sumresh_r_nxt[-1111111105]__1_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_6 
       (.I0(line_r_reg_r3_960_1023_6_7_n_0),
        .I1(line_r_reg_r3_896_959_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_832_895_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_768_831_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_7 
       (.I0(line_r_reg_r3_704_767_6_7_n_0),
        .I1(line_r_reg_r3_640_703_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_576_639_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_512_575_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_8 
       (.I0(line_r_reg_r3_448_511_6_7_n_0),
        .I1(line_r_reg_r3_384_447_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_320_383_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_256_319_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_9 
       (.I0(line_r_reg_r3_192_255_6_7_n_0),
        .I1(line_r_reg_r3_128_191_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_64_127_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_0_63_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sumresh_r_nxt[-1111111105]__2_i_1 
       (.I0(\sumresh_r_nxt[-1111111104]__2_i_3_n_0 ),
        .I1(data_o__0[70]),
        .O(\nr_rdline_r_reg[1] [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111106]__1_i_1 
       (.I0(\rdptr_r_reg[7]_14 ),
        .I1(\sumresh_r_nxt[-1111111106]__1 ),
        .I2(\sumresh_r_nxt[-1111111106]__1_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[5]),
        .O(data_o[3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_14 
       (.I0(line_r_reg_r3_448_511_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_15 
       (.I0(line_r_reg_r3_320_383_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_16 
       (.I0(line_r_reg_r3_192_255_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_17 
       (.I0(line_r_reg_r3_64_127_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_18 
       (.I0(line_r_reg_r3_960_1023_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_19 
       (.I0(line_r_reg_r3_832_895_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_19_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111106]__1_i_2 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_14 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_20 
       (.I0(line_r_reg_r3_704_767_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_21 
       (.I0(line_r_reg_r3_576_639_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_6 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_14_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_15_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_16_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_17_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_7 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_19_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_20_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_21_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sumresh_r_nxt[-1111111106]__2_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[65]),
        .I2(data_o__0[67]),
        .I3(data_o__0[66]),
        .I4(data_o__0[68]),
        .I5(data_o__0[69]),
        .O(\nr_rdline_r_reg[1] [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111106]__2_i_2 
       (.I0(\rdptr_r_reg[9]_2 ),
        .I1(\sumresh_r_nxt[-1111111106]__2 ),
        .I2(\sumresh_r_nxt[-1111111106]__2_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[1]),
        .O(data_o__0[65]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111106]__2_i_3 
       (.I0(\rdptr_r_reg[9]_4 ),
        .I1(\sumresh_r_nxt[-1111111106]__2_3 ),
        .I2(\sumresh_r_nxt[-1111111106]__2_4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[3]),
        .O(data_o__0[67]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111106]__2_i_4 
       (.I0(\rdptr_r_reg[9]_3 ),
        .I1(\sumresh_r_nxt[-1111111106]__2_1 ),
        .I2(\sumresh_r_nxt[-1111111106]__2_2 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[2]),
        .O(data_o__0[66]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111106]__2_i_5 
       (.I0(\rdptr_r_reg[9]_5 ),
        .I1(\sumresh_r_nxt[-1111111106]__2_5 ),
        .I2(\sumresh_r_nxt[-1111111106]__2_6 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[4]),
        .O(data_o__0[68]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111106]__2_i_6 
       (.I0(\rdptr_r_reg[9]_6 ),
        .I1(\sumresh_r_nxt[-1111111106]__2_7 ),
        .I2(\sumresh_r_nxt[-1111111106]__2_8 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[5]),
        .O(data_o__0[69]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111107]__1_i_1 
       (.I0(\rdptr_r_reg[7]_13 ),
        .I1(\sumresh_r_nxt[-1111111107]__1 ),
        .I2(\sumresh_r_nxt[-1111111107]__1_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[4]),
        .O(data_o[2]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_14 
       (.I0(line_r_reg_r3_448_511_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_15 
       (.I0(line_r_reg_r3_320_383_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_16 
       (.I0(line_r_reg_r3_192_255_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_17 
       (.I0(line_r_reg_r3_64_127_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_18 
       (.I0(line_r_reg_r3_960_1023_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_19 
       (.I0(line_r_reg_r3_832_895_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_19_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111107]__1_i_2 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_13 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_20 
       (.I0(line_r_reg_r3_704_767_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_21 
       (.I0(line_r_reg_r3_576_639_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_6 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_14_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_15_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_16_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_17_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_7 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_19_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_20_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_21_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sumresh_r_nxt[-1111111107]__2_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[65]),
        .I2(data_o__0[66]),
        .I3(data_o__0[67]),
        .I4(data_o__0[68]),
        .O(\nr_rdline_r_reg[1] [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111108]__1_i_1 
       (.I0(\rdptr_r_reg[7]_12 ),
        .I1(\sumresh_r_nxt[-1111111108]__1 ),
        .I2(\sumresh_r_nxt[-1111111108]__1_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[3]),
        .O(data_o[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_14 
       (.I0(line_r_reg_r3_448_511_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_15 
       (.I0(line_r_reg_r3_320_383_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_16 
       (.I0(line_r_reg_r3_192_255_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_17 
       (.I0(line_r_reg_r3_64_127_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_18 
       (.I0(line_r_reg_r3_960_1023_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_19 
       (.I0(line_r_reg_r3_832_895_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_19_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111108]__1_i_2 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_12 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_20 
       (.I0(line_r_reg_r3_704_767_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_21 
       (.I0(line_r_reg_r3_576_639_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_6 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_14_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_15_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_16_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_17_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_7 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_19_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_20_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_21_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sumresh_r_nxt[-1111111108]__2_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[65]),
        .I2(data_o__0[66]),
        .I3(data_o__0[67]),
        .O(\nr_rdline_r_reg[1] [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111109]__1_i_1 
       (.I0(\rdptr_r_reg[7]_11 ),
        .I1(\sumresh_r_nxt[-1111111109]__1 ),
        .I2(\sumresh_r_nxt[-1111111109]__1_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[2]),
        .O(data_o[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_14 
       (.I0(line_r_reg_r3_448_511_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_15 
       (.I0(line_r_reg_r3_320_383_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_16 
       (.I0(line_r_reg_r3_192_255_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_17 
       (.I0(line_r_reg_r3_64_127_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_18 
       (.I0(line_r_reg_r3_960_1023_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_19 
       (.I0(line_r_reg_r3_832_895_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_19_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111109]__1_i_2 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_11 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_20 
       (.I0(line_r_reg_r3_704_767_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_21 
       (.I0(line_r_reg_r3_576_639_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_6 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_14_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_15_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_16_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_17_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_7 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_19_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_20_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_21_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sumresh_r_nxt[-1111111109]__2_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[65]),
        .I2(data_o__0[66]),
        .O(\nr_rdline_r_reg[1] [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111110]__1_i_1 
       (.I0(\rdptr_r_reg[7]_10 ),
        .I1(\sumresh_r_nxt[-1111111110]__1 ),
        .I2(\sumresh_r_nxt[-1111111110]__1_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[1]),
        .O(\nr_rdline_r_reg[1]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_14 
       (.I0(line_r_reg_r3_448_511_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_15 
       (.I0(line_r_reg_r3_320_383_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_16 
       (.I0(line_r_reg_r3_192_255_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_17 
       (.I0(line_r_reg_r3_64_127_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_18 
       (.I0(line_r_reg_r3_960_1023_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_19 
       (.I0(line_r_reg_r3_832_895_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_19_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111110]__1_i_2 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_10 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_20 
       (.I0(line_r_reg_r3_704_767_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_21 
       (.I0(line_r_reg_r3_576_639_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_6 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_14_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_15_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_16_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_17_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_7 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_19_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_20_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_21_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sumresh_r_nxt[-1111111110]__2_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[65]),
        .O(\nr_rdline_r_reg[1] [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111111]__2_i_1 
       (.I0(\rdptr_r_reg[9]_1 ),
        .I1(\sumresh_r_nxt[-1111111111]__2 ),
        .I2(\sumresh_r_nxt[-1111111111]__2_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[0]),
        .O(\nr_rdline_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_14 
       (.I0(line_r_reg_r1_192_255_0_2_n_0),
        .I1(line_r_reg_r1_128_191_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_15 
       (.I0(line_r_reg_r1_448_511_0_2_n_0),
        .I1(line_r_reg_r1_384_447_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_16 
       (.I0(line_r_reg_r1_704_767_0_2_n_0),
        .I1(line_r_reg_r1_640_703_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_17 
       (.I0(line_r_reg_r1_960_1023_0_2_n_0),
        .I1(line_r_reg_r1_896_959_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_17_n_0 ));
  MUXF8 \sumresh_r_nxt[-1111111111]__2_i_2 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_1 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_6 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_14_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_15_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_7 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_16_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_17_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_22 
       (.I0(line_r_reg_r1_192_255_6_7_n_1),
        .I1(line_r_reg_r1_128_191_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_23 
       (.I0(line_r_reg_r1_448_511_6_7_n_1),
        .I1(line_r_reg_r1_384_447_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_24 
       (.I0(line_r_reg_r1_704_767_6_7_n_1),
        .I1(line_r_reg_r1_640_703_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_25 
       (.I0(line_r_reg_r1_960_1023_6_7_n_1),
        .I1(line_r_reg_r1_896_959_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_22 
       (.I0(line_r_reg_r1_192_255_6_7_n_0),
        .I1(line_r_reg_r1_128_191_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_23 
       (.I0(line_r_reg_r1_448_511_6_7_n_0),
        .I1(line_r_reg_r1_384_447_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_24 
       (.I0(line_r_reg_r1_704_767_6_7_n_0),
        .I1(line_r_reg_r1_640_703_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_25 
       (.I0(line_r_reg_r1_960_1023_6_7_n_0),
        .I1(line_r_reg_r1_896_959_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_22 
       (.I0(line_r_reg_r1_192_255_3_5_n_2),
        .I1(line_r_reg_r1_128_191_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_23 
       (.I0(line_r_reg_r1_448_511_3_5_n_2),
        .I1(line_r_reg_r1_384_447_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_24 
       (.I0(line_r_reg_r1_704_767_3_5_n_2),
        .I1(line_r_reg_r1_640_703_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_25 
       (.I0(line_r_reg_r1_960_1023_3_5_n_2),
        .I1(line_r_reg_r1_896_959_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_22 
       (.I0(line_r_reg_r1_192_255_3_5_n_1),
        .I1(line_r_reg_r1_128_191_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_23 
       (.I0(line_r_reg_r1_448_511_3_5_n_1),
        .I1(line_r_reg_r1_384_447_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_24 
       (.I0(line_r_reg_r1_704_767_3_5_n_1),
        .I1(line_r_reg_r1_640_703_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_25 
       (.I0(line_r_reg_r1_960_1023_3_5_n_1),
        .I1(line_r_reg_r1_896_959_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_22 
       (.I0(line_r_reg_r1_192_255_3_5_n_0),
        .I1(line_r_reg_r1_128_191_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_23 
       (.I0(line_r_reg_r1_448_511_3_5_n_0),
        .I1(line_r_reg_r1_384_447_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_24 
       (.I0(line_r_reg_r1_704_767_3_5_n_0),
        .I1(line_r_reg_r1_640_703_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_25 
       (.I0(line_r_reg_r1_960_1023_3_5_n_0),
        .I1(line_r_reg_r1_896_959_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_22 
       (.I0(line_r_reg_r1_192_255_0_2_n_2),
        .I1(line_r_reg_r1_128_191_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_23 
       (.I0(line_r_reg_r1_448_511_0_2_n_2),
        .I1(line_r_reg_r1_384_447_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_24 
       (.I0(line_r_reg_r1_704_767_0_2_n_2),
        .I1(line_r_reg_r1_640_703_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_25 
       (.I0(line_r_reg_r1_960_1023_0_2_n_2),
        .I1(line_r_reg_r1_896_959_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_22 
       (.I0(line_r_reg_r1_192_255_0_2_n_1),
        .I1(line_r_reg_r1_128_191_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_23 
       (.I0(line_r_reg_r1_448_511_0_2_n_1),
        .I1(line_r_reg_r1_384_447_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_24 
       (.I0(line_r_reg_r1_704_767_0_2_n_1),
        .I1(line_r_reg_r1_640_703_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_25 
       (.I0(line_r_reg_r1_960_1023_0_2_n_1),
        .I1(line_r_reg_r1_896_959_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \sumresv_r_nxt[-1111111103]_i_1 
       (.I0(data_o[5]),
        .I1(data_o[4]),
        .I2(\sumresv_r_nxt[-1111111103]_i_2_n_0 ),
        .O(\nr_rdline_r_reg[1]_4 [7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sumresv_r_nxt[-1111111103]_i_2 
       (.I0(data_o[2]),
        .I1(data_o[0]),
        .I2(\nr_rdline_r_reg[1]_5 ),
        .I3(\nr_rdline_r_reg[1]_6 ),
        .I4(data_o[1]),
        .I5(data_o[3]),
        .O(\sumresv_r_nxt[-1111111103]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \sumresv_r_nxt[-1111111104]_i_1 
       (.I0(data_o[4]),
        .I1(\sumresv_r_nxt[-1111111103]_i_2_n_0 ),
        .I2(data_o[5]),
        .O(\nr_rdline_r_reg[1]_4 [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \sumresv_r_nxt[-1111111105]_i_1 
       (.I0(\sumresv_r_nxt[-1111111103]_i_2_n_0 ),
        .I1(data_o[4]),
        .O(\nr_rdline_r_reg[1]_4 [5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sumresv_r_nxt[-1111111106]_i_1 
       (.I0(data_o[1]),
        .I1(\nr_rdline_r_reg[1]_6 ),
        .I2(\nr_rdline_r_reg[1]_5 ),
        .I3(data_o[0]),
        .I4(data_o[2]),
        .I5(data_o[3]),
        .O(\nr_rdline_r_reg[1]_4 [4]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sumresv_r_nxt[-1111111107]_i_1 
       (.I0(data_o[0]),
        .I1(\nr_rdline_r_reg[1]_5 ),
        .I2(\nr_rdline_r_reg[1]_6 ),
        .I3(data_o[1]),
        .I4(data_o[2]),
        .O(\nr_rdline_r_reg[1]_4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sumresv_r_nxt[-1111111108]_i_1 
       (.I0(\nr_rdline_r_reg[1]_6 ),
        .I1(\nr_rdline_r_reg[1]_5 ),
        .I2(data_o[0]),
        .I3(data_o[1]),
        .O(\nr_rdline_r_reg[1]_4 [2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sumresv_r_nxt[-1111111109]_i_1 
       (.I0(\nr_rdline_r_reg[1]_5 ),
        .I1(\nr_rdline_r_reg[1]_6 ),
        .I2(data_o[0]),
        .O(\nr_rdline_r_reg[1]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sumresv_r_nxt[-1111111110]_i_1 
       (.I0(\nr_rdline_r_reg[1]_5 ),
        .I1(\nr_rdline_r_reg[1]_6 ),
        .O(\nr_rdline_r_reg[1]_4 [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r_nxt[-1111111111]_i_1 
       (.I0(\rdptr_r_reg[7]_9 ),
        .I1(\sumresv_r_nxt[-1111111111] ),
        .I2(\sumresv_r_nxt[-1111111111]_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[0]),
        .O(\nr_rdline_r_reg[1]_5 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_10 
       (.I0(\sumresv_r[-1111111104]_i_22_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_23_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_11 
       (.I0(\sumresv_r[-1111111104]_i_24_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_25_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111104]_i_4 
       (.I0(\sumresv_r_reg[-1111111104]_i_10_n_0 ),
        .I1(\sumresv_r_reg[-1111111104]_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_8 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_10 
       (.I0(\sumresv_r[-1111111105]_i_22_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_23_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_11 
       (.I0(\sumresv_r[-1111111105]_i_24_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_25_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111105]_i_4 
       (.I0(\sumresv_r_reg[-1111111105]_i_10_n_0 ),
        .I1(\sumresv_r_reg[-1111111105]_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_7 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_10 
       (.I0(\sumresv_r[-1111111106]_i_22_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_23_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_11 
       (.I0(\sumresv_r[-1111111106]_i_24_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_25_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111106]_i_4 
       (.I0(\sumresv_r_reg[-1111111106]_i_10_n_0 ),
        .I1(\sumresv_r_reg[-1111111106]_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_6 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_10 
       (.I0(\sumresv_r[-1111111107]_i_22_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_23_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_11 
       (.I0(\sumresv_r[-1111111107]_i_24_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_25_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111107]_i_4 
       (.I0(\sumresv_r_reg[-1111111107]_i_10_n_0 ),
        .I1(\sumresv_r_reg[-1111111107]_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_5 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_10 
       (.I0(\sumresv_r[-1111111108]_i_22_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_23_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_11 
       (.I0(\sumresv_r[-1111111108]_i_24_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_25_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111108]_i_4 
       (.I0(\sumresv_r_reg[-1111111108]_i_10_n_0 ),
        .I1(\sumresv_r_reg[-1111111108]_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_4 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_10 
       (.I0(\sumresv_r[-1111111109]_i_22_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_23_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_11 
       (.I0(\sumresv_r[-1111111109]_i_24_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_25_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111109]_i_4 
       (.I0(\sumresv_r_reg[-1111111109]_i_10_n_0 ),
        .I1(\sumresv_r_reg[-1111111109]_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_3 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_10 
       (.I0(\sumresv_r[-1111111110]_i_22_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_23_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_11 
       (.I0(\sumresv_r[-1111111110]_i_24_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_25_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111110]_i_4 
       (.I0(\sumresv_r_reg[-1111111110]_i_10_n_0 ),
        .I1(\sumresv_r_reg[-1111111110]_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_2 ),
        .S(\rdptr_r_reg[9]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_linepixel_counter_r[9]_i_2 
       (.I0(rst_n_i),
        .O(rst_i));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry
       (.CI(1'b0),
        .CO({wrptr_r1_carry_n_0,wrptr_r1_carry_n_1,wrptr_r1_carry_n_2,wrptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({wrptr_r1_carry__0_0,wrptr_r1_carry_i_4_n_0}),
        .O(NLW_wrptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({wrptr_r1_carry__0_1[1],wrptr_r1_carry_i_6_n_0,wrptr_r1_carry__0_1[0],wrptr_r1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry__0
       (.CI(wrptr_r1_carry_n_0),
        .CO({NLW_wrptr_r1_carry__0_CO_UNCONNECTED[3:1],wrptr_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\wrptr_r_reg[0]_0 }),
        .O(NLW_wrptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,wrptr_r1_carry__0_i_2_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry__0_i_2
       (.I0(Q[6]),
        .I1(wrptr_r1_carry__0_2),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_3),
        .O(wrptr_r1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h8CE0)) 
    wrptr_r1_carry_i_4
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry_i_6
       (.I0(Q[2]),
        .I1(wrptr_r1_carry_0),
        .I2(Q[3]),
        .I3(wrptr_r1_carry_1),
        .O(wrptr_r1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h4218)) 
    wrptr_r1_carry_i_8
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wrptr_r[0]_i_1 
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[1]_i_1 
       (.I0(\wrptr_r_reg_n_0_[1] ),
        .I1(\wrptr_r_reg_n_0_[0] ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[2]_i_1 
       (.I0(Q[0]),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(\wrptr_r_reg_n_0_[1] ),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\wrptr_r_reg_n_0_[1] ),
        .I3(\wrptr_r_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[5]_i_1 
       (.I0(Q[3]),
        .I1(\wrptr_r[5]_i_2_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \wrptr_r[5]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(\wrptr_r_reg_n_0_[1] ),
        .I4(Q[1]),
        .O(\wrptr_r[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[6]_i_1 
       (.I0(Q[4]),
        .I1(\wrptr_r[9]_i_3_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[7]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\wrptr_r[9]_i_3_n_0 ),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[8]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\wrptr_r[9]_i_3_n_0 ),
        .I3(Q[4]),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \wrptr_r[9]_i_1__2 
       (.I0(graydata_valid),
        .I1(nr_wrline_r[0]),
        .I2(nr_wrline_r[1]),
        .O(\wrptr_r[9]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[9]_i_2 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_3_n_0 ),
        .I4(Q[5]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wrptr_r[9]_i_3 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\wrptr_r_reg_n_0_[1] ),
        .I3(\wrptr_r_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\wrptr_r[9]_i_3_n_0 ));
  FDCE \wrptr_r_reg[0] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[0]_i_1_n_0 ),
        .Q(\wrptr_r_reg_n_0_[0] ));
  FDCE \wrptr_r_reg[1] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[1]_i_1_n_0 ),
        .Q(\wrptr_r_reg_n_0_[1] ));
  FDCE \wrptr_r_reg[2] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[2]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \wrptr_r_reg[3] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[3]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \wrptr_r_reg[4] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[4]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \wrptr_r_reg[5] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[5]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \wrptr_r_reg[6] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[6]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \wrptr_r_reg[7] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[7]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \wrptr_r_reg[8] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[8]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \wrptr_r_reg[9] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[9]_i_2_n_0 ),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "rgbtogray" *) 
module design_1_sobel_v1_0_0_0_rgbtogray
   (graydata_valid,
    Q,
    \graydata_o_reg[4]_rep_0 ,
    \graydata_o_reg[4]_rep__0_0 ,
    \graydata_o_reg[3]_rep_0 ,
    \graydata_o_reg[3]_rep__0_0 ,
    \graydata_o_reg[2]_rep_0 ,
    \graydata_o_reg[2]_rep__0_0 ,
    \graydata_o_reg[0]_rep_0 ,
    \graydata_o_reg[0]_rep__0_0 ,
    \graydata_o_reg[5]_rep_0 ,
    \graydata_o_reg[5]_rep__0_0 ,
    \graydata_o_reg[6]_rep_0 ,
    \graydata_o_reg[6]_rep__0_0 ,
    \graydata_o_reg[1]_rep_0 ,
    \graydata_o_reg[1]_rep__0_0 ,
    \graydata_o_reg[7]_rep_0 ,
    \graydata_o_reg[7]_rep__0_0 ,
    clk_i,
    s_data_i,
    s_data_valid_i,
    axis_prog_full);
  output graydata_valid;
  output [7:0]Q;
  output \graydata_o_reg[4]_rep_0 ;
  output \graydata_o_reg[4]_rep__0_0 ;
  output \graydata_o_reg[3]_rep_0 ;
  output \graydata_o_reg[3]_rep__0_0 ;
  output \graydata_o_reg[2]_rep_0 ;
  output \graydata_o_reg[2]_rep__0_0 ;
  output \graydata_o_reg[0]_rep_0 ;
  output \graydata_o_reg[0]_rep__0_0 ;
  output \graydata_o_reg[5]_rep_0 ;
  output \graydata_o_reg[5]_rep__0_0 ;
  output \graydata_o_reg[6]_rep_0 ;
  output \graydata_o_reg[6]_rep__0_0 ;
  output \graydata_o_reg[1]_rep_0 ;
  output \graydata_o_reg[1]_rep__0_0 ;
  output \graydata_o_reg[7]_rep_0 ;
  output \graydata_o_reg[7]_rep__0_0 ;
  input clk_i;
  input [16:0]s_data_i;
  input s_data_valid_i;
  input axis_prog_full;

  wire [7:0]Q;
  wire axis_prog_full;
  wire clk_i;
  wire [7:0]gray_nxt_r;
  wire \graydata_o[3]_i_10_n_0 ;
  wire \graydata_o[3]_i_2_n_0 ;
  wire \graydata_o[3]_i_3_n_0 ;
  wire \graydata_o[3]_i_4_n_0 ;
  wire \graydata_o[3]_i_5_n_0 ;
  wire \graydata_o[3]_i_6_n_0 ;
  wire \graydata_o[3]_i_7_n_0 ;
  wire \graydata_o[3]_i_8_n_0 ;
  wire \graydata_o[3]_i_9_n_0 ;
  wire \graydata_o[7]_i_11_n_0 ;
  wire \graydata_o[7]_i_12_n_0 ;
  wire \graydata_o[7]_i_13_n_0 ;
  wire \graydata_o[7]_i_14_n_0 ;
  wire \graydata_o[7]_i_15_n_0 ;
  wire \graydata_o[7]_i_16_n_0 ;
  wire \graydata_o[7]_i_17_n_0 ;
  wire \graydata_o[7]_i_18_n_0 ;
  wire \graydata_o[7]_i_19_n_0 ;
  wire \graydata_o[7]_i_20_n_0 ;
  wire \graydata_o[7]_i_21_n_0 ;
  wire \graydata_o[7]_i_22_n_0 ;
  wire \graydata_o[7]_i_23_n_0 ;
  wire \graydata_o[7]_i_2_n_0 ;
  wire \graydata_o[7]_i_3_n_0 ;
  wire \graydata_o[7]_i_4_n_0 ;
  wire \graydata_o[7]_i_5_n_0 ;
  wire \graydata_o[7]_i_6_n_0 ;
  wire \graydata_o[7]_i_7_n_0 ;
  wire \graydata_o[7]_i_8_n_0 ;
  wire \graydata_o_reg[0]_rep_0 ;
  wire \graydata_o_reg[0]_rep__0_0 ;
  wire \graydata_o_reg[1]_rep_0 ;
  wire \graydata_o_reg[1]_rep__0_0 ;
  wire \graydata_o_reg[2]_rep_0 ;
  wire \graydata_o_reg[2]_rep__0_0 ;
  wire \graydata_o_reg[3]_i_1_n_0 ;
  wire \graydata_o_reg[3]_i_1_n_1 ;
  wire \graydata_o_reg[3]_i_1_n_2 ;
  wire \graydata_o_reg[3]_i_1_n_3 ;
  wire \graydata_o_reg[3]_rep_0 ;
  wire \graydata_o_reg[3]_rep__0_0 ;
  wire \graydata_o_reg[4]_rep_0 ;
  wire \graydata_o_reg[4]_rep__0_0 ;
  wire \graydata_o_reg[5]_rep_0 ;
  wire \graydata_o_reg[5]_rep__0_0 ;
  wire \graydata_o_reg[6]_rep_0 ;
  wire \graydata_o_reg[6]_rep__0_0 ;
  wire \graydata_o_reg[7]_i_10_n_0 ;
  wire \graydata_o_reg[7]_i_10_n_1 ;
  wire \graydata_o_reg[7]_i_10_n_2 ;
  wire \graydata_o_reg[7]_i_10_n_3 ;
  wire \graydata_o_reg[7]_i_10_n_4 ;
  wire \graydata_o_reg[7]_i_10_n_5 ;
  wire \graydata_o_reg[7]_i_10_n_6 ;
  wire \graydata_o_reg[7]_i_10_n_7 ;
  wire \graydata_o_reg[7]_i_1_n_1 ;
  wire \graydata_o_reg[7]_i_1_n_2 ;
  wire \graydata_o_reg[7]_i_1_n_3 ;
  wire \graydata_o_reg[7]_i_9_n_0 ;
  wire \graydata_o_reg[7]_i_9_n_2 ;
  wire \graydata_o_reg[7]_i_9_n_3 ;
  wire \graydata_o_reg[7]_i_9_n_5 ;
  wire \graydata_o_reg[7]_i_9_n_6 ;
  wire \graydata_o_reg[7]_i_9_n_7 ;
  wire \graydata_o_reg[7]_rep_0 ;
  wire \graydata_o_reg[7]_rep__0_0 ;
  wire graydata_valid;
  wire graydata_valid_o_i_1_n_0;
  wire [16:0]s_data_i;
  wire s_data_valid_i;
  wire [3:3]\NLW_graydata_o_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:2]\NLW_graydata_o_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_graydata_o_reg[7]_i_9_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \graydata_o[3]_i_10 
       (.I0(s_data_i[6]),
        .I1(\graydata_o_reg[7]_i_10_n_4 ),
        .I2(s_data_i[3]),
        .O(\graydata_o[3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \graydata_o[3]_i_2 
       (.I0(s_data_i[5]),
        .I1(\graydata_o[3]_i_9_n_0 ),
        .I2(s_data_i[1]),
        .I3(s_data_i[15]),
        .I4(\graydata_o_reg[7]_i_10_n_6 ),
        .O(\graydata_o[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \graydata_o[3]_i_3 
       (.I0(s_data_i[1]),
        .I1(s_data_i[15]),
        .I2(\graydata_o_reg[7]_i_10_n_6 ),
        .I3(s_data_i[5]),
        .I4(\graydata_o[3]_i_9_n_0 ),
        .O(\graydata_o[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \graydata_o[3]_i_4 
       (.I0(s_data_i[15]),
        .I1(\graydata_o_reg[7]_i_10_n_6 ),
        .I2(s_data_i[1]),
        .I3(s_data_i[4]),
        .O(\graydata_o[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \graydata_o[3]_i_5 
       (.I0(\graydata_o[3]_i_2_n_0 ),
        .I1(\graydata_o[3]_i_10_n_0 ),
        .I2(\graydata_o_reg[7]_i_10_n_5 ),
        .I3(s_data_i[16]),
        .I4(s_data_i[2]),
        .O(\graydata_o[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \graydata_o[3]_i_6 
       (.I0(\graydata_o[3]_i_9_n_0 ),
        .I1(s_data_i[5]),
        .I2(s_data_i[1]),
        .I3(\graydata_o_reg[7]_i_10_n_6 ),
        .I4(s_data_i[15]),
        .I5(s_data_i[4]),
        .O(\graydata_o[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \graydata_o[3]_i_7 
       (.I0(\graydata_o[3]_i_4_n_0 ),
        .I1(s_data_i[0]),
        .I2(s_data_i[14]),
        .I3(\graydata_o_reg[7]_i_10_n_7 ),
        .O(\graydata_o[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \graydata_o[3]_i_8 
       (.I0(s_data_i[14]),
        .I1(\graydata_o_reg[7]_i_10_n_7 ),
        .I2(s_data_i[0]),
        .I3(s_data_i[3]),
        .O(\graydata_o[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \graydata_o[3]_i_9 
       (.I0(s_data_i[2]),
        .I1(\graydata_o_reg[7]_i_10_n_5 ),
        .I2(s_data_i[16]),
        .O(\graydata_o[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \graydata_o[7]_i_11 
       (.I0(\graydata_o_reg[7]_i_10_n_4 ),
        .I1(s_data_i[3]),
        .I2(s_data_i[6]),
        .O(\graydata_o[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \graydata_o[7]_i_12 
       (.I0(s_data_i[15]),
        .I1(s_data_i[10]),
        .O(\graydata_o[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \graydata_o[7]_i_13 
       (.I0(s_data_i[14]),
        .I1(s_data_i[9]),
        .O(\graydata_o[7]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \graydata_o[7]_i_14 
       (.I0(s_data_i[16]),
        .O(\graydata_o[7]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \graydata_o[7]_i_15 
       (.I0(s_data_i[10]),
        .I1(s_data_i[15]),
        .I2(s_data_i[16]),
        .O(\graydata_o[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \graydata_o[7]_i_16 
       (.I0(s_data_i[9]),
        .I1(s_data_i[14]),
        .I2(s_data_i[10]),
        .I3(s_data_i[15]),
        .O(\graydata_o[7]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \graydata_o[7]_i_17 
       (.I0(s_data_i[10]),
        .I1(s_data_i[8]),
        .I2(s_data_i[13]),
        .O(\graydata_o[7]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \graydata_o[7]_i_18 
       (.I0(s_data_i[8]),
        .I1(s_data_i[10]),
        .I2(s_data_i[13]),
        .O(\graydata_o[7]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \graydata_o[7]_i_19 
       (.I0(s_data_i[7]),
        .I1(s_data_i[8]),
        .O(\graydata_o[7]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \graydata_o[7]_i_2 
       (.I0(\graydata_o_reg[7]_i_9_n_6 ),
        .I1(s_data_i[5]),
        .O(\graydata_o[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \graydata_o[7]_i_20 
       (.I0(s_data_i[13]),
        .I1(s_data_i[8]),
        .I2(s_data_i[10]),
        .I3(s_data_i[9]),
        .I4(s_data_i[14]),
        .O(\graydata_o[7]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \graydata_o[7]_i_21 
       (.I0(s_data_i[8]),
        .I1(s_data_i[10]),
        .I2(s_data_i[13]),
        .I3(s_data_i[9]),
        .I4(s_data_i[12]),
        .O(\graydata_o[7]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \graydata_o[7]_i_22 
       (.I0(s_data_i[8]),
        .I1(s_data_i[7]),
        .I2(s_data_i[9]),
        .I3(s_data_i[12]),
        .O(\graydata_o[7]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \graydata_o[7]_i_23 
       (.I0(s_data_i[8]),
        .I1(s_data_i[7]),
        .I2(s_data_i[11]),
        .O(\graydata_o[7]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \graydata_o[7]_i_3 
       (.I0(\graydata_o_reg[7]_i_9_n_7 ),
        .I1(s_data_i[4]),
        .I2(s_data_i[6]),
        .I3(s_data_i[3]),
        .I4(\graydata_o_reg[7]_i_10_n_4 ),
        .O(\graydata_o[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \graydata_o[7]_i_4 
       (.I0(s_data_i[3]),
        .I1(\graydata_o_reg[7]_i_10_n_4 ),
        .I2(s_data_i[6]),
        .I3(s_data_i[2]),
        .I4(s_data_i[16]),
        .I5(\graydata_o_reg[7]_i_10_n_5 ),
        .O(\graydata_o[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \graydata_o[7]_i_5 
       (.I0(s_data_i[6]),
        .I1(\graydata_o_reg[7]_i_9_n_5 ),
        .I2(\graydata_o_reg[7]_i_9_n_0 ),
        .O(\graydata_o[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \graydata_o[7]_i_6 
       (.I0(s_data_i[5]),
        .I1(\graydata_o_reg[7]_i_9_n_6 ),
        .I2(\graydata_o_reg[7]_i_9_n_5 ),
        .I3(s_data_i[6]),
        .O(\graydata_o[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \graydata_o[7]_i_7 
       (.I0(\graydata_o[7]_i_11_n_0 ),
        .I1(s_data_i[4]),
        .I2(\graydata_o_reg[7]_i_9_n_7 ),
        .I3(\graydata_o_reg[7]_i_9_n_6 ),
        .I4(s_data_i[5]),
        .O(\graydata_o[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \graydata_o[7]_i_8 
       (.I0(\graydata_o[7]_i_4_n_0 ),
        .I1(s_data_i[4]),
        .I2(\graydata_o_reg[7]_i_9_n_7 ),
        .I3(\graydata_o_reg[7]_i_10_n_4 ),
        .I4(s_data_i[3]),
        .I5(s_data_i[6]),
        .O(\graydata_o[7]_i_8_n_0 ));
  (* ORIG_CELL_NAME = "graydata_o_reg[0]" *) 
  FDRE \graydata_o_reg[0] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[0]),
        .Q(Q[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[0]" *) 
  FDRE \graydata_o_reg[0]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[0]),
        .Q(\graydata_o_reg[0]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[0]" *) 
  FDRE \graydata_o_reg[0]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[0]),
        .Q(\graydata_o_reg[0]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[1]" *) 
  FDRE \graydata_o_reg[1] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[1]),
        .Q(Q[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[1]" *) 
  FDRE \graydata_o_reg[1]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[1]),
        .Q(\graydata_o_reg[1]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[1]" *) 
  FDRE \graydata_o_reg[1]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[1]),
        .Q(\graydata_o_reg[1]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[2]" *) 
  FDRE \graydata_o_reg[2] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[2]),
        .Q(Q[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[2]" *) 
  FDRE \graydata_o_reg[2]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[2]),
        .Q(\graydata_o_reg[2]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[2]" *) 
  FDRE \graydata_o_reg[2]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[2]),
        .Q(\graydata_o_reg[2]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[3]" *) 
  FDRE \graydata_o_reg[3] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[3]),
        .Q(Q[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \graydata_o_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\graydata_o_reg[3]_i_1_n_0 ,\graydata_o_reg[3]_i_1_n_1 ,\graydata_o_reg[3]_i_1_n_2 ,\graydata_o_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\graydata_o[3]_i_2_n_0 ,\graydata_o[3]_i_3_n_0 ,\graydata_o[3]_i_4_n_0 ,s_data_i[3]}),
        .O(gray_nxt_r[3:0]),
        .S({\graydata_o[3]_i_5_n_0 ,\graydata_o[3]_i_6_n_0 ,\graydata_o[3]_i_7_n_0 ,\graydata_o[3]_i_8_n_0 }));
  (* ORIG_CELL_NAME = "graydata_o_reg[3]" *) 
  FDRE \graydata_o_reg[3]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[3]),
        .Q(\graydata_o_reg[3]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[3]" *) 
  FDRE \graydata_o_reg[3]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[3]),
        .Q(\graydata_o_reg[3]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[4]" *) 
  FDRE \graydata_o_reg[4] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[4]),
        .Q(Q[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[4]" *) 
  FDRE \graydata_o_reg[4]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[4]),
        .Q(\graydata_o_reg[4]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[4]" *) 
  FDRE \graydata_o_reg[4]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[4]),
        .Q(\graydata_o_reg[4]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[5]" *) 
  FDRE \graydata_o_reg[5] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[5]),
        .Q(Q[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[5]" *) 
  FDRE \graydata_o_reg[5]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[5]),
        .Q(\graydata_o_reg[5]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[5]" *) 
  FDRE \graydata_o_reg[5]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[5]),
        .Q(\graydata_o_reg[5]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[6]" *) 
  FDRE \graydata_o_reg[6] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[6]),
        .Q(Q[6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[6]" *) 
  FDRE \graydata_o_reg[6]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[6]),
        .Q(\graydata_o_reg[6]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[6]" *) 
  FDRE \graydata_o_reg[6]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[6]),
        .Q(\graydata_o_reg[6]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[7]" *) 
  FDRE \graydata_o_reg[7] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[7]),
        .Q(Q[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \graydata_o_reg[7]_i_1 
       (.CI(\graydata_o_reg[3]_i_1_n_0 ),
        .CO({\NLW_graydata_o_reg[7]_i_1_CO_UNCONNECTED [3],\graydata_o_reg[7]_i_1_n_1 ,\graydata_o_reg[7]_i_1_n_2 ,\graydata_o_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\graydata_o[7]_i_2_n_0 ,\graydata_o[7]_i_3_n_0 ,\graydata_o[7]_i_4_n_0 }),
        .O(gray_nxt_r[7:4]),
        .S({\graydata_o[7]_i_5_n_0 ,\graydata_o[7]_i_6_n_0 ,\graydata_o[7]_i_7_n_0 ,\graydata_o[7]_i_8_n_0 }));
  CARRY4 \graydata_o_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\graydata_o_reg[7]_i_10_n_0 ,\graydata_o_reg[7]_i_10_n_1 ,\graydata_o_reg[7]_i_10_n_2 ,\graydata_o_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\graydata_o[7]_i_17_n_0 ,\graydata_o[7]_i_18_n_0 ,\graydata_o[7]_i_19_n_0 ,s_data_i[11]}),
        .O({\graydata_o_reg[7]_i_10_n_4 ,\graydata_o_reg[7]_i_10_n_5 ,\graydata_o_reg[7]_i_10_n_6 ,\graydata_o_reg[7]_i_10_n_7 }),
        .S({\graydata_o[7]_i_20_n_0 ,\graydata_o[7]_i_21_n_0 ,\graydata_o[7]_i_22_n_0 ,\graydata_o[7]_i_23_n_0 }));
  CARRY4 \graydata_o_reg[7]_i_9 
       (.CI(\graydata_o_reg[7]_i_10_n_0 ),
        .CO({\graydata_o_reg[7]_i_9_n_0 ,\NLW_graydata_o_reg[7]_i_9_CO_UNCONNECTED [2],\graydata_o_reg[7]_i_9_n_2 ,\graydata_o_reg[7]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,s_data_i[16],\graydata_o[7]_i_12_n_0 ,\graydata_o[7]_i_13_n_0 }),
        .O({\NLW_graydata_o_reg[7]_i_9_O_UNCONNECTED [3],\graydata_o_reg[7]_i_9_n_5 ,\graydata_o_reg[7]_i_9_n_6 ,\graydata_o_reg[7]_i_9_n_7 }),
        .S({1'b1,\graydata_o[7]_i_14_n_0 ,\graydata_o[7]_i_15_n_0 ,\graydata_o[7]_i_16_n_0 }));
  (* ORIG_CELL_NAME = "graydata_o_reg[7]" *) 
  FDRE \graydata_o_reg[7]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[7]),
        .Q(\graydata_o_reg[7]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[7]" *) 
  FDRE \graydata_o_reg[7]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[7]),
        .Q(\graydata_o_reg[7]_rep__0_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    graydata_valid_o_i_1
       (.I0(s_data_valid_i),
        .I1(axis_prog_full),
        .O(graydata_valid_o_i_1_n_0));
  FDRE graydata_valid_o_reg
       (.C(clk_i),
        .CE(1'b1),
        .D(graydata_valid_o_i_1_n_0),
        .Q(graydata_valid),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_top" *) 
module design_1_sobel_v1_0_0_0_sobel_top
   (m_data_valid_o,
    m_data_o,
    DI,
    \stor_pixel_count_r_reg[7] ,
    \stor_pixel_count_r_reg[10] ,
    \stor_pixel_count_r_reg[11] ,
    \rdptr_r_reg[5] ,
    \rdptr_r_reg[5]_0 ,
    \rdptr_r_reg[5]_1 ,
    \rdptr_r_reg[5]_2 ,
    rdptr_r,
    rdptr_r_0,
    rdptr_r_1,
    rdptr_r_2,
    \rd_counter_r_reg[9] ,
    \wr_linepixel_counter_r_reg[9] ,
    \wrptr_r_reg[9] ,
    \wrptr_r_reg[9]_0 ,
    \wrptr_r_reg[9]_1 ,
    \wrptr_r_reg[9]_2 ,
    intr_o,
    s_data_ready_o,
    clk_i,
    rst_n_i,
    m_data_ready_i,
    Q,
    S,
    plusOp_carry__0,
    plusOp_carry__1,
    rd_counter_r1_carry__0,
    rd_counter_r1_carry__0_0,
    \rd_counter_r_reg[0] ,
    wr_linepixel_counter_r1_carry__0,
    wr_linepixel_counter_r1_carry__0_0,
    \wr_linepixel_counter_r_reg[0] ,
    rdptr_r1_carry__0,
    rdptr_r1_carry__0_0,
    \rdptr_r_reg[0]_rep ,
    rdptr_r1_carry__0_1,
    rdptr_r1_carry__0_2,
    \rdptr_r_reg[0]_rep_0 ,
    rdptr_r1_carry__0_3,
    rdptr_r1_carry__0_4,
    \rdptr_r_reg[0]_rep_1 ,
    rdptr_r1_carry__0_5,
    rdptr_r1_carry__0_6,
    \rdptr_r_reg[0]_rep_2 ,
    wrptr_r1_carry__0,
    wrptr_r1_carry__0_0,
    \wrptr_r_reg[0] ,
    wrptr_r1_carry__0_1,
    wrptr_r1_carry__0_2,
    \wrptr_r_reg[0]_0 ,
    wrptr_r1_carry__0_3,
    wrptr_r1_carry__0_4,
    \wrptr_r_reg[0]_1 ,
    wrptr_r1_carry__0_5,
    wrptr_r1_carry__0_6,
    \wrptr_r_reg[0]_2 ,
    s_data_i,
    s_data_valid_i,
    rd_counter_r1_carry,
    rd_counter_r1_carry_0,
    rd_counter_r1_carry__0_1,
    rd_counter_r1_carry__0_2,
    wr_linepixel_counter_r1_carry,
    wr_linepixel_counter_r1_carry_0,
    wr_linepixel_counter_r1_carry__0_1,
    wr_linepixel_counter_r1_carry__0_2);
  output m_data_valid_o;
  output [7:0]m_data_o;
  output [3:0]DI;
  output [3:0]\stor_pixel_count_r_reg[7] ;
  output [2:0]\stor_pixel_count_r_reg[10] ;
  output \stor_pixel_count_r_reg[11] ;
  output [3:0]\rdptr_r_reg[5] ;
  output [3:0]\rdptr_r_reg[5]_0 ;
  output [3:0]\rdptr_r_reg[5]_1 ;
  output [3:0]\rdptr_r_reg[5]_2 ;
  output [3:0]rdptr_r;
  output [3:0]rdptr_r_0;
  output [3:0]rdptr_r_1;
  output [3:0]rdptr_r_2;
  output [9:0]\rd_counter_r_reg[9] ;
  output [9:0]\wr_linepixel_counter_r_reg[9] ;
  output [7:0]\wrptr_r_reg[9] ;
  output [7:0]\wrptr_r_reg[9]_0 ;
  output [7:0]\wrptr_r_reg[9]_1 ;
  output [7:0]\wrptr_r_reg[9]_2 ;
  output intr_o;
  output s_data_ready_o;
  input clk_i;
  input rst_n_i;
  input m_data_ready_i;
  input [8:0]Q;
  input [2:0]S;
  input [3:0]plusOp_carry__0;
  input [3:0]plusOp_carry__1;
  input [2:0]rd_counter_r1_carry__0;
  input [1:0]rd_counter_r1_carry__0_0;
  input [0:0]\rd_counter_r_reg[0] ;
  input [2:0]wr_linepixel_counter_r1_carry__0;
  input [1:0]wr_linepixel_counter_r1_carry__0_0;
  input [0:0]\wr_linepixel_counter_r_reg[0] ;
  input [2:0]rdptr_r1_carry__0;
  input [1:0]rdptr_r1_carry__0_0;
  input [0:0]\rdptr_r_reg[0]_rep ;
  input [2:0]rdptr_r1_carry__0_1;
  input [1:0]rdptr_r1_carry__0_2;
  input [0:0]\rdptr_r_reg[0]_rep_0 ;
  input [2:0]rdptr_r1_carry__0_3;
  input [1:0]rdptr_r1_carry__0_4;
  input [0:0]\rdptr_r_reg[0]_rep_1 ;
  input [2:0]rdptr_r1_carry__0_5;
  input [1:0]rdptr_r1_carry__0_6;
  input [0:0]\rdptr_r_reg[0]_rep_2 ;
  input [2:0]wrptr_r1_carry__0;
  input [1:0]wrptr_r1_carry__0_0;
  input [0:0]\wrptr_r_reg[0] ;
  input [2:0]wrptr_r1_carry__0_1;
  input [1:0]wrptr_r1_carry__0_2;
  input [0:0]\wrptr_r_reg[0]_0 ;
  input [2:0]wrptr_r1_carry__0_3;
  input [1:0]wrptr_r1_carry__0_4;
  input [0:0]\wrptr_r_reg[0]_1 ;
  input [2:0]wrptr_r1_carry__0_5;
  input [1:0]wrptr_r1_carry__0_6;
  input [0:0]\wrptr_r_reg[0]_2 ;
  input [16:0]s_data_i;
  input s_data_valid_i;
  input rd_counter_r1_carry;
  input rd_counter_r1_carry_0;
  input rd_counter_r1_carry__0_1;
  input rd_counter_r1_carry__0_2;
  input wr_linepixel_counter_r1_carry;
  input wr_linepixel_counter_r1_carry_0;
  input wr_linepixel_counter_r1_carry__0_1;
  input wr_linepixel_counter_r1_carry__0_2;

  wire [3:0]DI;
  wire [8:0]Q;
  wire [2:0]S;
  wire axis_prog_full;
  wire clk_i;
  wire [64:0]data_o;
  wire [7:0]graydata_o;
  wire graydata_valid;
  wire intr_o;
  wire kontrolle_inst_n_100;
  wire kontrolle_inst_n_101;
  wire kontrolle_inst_n_102;
  wire kontrolle_inst_n_103;
  wire kontrolle_inst_n_104;
  wire kontrolle_inst_n_105;
  wire kontrolle_inst_n_106;
  wire kontrolle_inst_n_107;
  wire kontrolle_inst_n_108;
  wire kontrolle_inst_n_109;
  wire kontrolle_inst_n_110;
  wire kontrolle_inst_n_111;
  wire kontrolle_inst_n_112;
  wire kontrolle_inst_n_113;
  wire kontrolle_inst_n_114;
  wire kontrolle_inst_n_115;
  wire kontrolle_inst_n_116;
  wire kontrolle_inst_n_117;
  wire kontrolle_inst_n_118;
  wire kontrolle_inst_n_119;
  wire kontrolle_inst_n_120;
  wire kontrolle_inst_n_121;
  wire kontrolle_inst_n_122;
  wire kontrolle_inst_n_123;
  wire kontrolle_inst_n_124;
  wire kontrolle_inst_n_125;
  wire kontrolle_inst_n_126;
  wire kontrolle_inst_n_127;
  wire kontrolle_inst_n_45;
  wire kontrolle_inst_n_46;
  wire kontrolle_inst_n_47;
  wire kontrolle_inst_n_48;
  wire kontrolle_inst_n_49;
  wire kontrolle_inst_n_50;
  wire kontrolle_inst_n_51;
  wire kontrolle_inst_n_95;
  wire kontrolle_inst_n_96;
  wire kontrolle_inst_n_97;
  wire kontrolle_inst_n_98;
  wire kontrolle_inst_n_99;
  wire [7:0]m_data_o;
  wire m_data_ready_i;
  wire m_data_valid_o;
  wire [3:0]plusOp_carry__0;
  wire [3:0]plusOp_carry__1;
  wire rd_counter_r1_carry;
  wire rd_counter_r1_carry_0;
  wire [2:0]rd_counter_r1_carry__0;
  wire [1:0]rd_counter_r1_carry__0_0;
  wire rd_counter_r1_carry__0_1;
  wire rd_counter_r1_carry__0_2;
  wire [0:0]\rd_counter_r_reg[0] ;
  wire [9:0]\rd_counter_r_reg[9] ;
  wire [3:0]rdptr_r;
  wire [2:0]rdptr_r1_carry__0;
  wire [1:0]rdptr_r1_carry__0_0;
  wire [2:0]rdptr_r1_carry__0_1;
  wire [1:0]rdptr_r1_carry__0_2;
  wire [2:0]rdptr_r1_carry__0_3;
  wire [1:0]rdptr_r1_carry__0_4;
  wire [2:0]rdptr_r1_carry__0_5;
  wire [1:0]rdptr_r1_carry__0_6;
  wire [3:0]rdptr_r_0;
  wire [3:0]rdptr_r_1;
  wire [3:0]rdptr_r_2;
  wire [0:0]\rdptr_r_reg[0]_rep ;
  wire [0:0]\rdptr_r_reg[0]_rep_0 ;
  wire [0:0]\rdptr_r_reg[0]_rep_1 ;
  wire [0:0]\rdptr_r_reg[0]_rep_2 ;
  wire [3:0]\rdptr_r_reg[5] ;
  wire [3:0]\rdptr_r_reg[5]_0 ;
  wire [3:0]\rdptr_r_reg[5]_1 ;
  wire [3:0]\rdptr_r_reg[5]_2 ;
  wire rgbtogray_inst_n_10;
  wire rgbtogray_inst_n_11;
  wire rgbtogray_inst_n_12;
  wire rgbtogray_inst_n_13;
  wire rgbtogray_inst_n_14;
  wire rgbtogray_inst_n_15;
  wire rgbtogray_inst_n_16;
  wire rgbtogray_inst_n_17;
  wire rgbtogray_inst_n_18;
  wire rgbtogray_inst_n_19;
  wire rgbtogray_inst_n_20;
  wire rgbtogray_inst_n_21;
  wire rgbtogray_inst_n_22;
  wire rgbtogray_inst_n_23;
  wire rgbtogray_inst_n_24;
  wire rgbtogray_inst_n_9;
  wire rst_n_i;
  wire [16:0]s_data_i;
  wire s_data_ready_o;
  wire s_data_valid_i;
  wire sobel_input_valid;
  wire [0:0]sobel_res_data;
  wire sobel_res_valid;
  wire [2:0]\stor_pixel_count_r_reg[10] ;
  wire \stor_pixel_count_r_reg[11] ;
  wire [3:0]\stor_pixel_count_r_reg[7] ;
  wire wr_linepixel_counter_r1_carry;
  wire wr_linepixel_counter_r1_carry_0;
  wire [2:0]wr_linepixel_counter_r1_carry__0;
  wire [1:0]wr_linepixel_counter_r1_carry__0_0;
  wire wr_linepixel_counter_r1_carry__0_1;
  wire wr_linepixel_counter_r1_carry__0_2;
  wire [0:0]\wr_linepixel_counter_r_reg[0] ;
  wire [9:0]\wr_linepixel_counter_r_reg[9] ;
  wire [2:0]wrptr_r1_carry__0;
  wire [1:0]wrptr_r1_carry__0_0;
  wire [2:0]wrptr_r1_carry__0_1;
  wire [1:0]wrptr_r1_carry__0_2;
  wire [2:0]wrptr_r1_carry__0_3;
  wire [1:0]wrptr_r1_carry__0_4;
  wire [2:0]wrptr_r1_carry__0_5;
  wire [1:0]wrptr_r1_carry__0_6;
  wire [0:0]\wrptr_r_reg[0] ;
  wire [0:0]\wrptr_r_reg[0]_0 ;
  wire [0:0]\wrptr_r_reg[0]_1 ;
  wire [0:0]\wrptr_r_reg[0]_2 ;
  wire [7:0]\wrptr_r_reg[9] ;
  wire [7:0]\wrptr_r_reg[9]_0 ;
  wire [7:0]\wrptr_r_reg[9]_1 ;
  wire [7:0]\wrptr_r_reg[9]_2 ;
  wire NLW_ins_outputbuffer_rd_rst_busy_UNCONNECTED;
  wire NLW_ins_outputbuffer_s_axis_tready_UNCONNECTED;
  wire NLW_ins_outputbuffer_wr_rst_busy_UNCONNECTED;

  design_1_sobel_v1_0_0_0_faltung faltung_inst
       (.D({kontrolle_inst_n_104,kontrolle_inst_n_105,kontrolle_inst_n_106,kontrolle_inst_n_107,kontrolle_inst_n_108,kontrolle_inst_n_109,kontrolle_inst_n_110}),
        .clk_i(clk_i),
        .data_o({data_o[64],data_o[56:48],data_o[40],data_o[31:0]}),
        .\multiresh_r_reg[5][9]_0 ({kontrolle_inst_n_96,kontrolle_inst_n_97,kontrolle_inst_n_98,kontrolle_inst_n_99,kontrolle_inst_n_100,kontrolle_inst_n_101,kontrolle_inst_n_102,kontrolle_inst_n_103}),
        .\multiresv_r_reg[7][9]_0 ({kontrolle_inst_n_112,kontrolle_inst_n_113,kontrolle_inst_n_114,kontrolle_inst_n_115,kontrolle_inst_n_116,kontrolle_inst_n_117,kontrolle_inst_n_118,kontrolle_inst_n_119}),
        .s_axis_tvalid(sobel_res_valid),
        .sobel_data_o0(sobel_res_data),
        .sobel_input_valid(sobel_input_valid),
        .\sumresh_r_nxt[-1111111103]_0 (kontrolle_inst_n_111),
        .\sumresh_r_nxt[-1111111103]__1_0 (kontrolle_inst_n_95),
        .\sumresh_r_nxt[-1111111104]__2_0 ({kontrolle_inst_n_45,kontrolle_inst_n_46,kontrolle_inst_n_47,kontrolle_inst_n_48,kontrolle_inst_n_49,kontrolle_inst_n_50,kontrolle_inst_n_51}),
        .\sumresv_r_nxt[-1111111103]_0 ({kontrolle_inst_n_120,kontrolle_inst_n_121,kontrolle_inst_n_122,kontrolle_inst_n_123,kontrolle_inst_n_124,kontrolle_inst_n_125,kontrolle_inst_n_126,kontrolle_inst_n_127}));
  (* CHECK_LICENSE_TYPE = "fifo_generator_0,fifo_generator_v13_2_7,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "fifo_generator_v13_2_7,Vivado 2022.1" *) 
  design_1_sobel_v1_0_0_0_fifo_generator_0 ins_outputbuffer
       (.axis_prog_full(axis_prog_full),
        .m_axis_tdata(m_data_o),
        .m_axis_tready(m_data_ready_i),
        .m_axis_tvalid(m_data_valid_o),
        .rd_rst_busy(NLW_ins_outputbuffer_rd_rst_busy_UNCONNECTED),
        .s_aclk(clk_i),
        .s_aresetn(rst_n_i),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,sobel_res_data,1'b0,1'b0,1'b0}),
        .s_axis_tready(NLW_ins_outputbuffer_s_axis_tready_UNCONNECTED),
        .s_axis_tvalid(sobel_res_valid),
        .wr_rst_busy(NLW_ins_outputbuffer_wr_rst_busy_UNCONNECTED));
  design_1_sobel_v1_0_0_0_kontrolle kontrolle_inst
       (.ADDRA(\rdptr_r_reg[5] ),
        .D({kontrolle_inst_n_104,kontrolle_inst_n_105,kontrolle_inst_n_106,kontrolle_inst_n_107,kontrolle_inst_n_108,kontrolle_inst_n_109,kontrolle_inst_n_110}),
        .Q(Q),
        .S(S),
        .clk_i(clk_i),
        .data_o({data_o[64],data_o[56:48],data_o[40],data_o[31:0]}),
        .graydata_valid(graydata_valid),
        .intr_o(intr_o),
        .\multiresv_r[1][3]_i_26 (rgbtogray_inst_n_15),
        .\multiresv_r[1][3]_i_26_0 (rgbtogray_inst_n_21),
        .\multiresv_r[1][3]_i_26_1 (rgbtogray_inst_n_13),
        .\multiresv_r[1][6]_i_26 (rgbtogray_inst_n_11),
        .\multiresv_r[1][6]_i_26_0 (rgbtogray_inst_n_9),
        .\multiresv_r[1][6]_i_26_1 (rgbtogray_inst_n_17),
        .\multiresv_r[1][8]_i_10 (rgbtogray_inst_n_19),
        .\multiresv_r[1][8]_i_10_0 (rgbtogray_inst_n_23),
        .\nr_rdline_r_reg[1]_0 ({kontrolle_inst_n_45,kontrolle_inst_n_46,kontrolle_inst_n_47,kontrolle_inst_n_48,kontrolle_inst_n_49,kontrolle_inst_n_50,kontrolle_inst_n_51}),
        .\nr_rdline_r_reg[1]_1 (kontrolle_inst_n_95),
        .\nr_rdline_r_reg[1]_2 ({kontrolle_inst_n_96,kontrolle_inst_n_97,kontrolle_inst_n_98,kontrolle_inst_n_99,kontrolle_inst_n_100,kontrolle_inst_n_101,kontrolle_inst_n_102,kontrolle_inst_n_103}),
        .\nr_rdline_r_reg[1]_3 (kontrolle_inst_n_111),
        .\nr_rdline_r_reg[1]_4 ({kontrolle_inst_n_112,kontrolle_inst_n_113,kontrolle_inst_n_114,kontrolle_inst_n_115,kontrolle_inst_n_116,kontrolle_inst_n_117,kontrolle_inst_n_118,kontrolle_inst_n_119}),
        .\nr_rdline_r_reg[1]_5 ({kontrolle_inst_n_120,kontrolle_inst_n_121,kontrolle_inst_n_122,kontrolle_inst_n_123,kontrolle_inst_n_124,kontrolle_inst_n_125,kontrolle_inst_n_126,kontrolle_inst_n_127}),
        .plusOp_carry__0_0(plusOp_carry__0),
        .plusOp_carry__1_0(plusOp_carry__1),
        .rd_counter_r1_carry_0(rd_counter_r1_carry),
        .rd_counter_r1_carry_1(rd_counter_r1_carry_0),
        .rd_counter_r1_carry__0_0(rd_counter_r1_carry__0),
        .rd_counter_r1_carry__0_1(rd_counter_r1_carry__0_0),
        .rd_counter_r1_carry__0_2(rd_counter_r1_carry__0_1),
        .rd_counter_r1_carry__0_3(rd_counter_r1_carry__0_2),
        .\rd_counter_r_reg[0]_0 (\rd_counter_r_reg[0] ),
        .\rd_counter_r_reg[9]_0 (\rd_counter_r_reg[9] ),
        .rdptr_r1_carry__0(rdptr_r1_carry__0),
        .rdptr_r1_carry__0_0(rdptr_r1_carry__0_0),
        .rdptr_r1_carry__0_1(rdptr_r1_carry__0_1),
        .rdptr_r1_carry__0_2(rdptr_r1_carry__0_2),
        .rdptr_r1_carry__0_3(rdptr_r1_carry__0_3),
        .rdptr_r1_carry__0_4(rdptr_r1_carry__0_4),
        .rdptr_r1_carry__0_5(rdptr_r1_carry__0_5),
        .rdptr_r1_carry__0_6(rdptr_r1_carry__0_6),
        .\rdptr_r_reg[0]_rep (\rdptr_r_reg[0]_rep ),
        .\rdptr_r_reg[0]_rep_0 (\rdptr_r_reg[0]_rep_0 ),
        .\rdptr_r_reg[0]_rep_1 (\rdptr_r_reg[0]_rep_1 ),
        .\rdptr_r_reg[0]_rep_2 (\rdptr_r_reg[0]_rep_2 ),
        .\rdptr_r_reg[5] (\rdptr_r_reg[5]_0 ),
        .\rdptr_r_reg[5]_0 (\rdptr_r_reg[5]_1 ),
        .\rdptr_r_reg[5]_1 (\rdptr_r_reg[5]_2 ),
        .\rdptr_r_reg[6] (rdptr_r[0]),
        .\rdptr_r_reg[6]_0 (rdptr_r_0[0]),
        .\rdptr_r_reg[6]_1 (rdptr_r_1[0]),
        .\rdptr_r_reg[6]_2 (rdptr_r_2[0]),
        .\rdptr_r_reg[7] (rdptr_r[1]),
        .\rdptr_r_reg[7]_0 (rdptr_r_0[1]),
        .\rdptr_r_reg[7]_1 (rdptr_r_1[1]),
        .\rdptr_r_reg[7]_2 (rdptr_r_2[1]),
        .\rdptr_r_reg[8] (rdptr_r[2]),
        .\rdptr_r_reg[8]_0 (rdptr_r_0[2]),
        .\rdptr_r_reg[8]_1 (rdptr_r_1[2]),
        .\rdptr_r_reg[8]_2 (rdptr_r_2[2]),
        .\rdptr_r_reg[9] (rdptr_r[3]),
        .\rdptr_r_reg[9]_0 (rdptr_r_0[3]),
        .\rdptr_r_reg[9]_1 (rdptr_r_1[3]),
        .\rdptr_r_reg[9]_2 (rdptr_r_2[3]),
        .rst_n_i(rst_n_i),
        .sobel_input_valid(sobel_input_valid),
        .\stor_pixel_count_r_reg[0]_0 (DI[0]),
        .\stor_pixel_count_r_reg[10]_0 (\stor_pixel_count_r_reg[10] [2]),
        .\stor_pixel_count_r_reg[11]_0 (\stor_pixel_count_r_reg[11] ),
        .\stor_pixel_count_r_reg[1]_0 (DI[1]),
        .\stor_pixel_count_r_reg[2]_0 (DI[2]),
        .\stor_pixel_count_r_reg[3]_0 (DI[3]),
        .\stor_pixel_count_r_reg[4]_0 (\stor_pixel_count_r_reg[7] [0]),
        .\stor_pixel_count_r_reg[5]_0 (\stor_pixel_count_r_reg[7] [1]),
        .\stor_pixel_count_r_reg[6]_0 (\stor_pixel_count_r_reg[7] [2]),
        .\stor_pixel_count_r_reg[7]_0 (\stor_pixel_count_r_reg[7] [3]),
        .\stor_pixel_count_r_reg[8]_0 (\stor_pixel_count_r_reg[10] [0]),
        .\stor_pixel_count_r_reg[9]_0 (\stor_pixel_count_r_reg[10] [1]),
        .\sumresh_r_nxt[-1111111104]__1_i_24 (rgbtogray_inst_n_20),
        .\sumresh_r_nxt[-1111111104]__1_i_24_0 (rgbtogray_inst_n_24),
        .\sumresh_r_nxt[-1111111106]__1_i_42 (rgbtogray_inst_n_12),
        .\sumresh_r_nxt[-1111111106]__1_i_42_0 (rgbtogray_inst_n_10),
        .\sumresh_r_nxt[-1111111106]__1_i_42_1 (rgbtogray_inst_n_18),
        .\sumresh_r_nxt[-1111111109]__1_i_42 (rgbtogray_inst_n_16),
        .\sumresh_r_nxt[-1111111109]__1_i_42_0 (rgbtogray_inst_n_22),
        .\sumresh_r_nxt[-1111111109]__1_i_42_1 (rgbtogray_inst_n_14),
        .\sumresv_r[-1111111104]_i_21 (graydata_o),
        .wr_linepixel_counter_r1_carry_0(wr_linepixel_counter_r1_carry),
        .wr_linepixel_counter_r1_carry_1(wr_linepixel_counter_r1_carry_0),
        .wr_linepixel_counter_r1_carry__0_0(wr_linepixel_counter_r1_carry__0),
        .wr_linepixel_counter_r1_carry__0_1(wr_linepixel_counter_r1_carry__0_0),
        .wr_linepixel_counter_r1_carry__0_2(wr_linepixel_counter_r1_carry__0_1),
        .wr_linepixel_counter_r1_carry__0_3(wr_linepixel_counter_r1_carry__0_2),
        .\wr_linepixel_counter_r_reg[0]_0 (\wr_linepixel_counter_r_reg[0] ),
        .\wr_linepixel_counter_r_reg[9]_0 (\wr_linepixel_counter_r_reg[9] ),
        .wrptr_r1_carry__0(wrptr_r1_carry__0),
        .wrptr_r1_carry__0_0(wrptr_r1_carry__0_0),
        .wrptr_r1_carry__0_1(wrptr_r1_carry__0_1),
        .wrptr_r1_carry__0_2(wrptr_r1_carry__0_2),
        .wrptr_r1_carry__0_3(wrptr_r1_carry__0_3),
        .wrptr_r1_carry__0_4(wrptr_r1_carry__0_4),
        .wrptr_r1_carry__0_5(wrptr_r1_carry__0_5),
        .wrptr_r1_carry__0_6(wrptr_r1_carry__0_6),
        .\wrptr_r_reg[0] (\wrptr_r_reg[0] ),
        .\wrptr_r_reg[0]_0 (\wrptr_r_reg[0]_0 ),
        .\wrptr_r_reg[0]_1 (\wrptr_r_reg[0]_1 ),
        .\wrptr_r_reg[0]_2 (\wrptr_r_reg[0]_2 ),
        .\wrptr_r_reg[9] (\wrptr_r_reg[9] ),
        .\wrptr_r_reg[9]_0 (\wrptr_r_reg[9]_0 ),
        .\wrptr_r_reg[9]_1 (\wrptr_r_reg[9]_1 ),
        .\wrptr_r_reg[9]_2 (\wrptr_r_reg[9]_2 ));
  design_1_sobel_v1_0_0_0_rgbtogray rgbtogray_inst
       (.Q(graydata_o),
        .axis_prog_full(axis_prog_full),
        .clk_i(clk_i),
        .\graydata_o_reg[0]_rep_0 (rgbtogray_inst_n_15),
        .\graydata_o_reg[0]_rep__0_0 (rgbtogray_inst_n_16),
        .\graydata_o_reg[1]_rep_0 (rgbtogray_inst_n_21),
        .\graydata_o_reg[1]_rep__0_0 (rgbtogray_inst_n_22),
        .\graydata_o_reg[2]_rep_0 (rgbtogray_inst_n_13),
        .\graydata_o_reg[2]_rep__0_0 (rgbtogray_inst_n_14),
        .\graydata_o_reg[3]_rep_0 (rgbtogray_inst_n_11),
        .\graydata_o_reg[3]_rep__0_0 (rgbtogray_inst_n_12),
        .\graydata_o_reg[4]_rep_0 (rgbtogray_inst_n_9),
        .\graydata_o_reg[4]_rep__0_0 (rgbtogray_inst_n_10),
        .\graydata_o_reg[5]_rep_0 (rgbtogray_inst_n_17),
        .\graydata_o_reg[5]_rep__0_0 (rgbtogray_inst_n_18),
        .\graydata_o_reg[6]_rep_0 (rgbtogray_inst_n_19),
        .\graydata_o_reg[6]_rep__0_0 (rgbtogray_inst_n_20),
        .\graydata_o_reg[7]_rep_0 (rgbtogray_inst_n_23),
        .\graydata_o_reg[7]_rep__0_0 (rgbtogray_inst_n_24),
        .graydata_valid(graydata_valid),
        .s_data_i(s_data_i),
        .s_data_valid_i(s_data_valid_i));
  LUT1 #(
    .INIT(2'h1)) 
    s_data_ready_o_INST_0
       (.I0(axis_prog_full),
        .O(s_data_ready_o));
endmodule

(* ORIG_REF_NAME = "sobel_v1_0" *) 
module design_1_sobel_v1_0_0_0_sobel_v1_0
   (stor_counter,
    rd_counter,
    wr_line_counter,
    Q,
    s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    s_axi_lite_rdata,
    s_axi_lite_rvalid,
    m_data_valid_o,
    m_data_o,
    intr_o,
    s_axi_lite_bvalid,
    s_data_ready_o,
    clk_i,
    s_data_i,
    s_data_valid_i,
    s_axi_lite_aclk,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_wdata,
    s_axi_lite_araddr,
    s_axi_lite_arvalid,
    s_axi_lite_wstrb,
    rst_n_i,
    m_data_ready_i,
    s_axi_lite_aresetn,
    s_axi_lite_bready,
    s_axi_lite_rready);
  output [11:0]stor_counter;
  output [9:0]rd_counter;
  output [9:0]wr_line_counter;
  output [9:0]Q;
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output [31:0]s_axi_lite_rdata;
  output s_axi_lite_rvalid;
  output m_data_valid_o;
  output [7:0]m_data_o;
  output intr_o;
  output s_axi_lite_bvalid;
  output s_data_ready_o;
  input clk_i;
  input [16:0]s_data_i;
  input s_data_valid_i;
  input s_axi_lite_aclk;
  input [1:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input [31:0]s_axi_lite_wdata;
  input [1:0]s_axi_lite_araddr;
  input s_axi_lite_arvalid;
  input [3:0]s_axi_lite_wstrb;
  input rst_n_i;
  input m_data_ready_i;
  input s_axi_lite_aresetn;
  input s_axi_lite_bready;
  input s_axi_lite_rready;

  wire [9:0]Q;
  wire clk_i;
  wire intr_o;
  wire [9:6]\kontrolle_inst/line0/rdptr_r ;
  wire [5:2]\kontrolle_inst/line0/rdptr_r_reg__0 ;
  wire [9:6]\kontrolle_inst/line1/rdptr_r ;
  wire [5:2]\kontrolle_inst/line1/rdptr_r_reg__0 ;
  wire [9:6]\kontrolle_inst/line2/rdptr_r ;
  wire [5:2]\kontrolle_inst/line2/rdptr_r_reg__0 ;
  wire [9:6]\kontrolle_inst/line3/rdptr_r ;
  wire [5:2]\kontrolle_inst/line3/rdptr_r_reg__0 ;
  wire [7:0]m_data_o;
  wire m_data_ready_i;
  wire m_data_valid_o;
  wire [9:0]rd_counter;
  wire rst_n_i;
  wire s_axi_lite_aclk;
  wire [1:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [1:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire [3:0]s_axi_lite_wstrb;
  wire s_axi_lite_wvalid;
  wire [16:0]s_data_i;
  wire s_data_ready_o;
  wire s_data_valid_i;
  wire sobel_top_inst_n_100;
  wire sobel_top_inst_n_101;
  wire sobel_top_inst_n_102;
  wire sobel_top_inst_n_103;
  wire sobel_top_inst_n_104;
  wire sobel_top_inst_n_73;
  wire sobel_top_inst_n_74;
  wire sobel_top_inst_n_75;
  wire sobel_top_inst_n_76;
  wire sobel_top_inst_n_77;
  wire sobel_top_inst_n_78;
  wire sobel_top_inst_n_79;
  wire sobel_top_inst_n_80;
  wire sobel_top_inst_n_89;
  wire sobel_top_inst_n_90;
  wire sobel_top_inst_n_91;
  wire sobel_top_inst_n_92;
  wire sobel_top_inst_n_93;
  wire sobel_top_inst_n_94;
  wire sobel_top_inst_n_95;
  wire sobel_top_inst_n_96;
  wire sobel_top_inst_n_97;
  wire sobel_top_inst_n_98;
  wire sobel_top_inst_n_99;
  wire sobel_v1_0_s_axi_lite_inst_n_18;
  wire sobel_v1_0_s_axi_lite_inst_n_19;
  wire sobel_v1_0_s_axi_lite_inst_n_20;
  wire sobel_v1_0_s_axi_lite_inst_n_21;
  wire sobel_v1_0_s_axi_lite_inst_n_22;
  wire sobel_v1_0_s_axi_lite_inst_n_23;
  wire sobel_v1_0_s_axi_lite_inst_n_24;
  wire sobel_v1_0_s_axi_lite_inst_n_25;
  wire sobel_v1_0_s_axi_lite_inst_n_26;
  wire sobel_v1_0_s_axi_lite_inst_n_27;
  wire sobel_v1_0_s_axi_lite_inst_n_28;
  wire sobel_v1_0_s_axi_lite_inst_n_29;
  wire sobel_v1_0_s_axi_lite_inst_n_30;
  wire sobel_v1_0_s_axi_lite_inst_n_31;
  wire sobel_v1_0_s_axi_lite_inst_n_32;
  wire sobel_v1_0_s_axi_lite_inst_n_33;
  wire sobel_v1_0_s_axi_lite_inst_n_34;
  wire sobel_v1_0_s_axi_lite_inst_n_35;
  wire sobel_v1_0_s_axi_lite_inst_n_36;
  wire sobel_v1_0_s_axi_lite_inst_n_37;
  wire sobel_v1_0_s_axi_lite_inst_n_38;
  wire sobel_v1_0_s_axi_lite_inst_n_39;
  wire sobel_v1_0_s_axi_lite_inst_n_40;
  wire sobel_v1_0_s_axi_lite_inst_n_41;
  wire sobel_v1_0_s_axi_lite_inst_n_42;
  wire sobel_v1_0_s_axi_lite_inst_n_43;
  wire sobel_v1_0_s_axi_lite_inst_n_44;
  wire sobel_v1_0_s_axi_lite_inst_n_45;
  wire sobel_v1_0_s_axi_lite_inst_n_46;
  wire sobel_v1_0_s_axi_lite_inst_n_47;
  wire sobel_v1_0_s_axi_lite_inst_n_48;
  wire sobel_v1_0_s_axi_lite_inst_n_49;
  wire sobel_v1_0_s_axi_lite_inst_n_5;
  wire sobel_v1_0_s_axi_lite_inst_n_50;
  wire sobel_v1_0_s_axi_lite_inst_n_51;
  wire sobel_v1_0_s_axi_lite_inst_n_52;
  wire sobel_v1_0_s_axi_lite_inst_n_53;
  wire sobel_v1_0_s_axi_lite_inst_n_54;
  wire sobel_v1_0_s_axi_lite_inst_n_55;
  wire sobel_v1_0_s_axi_lite_inst_n_56;
  wire sobel_v1_0_s_axi_lite_inst_n_57;
  wire sobel_v1_0_s_axi_lite_inst_n_58;
  wire sobel_v1_0_s_axi_lite_inst_n_59;
  wire sobel_v1_0_s_axi_lite_inst_n_6;
  wire sobel_v1_0_s_axi_lite_inst_n_60;
  wire sobel_v1_0_s_axi_lite_inst_n_61;
  wire sobel_v1_0_s_axi_lite_inst_n_62;
  wire sobel_v1_0_s_axi_lite_inst_n_63;
  wire sobel_v1_0_s_axi_lite_inst_n_64;
  wire sobel_v1_0_s_axi_lite_inst_n_65;
  wire sobel_v1_0_s_axi_lite_inst_n_66;
  wire sobel_v1_0_s_axi_lite_inst_n_67;
  wire sobel_v1_0_s_axi_lite_inst_n_68;
  wire sobel_v1_0_s_axi_lite_inst_n_69;
  wire sobel_v1_0_s_axi_lite_inst_n_7;
  wire sobel_v1_0_s_axi_lite_inst_n_70;
  wire sobel_v1_0_s_axi_lite_inst_n_71;
  wire sobel_v1_0_s_axi_lite_inst_n_72;
  wire sobel_v1_0_s_axi_lite_inst_n_73;
  wire sobel_v1_0_s_axi_lite_inst_n_74;
  wire sobel_v1_0_s_axi_lite_inst_n_75;
  wire sobel_v1_0_s_axi_lite_inst_n_76;
  wire sobel_v1_0_s_axi_lite_inst_n_77;
  wire sobel_v1_0_s_axi_lite_inst_n_78;
  wire sobel_v1_0_s_axi_lite_inst_n_79;
  wire sobel_v1_0_s_axi_lite_inst_n_80;
  wire sobel_v1_0_s_axi_lite_inst_n_81;
  wire sobel_v1_0_s_axi_lite_inst_n_82;
  wire sobel_v1_0_s_axi_lite_inst_n_83;
  wire sobel_v1_0_s_axi_lite_inst_n_84;
  wire sobel_v1_0_s_axi_lite_inst_n_85;
  wire sobel_v1_0_s_axi_lite_inst_n_86;
  wire sobel_v1_0_s_axi_lite_inst_n_87;
  wire sobel_v1_0_s_axi_lite_inst_n_88;
  wire sobel_v1_0_s_axi_lite_inst_n_89;
  wire sobel_v1_0_s_axi_lite_inst_n_90;
  wire sobel_v1_0_s_axi_lite_inst_n_91;
  wire sobel_v1_0_s_axi_lite_inst_n_92;
  wire sobel_v1_0_s_axi_lite_inst_n_93;
  wire [11:0]stor_counter;
  wire [9:0]wr_line_counter;
  wire [9:2]wrptr_r_reg;

  design_1_sobel_v1_0_0_0_sobel_top sobel_top_inst
       (.DI(stor_counter[3:0]),
        .Q(Q[8:0]),
        .S({sobel_v1_0_s_axi_lite_inst_n_5,sobel_v1_0_s_axi_lite_inst_n_6,sobel_v1_0_s_axi_lite_inst_n_7}),
        .clk_i(clk_i),
        .intr_o(intr_o),
        .m_data_o(m_data_o),
        .m_data_ready_i(m_data_ready_i),
        .m_data_valid_o(m_data_valid_o),
        .plusOp_carry__0({sobel_v1_0_s_axi_lite_inst_n_18,sobel_v1_0_s_axi_lite_inst_n_19,sobel_v1_0_s_axi_lite_inst_n_20,sobel_v1_0_s_axi_lite_inst_n_21}),
        .plusOp_carry__1({sobel_v1_0_s_axi_lite_inst_n_22,sobel_v1_0_s_axi_lite_inst_n_23,sobel_v1_0_s_axi_lite_inst_n_24,sobel_v1_0_s_axi_lite_inst_n_25}),
        .rd_counter_r1_carry(sobel_v1_0_s_axi_lite_inst_n_76),
        .rd_counter_r1_carry_0(sobel_v1_0_s_axi_lite_inst_n_77),
        .rd_counter_r1_carry__0({sobel_v1_0_s_axi_lite_inst_n_26,sobel_v1_0_s_axi_lite_inst_n_27,sobel_v1_0_s_axi_lite_inst_n_28}),
        .rd_counter_r1_carry__0_0({sobel_v1_0_s_axi_lite_inst_n_29,sobel_v1_0_s_axi_lite_inst_n_30}),
        .rd_counter_r1_carry__0_1(sobel_v1_0_s_axi_lite_inst_n_79),
        .rd_counter_r1_carry__0_2(sobel_v1_0_s_axi_lite_inst_n_80),
        .\rd_counter_r_reg[0] (sobel_v1_0_s_axi_lite_inst_n_78),
        .\rd_counter_r_reg[9] (rd_counter),
        .rdptr_r(\kontrolle_inst/line2/rdptr_r ),
        .rdptr_r1_carry__0({sobel_v1_0_s_axi_lite_inst_n_31,sobel_v1_0_s_axi_lite_inst_n_32,sobel_v1_0_s_axi_lite_inst_n_33}),
        .rdptr_r1_carry__0_0({sobel_v1_0_s_axi_lite_inst_n_34,sobel_v1_0_s_axi_lite_inst_n_35}),
        .rdptr_r1_carry__0_1({sobel_v1_0_s_axi_lite_inst_n_36,sobel_v1_0_s_axi_lite_inst_n_37,sobel_v1_0_s_axi_lite_inst_n_38}),
        .rdptr_r1_carry__0_2({sobel_v1_0_s_axi_lite_inst_n_39,sobel_v1_0_s_axi_lite_inst_n_40}),
        .rdptr_r1_carry__0_3({sobel_v1_0_s_axi_lite_inst_n_41,sobel_v1_0_s_axi_lite_inst_n_42,sobel_v1_0_s_axi_lite_inst_n_43}),
        .rdptr_r1_carry__0_4({sobel_v1_0_s_axi_lite_inst_n_44,sobel_v1_0_s_axi_lite_inst_n_45}),
        .rdptr_r1_carry__0_5({sobel_v1_0_s_axi_lite_inst_n_46,sobel_v1_0_s_axi_lite_inst_n_47,sobel_v1_0_s_axi_lite_inst_n_48}),
        .rdptr_r1_carry__0_6({sobel_v1_0_s_axi_lite_inst_n_49,sobel_v1_0_s_axi_lite_inst_n_50}),
        .rdptr_r_0(\kontrolle_inst/line3/rdptr_r ),
        .rdptr_r_1(\kontrolle_inst/line0/rdptr_r ),
        .rdptr_r_2(\kontrolle_inst/line1/rdptr_r ),
        .\rdptr_r_reg[0]_rep (sobel_v1_0_s_axi_lite_inst_n_86),
        .\rdptr_r_reg[0]_rep_0 (sobel_v1_0_s_axi_lite_inst_n_87),
        .\rdptr_r_reg[0]_rep_1 (sobel_v1_0_s_axi_lite_inst_n_88),
        .\rdptr_r_reg[0]_rep_2 (sobel_v1_0_s_axi_lite_inst_n_89),
        .\rdptr_r_reg[5] (\kontrolle_inst/line0/rdptr_r_reg__0 ),
        .\rdptr_r_reg[5]_0 (\kontrolle_inst/line1/rdptr_r_reg__0 ),
        .\rdptr_r_reg[5]_1 (\kontrolle_inst/line2/rdptr_r_reg__0 ),
        .\rdptr_r_reg[5]_2 (\kontrolle_inst/line3/rdptr_r_reg__0 ),
        .rst_n_i(rst_n_i),
        .s_data_i(s_data_i),
        .s_data_ready_o(s_data_ready_o),
        .s_data_valid_i(s_data_valid_i),
        .\stor_pixel_count_r_reg[10] (stor_counter[10:8]),
        .\stor_pixel_count_r_reg[11] (stor_counter[11]),
        .\stor_pixel_count_r_reg[7] (stor_counter[7:4]),
        .wr_linepixel_counter_r1_carry(sobel_v1_0_s_axi_lite_inst_n_81),
        .wr_linepixel_counter_r1_carry_0(sobel_v1_0_s_axi_lite_inst_n_82),
        .wr_linepixel_counter_r1_carry__0({sobel_v1_0_s_axi_lite_inst_n_51,sobel_v1_0_s_axi_lite_inst_n_52,sobel_v1_0_s_axi_lite_inst_n_53}),
        .wr_linepixel_counter_r1_carry__0_0({sobel_v1_0_s_axi_lite_inst_n_54,sobel_v1_0_s_axi_lite_inst_n_55}),
        .wr_linepixel_counter_r1_carry__0_1(sobel_v1_0_s_axi_lite_inst_n_84),
        .wr_linepixel_counter_r1_carry__0_2(sobel_v1_0_s_axi_lite_inst_n_85),
        .\wr_linepixel_counter_r_reg[0] (sobel_v1_0_s_axi_lite_inst_n_83),
        .\wr_linepixel_counter_r_reg[9] (wr_line_counter),
        .wrptr_r1_carry__0({sobel_v1_0_s_axi_lite_inst_n_56,sobel_v1_0_s_axi_lite_inst_n_57,sobel_v1_0_s_axi_lite_inst_n_58}),
        .wrptr_r1_carry__0_0({sobel_v1_0_s_axi_lite_inst_n_59,sobel_v1_0_s_axi_lite_inst_n_60}),
        .wrptr_r1_carry__0_1({sobel_v1_0_s_axi_lite_inst_n_61,sobel_v1_0_s_axi_lite_inst_n_62,sobel_v1_0_s_axi_lite_inst_n_63}),
        .wrptr_r1_carry__0_2({sobel_v1_0_s_axi_lite_inst_n_64,sobel_v1_0_s_axi_lite_inst_n_65}),
        .wrptr_r1_carry__0_3({sobel_v1_0_s_axi_lite_inst_n_66,sobel_v1_0_s_axi_lite_inst_n_67,sobel_v1_0_s_axi_lite_inst_n_68}),
        .wrptr_r1_carry__0_4({sobel_v1_0_s_axi_lite_inst_n_69,sobel_v1_0_s_axi_lite_inst_n_70}),
        .wrptr_r1_carry__0_5({sobel_v1_0_s_axi_lite_inst_n_71,sobel_v1_0_s_axi_lite_inst_n_72,sobel_v1_0_s_axi_lite_inst_n_73}),
        .wrptr_r1_carry__0_6({sobel_v1_0_s_axi_lite_inst_n_74,sobel_v1_0_s_axi_lite_inst_n_75}),
        .\wrptr_r_reg[0] (sobel_v1_0_s_axi_lite_inst_n_90),
        .\wrptr_r_reg[0]_0 (sobel_v1_0_s_axi_lite_inst_n_91),
        .\wrptr_r_reg[0]_1 (sobel_v1_0_s_axi_lite_inst_n_92),
        .\wrptr_r_reg[0]_2 (sobel_v1_0_s_axi_lite_inst_n_93),
        .\wrptr_r_reg[9] ({sobel_top_inst_n_73,sobel_top_inst_n_74,sobel_top_inst_n_75,sobel_top_inst_n_76,sobel_top_inst_n_77,sobel_top_inst_n_78,sobel_top_inst_n_79,sobel_top_inst_n_80}),
        .\wrptr_r_reg[9]_0 (wrptr_r_reg),
        .\wrptr_r_reg[9]_1 ({sobel_top_inst_n_89,sobel_top_inst_n_90,sobel_top_inst_n_91,sobel_top_inst_n_92,sobel_top_inst_n_93,sobel_top_inst_n_94,sobel_top_inst_n_95,sobel_top_inst_n_96}),
        .\wrptr_r_reg[9]_2 ({sobel_top_inst_n_97,sobel_top_inst_n_98,sobel_top_inst_n_99,sobel_top_inst_n_100,sobel_top_inst_n_101,sobel_top_inst_n_102,sobel_top_inst_n_103,sobel_top_inst_n_104}));
  design_1_sobel_v1_0_0_0_sobel_v1_0_S_AXI_Lite sobel_v1_0_s_axi_lite_inst
       (.Q(Q),
        .S({sobel_v1_0_s_axi_lite_inst_n_5,sobel_v1_0_s_axi_lite_inst_n_6,sobel_v1_0_s_axi_lite_inst_n_7}),
        .axi_arready_reg_0(s_axi_lite_arready),
        .axi_awready_reg_0(s_axi_lite_awready),
        .axi_wready_reg_0(s_axi_lite_wready),
        .rd_counter(rd_counter[9:2]),
        .\rd_counter_r_reg[8] (sobel_v1_0_s_axi_lite_inst_n_78),
        .rdptr_r(\kontrolle_inst/line0/rdptr_r ),
        .rdptr_r1_carry(\kontrolle_inst/line0/rdptr_r_reg__0 ),
        .rdptr_r1_carry_0(\kontrolle_inst/line1/rdptr_r_reg__0 ),
        .rdptr_r1_carry_1(\kontrolle_inst/line2/rdptr_r_reg__0 ),
        .rdptr_r1_carry_2(\kontrolle_inst/line3/rdptr_r_reg__0 ),
        .rdptr_r_0(\kontrolle_inst/line1/rdptr_r ),
        .rdptr_r_1(\kontrolle_inst/line2/rdptr_r ),
        .rdptr_r_2(\kontrolle_inst/line3/rdptr_r ),
        .\rdptr_r_reg[8] (sobel_v1_0_s_axi_lite_inst_n_86),
        .\rdptr_r_reg[8]_0 (sobel_v1_0_s_axi_lite_inst_n_87),
        .\rdptr_r_reg[8]_1 (sobel_v1_0_s_axi_lite_inst_n_88),
        .\rdptr_r_reg[8]_2 (sobel_v1_0_s_axi_lite_inst_n_89),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wstrb(s_axi_lite_wstrb),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .\slv_reg0_reg[3]_0 (sobel_v1_0_s_axi_lite_inst_n_76),
        .\slv_reg0_reg[3]_1 (sobel_v1_0_s_axi_lite_inst_n_81),
        .\slv_reg0_reg[4]_0 (sobel_v1_0_s_axi_lite_inst_n_77),
        .\slv_reg0_reg[4]_1 (sobel_v1_0_s_axi_lite_inst_n_82),
        .\slv_reg0_reg[5]_0 ({sobel_v1_0_s_axi_lite_inst_n_18,sobel_v1_0_s_axi_lite_inst_n_19,sobel_v1_0_s_axi_lite_inst_n_20,sobel_v1_0_s_axi_lite_inst_n_21}),
        .\slv_reg0_reg[6]_0 ({sobel_v1_0_s_axi_lite_inst_n_26,sobel_v1_0_s_axi_lite_inst_n_27,sobel_v1_0_s_axi_lite_inst_n_28}),
        .\slv_reg0_reg[6]_1 ({sobel_v1_0_s_axi_lite_inst_n_29,sobel_v1_0_s_axi_lite_inst_n_30}),
        .\slv_reg0_reg[6]_10 ({sobel_v1_0_s_axi_lite_inst_n_51,sobel_v1_0_s_axi_lite_inst_n_52,sobel_v1_0_s_axi_lite_inst_n_53}),
        .\slv_reg0_reg[6]_11 ({sobel_v1_0_s_axi_lite_inst_n_54,sobel_v1_0_s_axi_lite_inst_n_55}),
        .\slv_reg0_reg[6]_12 ({sobel_v1_0_s_axi_lite_inst_n_56,sobel_v1_0_s_axi_lite_inst_n_57,sobel_v1_0_s_axi_lite_inst_n_58}),
        .\slv_reg0_reg[6]_13 ({sobel_v1_0_s_axi_lite_inst_n_59,sobel_v1_0_s_axi_lite_inst_n_60}),
        .\slv_reg0_reg[6]_14 ({sobel_v1_0_s_axi_lite_inst_n_61,sobel_v1_0_s_axi_lite_inst_n_62,sobel_v1_0_s_axi_lite_inst_n_63}),
        .\slv_reg0_reg[6]_15 ({sobel_v1_0_s_axi_lite_inst_n_64,sobel_v1_0_s_axi_lite_inst_n_65}),
        .\slv_reg0_reg[6]_16 ({sobel_v1_0_s_axi_lite_inst_n_66,sobel_v1_0_s_axi_lite_inst_n_67,sobel_v1_0_s_axi_lite_inst_n_68}),
        .\slv_reg0_reg[6]_17 ({sobel_v1_0_s_axi_lite_inst_n_69,sobel_v1_0_s_axi_lite_inst_n_70}),
        .\slv_reg0_reg[6]_18 ({sobel_v1_0_s_axi_lite_inst_n_71,sobel_v1_0_s_axi_lite_inst_n_72,sobel_v1_0_s_axi_lite_inst_n_73}),
        .\slv_reg0_reg[6]_19 ({sobel_v1_0_s_axi_lite_inst_n_74,sobel_v1_0_s_axi_lite_inst_n_75}),
        .\slv_reg0_reg[6]_2 ({sobel_v1_0_s_axi_lite_inst_n_31,sobel_v1_0_s_axi_lite_inst_n_32,sobel_v1_0_s_axi_lite_inst_n_33}),
        .\slv_reg0_reg[6]_3 ({sobel_v1_0_s_axi_lite_inst_n_34,sobel_v1_0_s_axi_lite_inst_n_35}),
        .\slv_reg0_reg[6]_4 ({sobel_v1_0_s_axi_lite_inst_n_36,sobel_v1_0_s_axi_lite_inst_n_37,sobel_v1_0_s_axi_lite_inst_n_38}),
        .\slv_reg0_reg[6]_5 ({sobel_v1_0_s_axi_lite_inst_n_39,sobel_v1_0_s_axi_lite_inst_n_40}),
        .\slv_reg0_reg[6]_6 ({sobel_v1_0_s_axi_lite_inst_n_41,sobel_v1_0_s_axi_lite_inst_n_42,sobel_v1_0_s_axi_lite_inst_n_43}),
        .\slv_reg0_reg[6]_7 ({sobel_v1_0_s_axi_lite_inst_n_44,sobel_v1_0_s_axi_lite_inst_n_45}),
        .\slv_reg0_reg[6]_8 ({sobel_v1_0_s_axi_lite_inst_n_46,sobel_v1_0_s_axi_lite_inst_n_47,sobel_v1_0_s_axi_lite_inst_n_48}),
        .\slv_reg0_reg[6]_9 ({sobel_v1_0_s_axi_lite_inst_n_49,sobel_v1_0_s_axi_lite_inst_n_50}),
        .\slv_reg0_reg[7]_0 (sobel_v1_0_s_axi_lite_inst_n_79),
        .\slv_reg0_reg[7]_1 (sobel_v1_0_s_axi_lite_inst_n_84),
        .\slv_reg0_reg[8]_0 (sobel_v1_0_s_axi_lite_inst_n_80),
        .\slv_reg0_reg[8]_1 (sobel_v1_0_s_axi_lite_inst_n_85),
        .\slv_reg0_reg[9]_0 ({sobel_v1_0_s_axi_lite_inst_n_22,sobel_v1_0_s_axi_lite_inst_n_23,sobel_v1_0_s_axi_lite_inst_n_24,sobel_v1_0_s_axi_lite_inst_n_25}),
        .wr_line_counter(wr_line_counter[9:2]),
        .\wr_linepixel_counter_r_reg[8] (sobel_v1_0_s_axi_lite_inst_n_83),
        .wrptr_r1_carry__0({sobel_top_inst_n_73,sobel_top_inst_n_74,sobel_top_inst_n_75,sobel_top_inst_n_76,sobel_top_inst_n_77,sobel_top_inst_n_78,sobel_top_inst_n_79,sobel_top_inst_n_80}),
        .wrptr_r1_carry__0_0(wrptr_r_reg),
        .wrptr_r1_carry__0_1({sobel_top_inst_n_89,sobel_top_inst_n_90,sobel_top_inst_n_91,sobel_top_inst_n_92,sobel_top_inst_n_93,sobel_top_inst_n_94,sobel_top_inst_n_95,sobel_top_inst_n_96}),
        .wrptr_r1_carry__0_2({sobel_top_inst_n_97,sobel_top_inst_n_98,sobel_top_inst_n_99,sobel_top_inst_n_100,sobel_top_inst_n_101,sobel_top_inst_n_102,sobel_top_inst_n_103,sobel_top_inst_n_104}),
        .\wrptr_r_reg[8] (sobel_v1_0_s_axi_lite_inst_n_90),
        .\wrptr_r_reg[8]_0 (sobel_v1_0_s_axi_lite_inst_n_91),
        .\wrptr_r_reg[8]_1 (sobel_v1_0_s_axi_lite_inst_n_92),
        .\wrptr_r_reg[8]_2 (sobel_v1_0_s_axi_lite_inst_n_93));
endmodule

(* ORIG_REF_NAME = "sobel_v1_0_S_AXI_Lite" *) 
module design_1_sobel_v1_0_0_0_sobel_v1_0_S_AXI_Lite
   (axi_awready_reg_0,
    axi_wready_reg_0,
    axi_arready_reg_0,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    S,
    Q,
    \slv_reg0_reg[5]_0 ,
    \slv_reg0_reg[9]_0 ,
    \slv_reg0_reg[6]_0 ,
    \slv_reg0_reg[6]_1 ,
    \slv_reg0_reg[6]_2 ,
    \slv_reg0_reg[6]_3 ,
    \slv_reg0_reg[6]_4 ,
    \slv_reg0_reg[6]_5 ,
    \slv_reg0_reg[6]_6 ,
    \slv_reg0_reg[6]_7 ,
    \slv_reg0_reg[6]_8 ,
    \slv_reg0_reg[6]_9 ,
    \slv_reg0_reg[6]_10 ,
    \slv_reg0_reg[6]_11 ,
    \slv_reg0_reg[6]_12 ,
    \slv_reg0_reg[6]_13 ,
    \slv_reg0_reg[6]_14 ,
    \slv_reg0_reg[6]_15 ,
    \slv_reg0_reg[6]_16 ,
    \slv_reg0_reg[6]_17 ,
    \slv_reg0_reg[6]_18 ,
    \slv_reg0_reg[6]_19 ,
    \slv_reg0_reg[3]_0 ,
    \slv_reg0_reg[4]_0 ,
    \rd_counter_r_reg[8] ,
    \slv_reg0_reg[7]_0 ,
    \slv_reg0_reg[8]_0 ,
    \slv_reg0_reg[3]_1 ,
    \slv_reg0_reg[4]_1 ,
    \wr_linepixel_counter_r_reg[8] ,
    \slv_reg0_reg[7]_1 ,
    \slv_reg0_reg[8]_1 ,
    \rdptr_r_reg[8] ,
    \rdptr_r_reg[8]_0 ,
    \rdptr_r_reg[8]_1 ,
    \rdptr_r_reg[8]_2 ,
    \wrptr_r_reg[8] ,
    \wrptr_r_reg[8]_0 ,
    \wrptr_r_reg[8]_1 ,
    \wrptr_r_reg[8]_2 ,
    s_axi_lite_rdata,
    s_axi_lite_aclk,
    rd_counter,
    rdptr_r,
    rdptr_r_0,
    rdptr_r_1,
    rdptr_r_2,
    wr_line_counter,
    wrptr_r1_carry__0,
    wrptr_r1_carry__0_0,
    wrptr_r1_carry__0_1,
    wrptr_r1_carry__0_2,
    rdptr_r1_carry,
    rdptr_r1_carry_0,
    rdptr_r1_carry_1,
    rdptr_r1_carry_2,
    s_axi_lite_aresetn,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_rready,
    s_axi_lite_awaddr,
    s_axi_lite_wdata,
    s_axi_lite_araddr,
    s_axi_lite_wstrb);
  output axi_awready_reg_0;
  output axi_wready_reg_0;
  output axi_arready_reg_0;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output [2:0]S;
  output [9:0]Q;
  output [3:0]\slv_reg0_reg[5]_0 ;
  output [3:0]\slv_reg0_reg[9]_0 ;
  output [2:0]\slv_reg0_reg[6]_0 ;
  output [1:0]\slv_reg0_reg[6]_1 ;
  output [2:0]\slv_reg0_reg[6]_2 ;
  output [1:0]\slv_reg0_reg[6]_3 ;
  output [2:0]\slv_reg0_reg[6]_4 ;
  output [1:0]\slv_reg0_reg[6]_5 ;
  output [2:0]\slv_reg0_reg[6]_6 ;
  output [1:0]\slv_reg0_reg[6]_7 ;
  output [2:0]\slv_reg0_reg[6]_8 ;
  output [1:0]\slv_reg0_reg[6]_9 ;
  output [2:0]\slv_reg0_reg[6]_10 ;
  output [1:0]\slv_reg0_reg[6]_11 ;
  output [2:0]\slv_reg0_reg[6]_12 ;
  output [1:0]\slv_reg0_reg[6]_13 ;
  output [2:0]\slv_reg0_reg[6]_14 ;
  output [1:0]\slv_reg0_reg[6]_15 ;
  output [2:0]\slv_reg0_reg[6]_16 ;
  output [1:0]\slv_reg0_reg[6]_17 ;
  output [2:0]\slv_reg0_reg[6]_18 ;
  output [1:0]\slv_reg0_reg[6]_19 ;
  output \slv_reg0_reg[3]_0 ;
  output \slv_reg0_reg[4]_0 ;
  output [0:0]\rd_counter_r_reg[8] ;
  output \slv_reg0_reg[7]_0 ;
  output \slv_reg0_reg[8]_0 ;
  output \slv_reg0_reg[3]_1 ;
  output \slv_reg0_reg[4]_1 ;
  output [0:0]\wr_linepixel_counter_r_reg[8] ;
  output \slv_reg0_reg[7]_1 ;
  output \slv_reg0_reg[8]_1 ;
  output [0:0]\rdptr_r_reg[8] ;
  output [0:0]\rdptr_r_reg[8]_0 ;
  output [0:0]\rdptr_r_reg[8]_1 ;
  output [0:0]\rdptr_r_reg[8]_2 ;
  output [0:0]\wrptr_r_reg[8] ;
  output [0:0]\wrptr_r_reg[8]_0 ;
  output [0:0]\wrptr_r_reg[8]_1 ;
  output [0:0]\wrptr_r_reg[8]_2 ;
  output [31:0]s_axi_lite_rdata;
  input s_axi_lite_aclk;
  input [7:0]rd_counter;
  input [3:0]rdptr_r;
  input [3:0]rdptr_r_0;
  input [3:0]rdptr_r_1;
  input [3:0]rdptr_r_2;
  input [7:0]wr_line_counter;
  input [7:0]wrptr_r1_carry__0;
  input [7:0]wrptr_r1_carry__0_0;
  input [7:0]wrptr_r1_carry__0_1;
  input [7:0]wrptr_r1_carry__0_2;
  input [3:0]rdptr_r1_carry;
  input [3:0]rdptr_r1_carry_0;
  input [3:0]rdptr_r1_carry_1;
  input [3:0]rdptr_r1_carry_2;
  input s_axi_lite_aresetn;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  input s_axi_lite_rready;
  input [1:0]s_axi_lite_awaddr;
  input [31:0]s_axi_lite_wdata;
  input [1:0]s_axi_lite_araddr;
  input [3:0]s_axi_lite_wstrb;

  wire [9:0]Q;
  wire [2:0]S;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire [3:2]axi_araddr;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire axi_arready0;
  wire axi_arready_reg_0;
  wire \axi_awaddr[2]_i_1_n_0 ;
  wire \axi_awaddr[3]_i_1_n_0 ;
  wire axi_awready0;
  wire axi_awready_reg_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire axi_wready_reg_0;
  wire [1:0]p_0_in;
  wire [31:0]p_1_in;
  wire [7:0]rd_counter;
  wire rd_counter_r1_carry_i_9_n_0;
  wire [0:0]\rd_counter_r_reg[8] ;
  wire [3:0]rdptr_r;
  wire [3:0]rdptr_r1_carry;
  wire [3:0]rdptr_r1_carry_0;
  wire [3:0]rdptr_r1_carry_1;
  wire [3:0]rdptr_r1_carry_2;
  wire [3:0]rdptr_r_0;
  wire [3:0]rdptr_r_1;
  wire [3:0]rdptr_r_2;
  wire [0:0]\rdptr_r_reg[8] ;
  wire [0:0]\rdptr_r_reg[8]_0 ;
  wire [0:0]\rdptr_r_reg[8]_1 ;
  wire [0:0]\rdptr_r_reg[8]_2 ;
  wire [31:0]reg_data_out;
  wire s_axi_lite_aclk;
  wire [1:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arvalid;
  wire [1:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire [3:0]s_axi_lite_wstrb;
  wire s_axi_lite_wvalid;
  wire [31:10]slv_reg0;
  wire \slv_reg0[9]_i_1_n_0 ;
  wire \slv_reg0_reg[3]_0 ;
  wire \slv_reg0_reg[3]_1 ;
  wire \slv_reg0_reg[4]_0 ;
  wire \slv_reg0_reg[4]_1 ;
  wire [3:0]\slv_reg0_reg[5]_0 ;
  wire [2:0]\slv_reg0_reg[6]_0 ;
  wire [1:0]\slv_reg0_reg[6]_1 ;
  wire [2:0]\slv_reg0_reg[6]_10 ;
  wire [1:0]\slv_reg0_reg[6]_11 ;
  wire [2:0]\slv_reg0_reg[6]_12 ;
  wire [1:0]\slv_reg0_reg[6]_13 ;
  wire [2:0]\slv_reg0_reg[6]_14 ;
  wire [1:0]\slv_reg0_reg[6]_15 ;
  wire [2:0]\slv_reg0_reg[6]_16 ;
  wire [1:0]\slv_reg0_reg[6]_17 ;
  wire [2:0]\slv_reg0_reg[6]_18 ;
  wire [1:0]\slv_reg0_reg[6]_19 ;
  wire [2:0]\slv_reg0_reg[6]_2 ;
  wire [1:0]\slv_reg0_reg[6]_3 ;
  wire [2:0]\slv_reg0_reg[6]_4 ;
  wire [1:0]\slv_reg0_reg[6]_5 ;
  wire [2:0]\slv_reg0_reg[6]_6 ;
  wire [1:0]\slv_reg0_reg[6]_7 ;
  wire [2:0]\slv_reg0_reg[6]_8 ;
  wire [1:0]\slv_reg0_reg[6]_9 ;
  wire \slv_reg0_reg[7]_0 ;
  wire \slv_reg0_reg[7]_1 ;
  wire \slv_reg0_reg[8]_0 ;
  wire \slv_reg0_reg[8]_1 ;
  wire [3:0]\slv_reg0_reg[9]_0 ;
  wire [31:0]slv_reg1;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire [31:0]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [31:0]slv_reg3;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire slv_reg_rden;
  wire slv_reg_wren__2;
  wire [7:0]wr_line_counter;
  wire wr_linepixel_counter_r1_carry_i_9_n_0;
  wire [0:0]\wr_linepixel_counter_r_reg[8] ;
  wire [7:0]wrptr_r1_carry__0;
  wire [7:0]wrptr_r1_carry__0_0;
  wire [7:0]wrptr_r1_carry__0_1;
  wire [7:0]wrptr_r1_carry__0_2;
  wire [0:0]\wrptr_r_reg[8] ;
  wire [0:0]\wrptr_r_reg[8]_0 ;
  wire [0:0]\wrptr_r_reg[8]_1 ;
  wire [0:0]\wrptr_r_reg[8]_2 ;

  LUT6 #(
    .INIT(64'hBFFFBF00BF00BF00)) 
    aw_en_i_1
       (.I0(axi_awready_reg_0),
        .I1(s_axi_lite_awvalid),
        .I2(s_axi_lite_wvalid),
        .I3(aw_en_reg_n_0),
        .I4(s_axi_lite_bready),
        .I5(s_axi_lite_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(\slv_reg0[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[2]_i_1 
       (.I0(s_axi_lite_araddr[0]),
        .I1(s_axi_lite_arvalid),
        .I2(axi_arready_reg_0),
        .I3(axi_araddr[2]),
        .O(\axi_araddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[3]_i_1 
       (.I0(s_axi_lite_araddr[1]),
        .I1(s_axi_lite_arvalid),
        .I2(axi_arready_reg_0),
        .I3(axi_araddr[3]),
        .O(\axi_araddr[3]_i_1_n_0 ));
  FDSE \axi_araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(axi_araddr[2]),
        .S(\slv_reg0[9]_i_1_n_0 ));
  FDSE \axi_araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(axi_araddr[3]),
        .S(\slv_reg0[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s_axi_lite_arvalid),
        .I1(axi_arready_reg_0),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(axi_arready_reg_0),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_awaddr[2]_i_1 
       (.I0(s_axi_lite_awaddr[0]),
        .I1(aw_en_reg_n_0),
        .I2(s_axi_lite_wvalid),
        .I3(s_axi_lite_awvalid),
        .I4(axi_awready_reg_0),
        .I5(p_0_in[0]),
        .O(\axi_awaddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_awaddr[3]_i_1 
       (.I0(s_axi_lite_awaddr[1]),
        .I1(aw_en_reg_n_0),
        .I2(s_axi_lite_wvalid),
        .I3(s_axi_lite_awvalid),
        .I4(axi_awready_reg_0),
        .I5(p_0_in[1]),
        .O(\axi_awaddr[3]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[2]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[3]_i_1_n_0 ),
        .Q(p_0_in[1]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    axi_awready_i_1
       (.I0(aw_en_reg_n_0),
        .I1(s_axi_lite_wvalid),
        .I2(s_axi_lite_awvalid),
        .I3(axi_awready_reg_0),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(axi_awready_reg_0),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s_axi_lite_awvalid),
        .I1(axi_awready_reg_0),
        .I2(axi_wready_reg_0),
        .I3(s_axi_lite_wvalid),
        .I4(s_axi_lite_bready),
        .I5(s_axi_lite_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s_axi_lite_bvalid),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[0]_i_1 
       (.I0(slv_reg1[0]),
        .I1(Q[0]),
        .I2(slv_reg3[0]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[0]),
        .O(reg_data_out[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[10]_i_1 
       (.I0(slv_reg1[10]),
        .I1(slv_reg0[10]),
        .I2(slv_reg3[10]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[10]),
        .O(reg_data_out[10]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[11]_i_1 
       (.I0(slv_reg1[11]),
        .I1(slv_reg0[11]),
        .I2(slv_reg3[11]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[11]),
        .O(reg_data_out[11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[12]_i_1 
       (.I0(slv_reg1[12]),
        .I1(slv_reg0[12]),
        .I2(slv_reg3[12]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[12]),
        .O(reg_data_out[12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[13]_i_1 
       (.I0(slv_reg1[13]),
        .I1(slv_reg0[13]),
        .I2(slv_reg3[13]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[13]),
        .O(reg_data_out[13]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[14]_i_1 
       (.I0(slv_reg1[14]),
        .I1(slv_reg0[14]),
        .I2(slv_reg3[14]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[14]),
        .O(reg_data_out[14]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[15]_i_1 
       (.I0(slv_reg1[15]),
        .I1(slv_reg0[15]),
        .I2(slv_reg3[15]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[15]),
        .O(reg_data_out[15]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[16]_i_1 
       (.I0(slv_reg1[16]),
        .I1(slv_reg0[16]),
        .I2(slv_reg3[16]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[16]),
        .O(reg_data_out[16]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[17]_i_1 
       (.I0(slv_reg1[17]),
        .I1(slv_reg0[17]),
        .I2(slv_reg3[17]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[17]),
        .O(reg_data_out[17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[18]_i_1 
       (.I0(slv_reg1[18]),
        .I1(slv_reg0[18]),
        .I2(slv_reg3[18]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[18]),
        .O(reg_data_out[18]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[19]_i_1 
       (.I0(slv_reg1[19]),
        .I1(slv_reg0[19]),
        .I2(slv_reg3[19]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[19]),
        .O(reg_data_out[19]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[1]_i_1 
       (.I0(slv_reg1[1]),
        .I1(Q[1]),
        .I2(slv_reg3[1]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[1]),
        .O(reg_data_out[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[20]_i_1 
       (.I0(slv_reg1[20]),
        .I1(slv_reg0[20]),
        .I2(slv_reg3[20]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[20]),
        .O(reg_data_out[20]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[21]_i_1 
       (.I0(slv_reg1[21]),
        .I1(slv_reg0[21]),
        .I2(slv_reg3[21]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[21]),
        .O(reg_data_out[21]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[22]_i_1 
       (.I0(slv_reg1[22]),
        .I1(slv_reg0[22]),
        .I2(slv_reg3[22]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[22]),
        .O(reg_data_out[22]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[23]_i_1 
       (.I0(slv_reg1[23]),
        .I1(slv_reg0[23]),
        .I2(slv_reg3[23]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[23]),
        .O(reg_data_out[23]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[24]_i_1 
       (.I0(slv_reg1[24]),
        .I1(slv_reg0[24]),
        .I2(slv_reg3[24]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[24]),
        .O(reg_data_out[24]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[25]_i_1 
       (.I0(slv_reg1[25]),
        .I1(slv_reg0[25]),
        .I2(slv_reg3[25]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[25]),
        .O(reg_data_out[25]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[26]_i_1 
       (.I0(slv_reg1[26]),
        .I1(slv_reg0[26]),
        .I2(slv_reg3[26]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[26]),
        .O(reg_data_out[26]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[27]_i_1 
       (.I0(slv_reg1[27]),
        .I1(slv_reg0[27]),
        .I2(slv_reg3[27]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[27]),
        .O(reg_data_out[27]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[28]_i_1 
       (.I0(slv_reg1[28]),
        .I1(slv_reg0[28]),
        .I2(slv_reg3[28]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[28]),
        .O(reg_data_out[28]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[29]_i_1 
       (.I0(slv_reg1[29]),
        .I1(slv_reg0[29]),
        .I2(slv_reg3[29]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[29]),
        .O(reg_data_out[29]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[2]_i_1 
       (.I0(slv_reg1[2]),
        .I1(Q[2]),
        .I2(slv_reg3[2]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[2]),
        .O(reg_data_out[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[30]_i_1 
       (.I0(slv_reg1[30]),
        .I1(slv_reg0[30]),
        .I2(slv_reg3[30]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[30]),
        .O(reg_data_out[30]));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_rdata[31]_i_1 
       (.I0(axi_arready_reg_0),
        .I1(s_axi_lite_arvalid),
        .I2(s_axi_lite_rvalid),
        .O(slv_reg_rden));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[31]_i_2 
       (.I0(slv_reg1[31]),
        .I1(slv_reg0[31]),
        .I2(slv_reg3[31]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[31]),
        .O(reg_data_out[31]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[3]_i_1 
       (.I0(slv_reg1[3]),
        .I1(Q[3]),
        .I2(slv_reg3[3]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[3]),
        .O(reg_data_out[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[4]_i_1 
       (.I0(slv_reg1[4]),
        .I1(Q[4]),
        .I2(slv_reg3[4]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[4]),
        .O(reg_data_out[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[5]_i_1 
       (.I0(slv_reg1[5]),
        .I1(Q[5]),
        .I2(slv_reg3[5]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[5]),
        .O(reg_data_out[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[6]_i_1 
       (.I0(slv_reg1[6]),
        .I1(Q[6]),
        .I2(slv_reg3[6]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[6]),
        .O(reg_data_out[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[7]_i_1 
       (.I0(slv_reg1[7]),
        .I1(Q[7]),
        .I2(slv_reg3[7]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[7]),
        .O(reg_data_out[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[8]_i_1 
       (.I0(slv_reg1[8]),
        .I1(Q[8]),
        .I2(slv_reg3[8]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[8]),
        .O(reg_data_out[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[9]_i_1 
       (.I0(slv_reg1[9]),
        .I1(Q[9]),
        .I2(slv_reg3[9]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[9]),
        .O(reg_data_out[9]));
  FDRE \axi_rdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[10]),
        .Q(s_axi_lite_rdata[10]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[11]),
        .Q(s_axi_lite_rdata[11]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[12]),
        .Q(s_axi_lite_rdata[12]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[13]),
        .Q(s_axi_lite_rdata[13]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[14]),
        .Q(s_axi_lite_rdata[14]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[15]),
        .Q(s_axi_lite_rdata[15]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[21]),
        .Q(s_axi_lite_rdata[21]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[22]),
        .Q(s_axi_lite_rdata[22]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[23]),
        .Q(s_axi_lite_rdata[23]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[24]),
        .Q(s_axi_lite_rdata[24]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[25]),
        .Q(s_axi_lite_rdata[25]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[26]),
        .Q(s_axi_lite_rdata[26]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[27]),
        .Q(s_axi_lite_rdata[27]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[28]),
        .Q(s_axi_lite_rdata[28]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[29]),
        .Q(s_axi_lite_rdata[29]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[30]),
        .Q(s_axi_lite_rdata[30]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[31]),
        .Q(s_axi_lite_rdata[31]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[6]),
        .Q(s_axi_lite_rdata[6]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[7]),
        .Q(s_axi_lite_rdata[7]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[8]),
        .Q(s_axi_lite_rdata[8]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[9]),
        .Q(s_axi_lite_rdata[9]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(s_axi_lite_arvalid),
        .I1(axi_arready_reg_0),
        .I2(s_axi_lite_rvalid),
        .I3(s_axi_lite_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s_axi_lite_rvalid),
        .R(\slv_reg0[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    axi_wready_i_1
       (.I0(aw_en_reg_n_0),
        .I1(s_axi_lite_wvalid),
        .I2(s_axi_lite_awvalid),
        .I3(axi_wready_reg_0),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(axi_wready_reg_0),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry__0_i_1
       (.I0(Q[5]),
        .I1(Q[7]),
        .O(\slv_reg0_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry__0_i_2
       (.I0(Q[4]),
        .I1(Q[6]),
        .O(\slv_reg0_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry__0_i_3
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(\slv_reg0_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry__0_i_4
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\slv_reg0_reg[5]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    multOp_carry__1_i_1
       (.I0(Q[9]),
        .O(\slv_reg0_reg[9]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    multOp_carry__1_i_2
       (.I0(Q[8]),
        .O(\slv_reg0_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry__1_i_3
       (.I0(Q[7]),
        .I1(Q[9]),
        .O(\slv_reg0_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry__1_i_4
       (.I0(Q[6]),
        .I1(Q[8]),
        .O(\slv_reg0_reg[9]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry_i_1
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry_i_2
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    multOp_carry_i_3
       (.I0(Q[1]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hF880)) 
    rd_counter_r1_carry__0_i_1
       (.I0(\slv_reg0_reg[7]_0 ),
        .I1(rd_counter[6]),
        .I2(rd_counter[7]),
        .I3(\slv_reg0_reg[8]_0 ),
        .O(\rd_counter_r_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    rd_counter_r1_carry__0_i_3
       (.I0(Q[7]),
        .I1(rd_counter_r1_carry_i_9_n_0),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(\slv_reg0_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    rd_counter_r1_carry__0_i_4
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(rd_counter_r1_carry_i_9_n_0),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(\slv_reg0_reg[8]_0 ));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    rd_counter_r1_carry_i_1
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rd_counter[4]),
        .I4(rd_counter[5]),
        .O(\slv_reg0_reg[6]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h0015FFEA)) 
    rd_counter_r1_carry_i_10
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\slv_reg0_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00000111FFFFFEEE)) 
    rd_counter_r1_carry_i_11
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\slv_reg0_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    rd_counter_r1_carry_i_2
       (.I0(\slv_reg0_reg[3]_0 ),
        .I1(rd_counter[2]),
        .I2(rd_counter[3]),
        .I3(\slv_reg0_reg[4]_0 ),
        .O(\slv_reg0_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h088C8C8CCEE0E0E0)) 
    rd_counter_r1_carry_i_3
       (.I0(rd_counter[0]),
        .I1(rd_counter[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_0 [0]));
  LUT5 #(
    .INIT(32'h81601806)) 
    rd_counter_r1_carry_i_5
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rd_counter[4]),
        .I4(rd_counter[5]),
        .O(\slv_reg0_reg[6]_1 [1]));
  LUT6 #(
    .INIT(64'h8442424221181818)) 
    rd_counter_r1_carry_i_7
       (.I0(rd_counter[0]),
        .I1(rd_counter[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    rd_counter_r1_carry_i_9
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(rd_counter_r1_carry_i_9_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry__0_i_1
       (.I0(\slv_reg0_reg[7]_0 ),
        .I1(rdptr_r[2]),
        .I2(rdptr_r[3]),
        .I3(\slv_reg0_reg[8]_0 ),
        .O(\rdptr_r_reg[8] ));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry__0_i_1__0
       (.I0(\slv_reg0_reg[7]_0 ),
        .I1(rdptr_r_0[2]),
        .I2(rdptr_r_0[3]),
        .I3(\slv_reg0_reg[8]_0 ),
        .O(\rdptr_r_reg[8]_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry__0_i_1__1
       (.I0(\slv_reg0_reg[7]_0 ),
        .I1(rdptr_r_1[2]),
        .I2(rdptr_r_1[3]),
        .I3(\slv_reg0_reg[8]_0 ),
        .O(\rdptr_r_reg[8]_1 ));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry__0_i_1__2
       (.I0(\slv_reg0_reg[7]_0 ),
        .I1(rdptr_r_2[2]),
        .I2(rdptr_r_2[3]),
        .I3(\slv_reg0_reg[8]_0 ),
        .O(\rdptr_r_reg[8]_2 ));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    rdptr_r1_carry_i_1
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r[0]),
        .I4(rdptr_r[1]),
        .O(\slv_reg0_reg[6]_2 [2]));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    rdptr_r1_carry_i_1__0
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r_0[0]),
        .I4(rdptr_r_0[1]),
        .O(\slv_reg0_reg[6]_4 [2]));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    rdptr_r1_carry_i_1__1
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r_1[0]),
        .I4(rdptr_r_1[1]),
        .O(\slv_reg0_reg[6]_6 [2]));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    rdptr_r1_carry_i_1__2
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r_2[0]),
        .I4(rdptr_r_2[1]),
        .O(\slv_reg0_reg[6]_8 [2]));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry_i_2
       (.I0(\slv_reg0_reg[3]_0 ),
        .I1(rdptr_r1_carry[2]),
        .I2(rdptr_r1_carry[3]),
        .I3(\slv_reg0_reg[4]_0 ),
        .O(\slv_reg0_reg[6]_2 [1]));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry_i_2__0
       (.I0(\slv_reg0_reg[3]_0 ),
        .I1(rdptr_r1_carry_0[2]),
        .I2(rdptr_r1_carry_0[3]),
        .I3(\slv_reg0_reg[4]_0 ),
        .O(\slv_reg0_reg[6]_4 [1]));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry_i_2__1
       (.I0(\slv_reg0_reg[3]_0 ),
        .I1(rdptr_r1_carry_1[2]),
        .I2(rdptr_r1_carry_1[3]),
        .I3(\slv_reg0_reg[4]_0 ),
        .O(\slv_reg0_reg[6]_6 [1]));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry_i_2__2
       (.I0(\slv_reg0_reg[3]_0 ),
        .I1(rdptr_r1_carry_2[2]),
        .I2(rdptr_r1_carry_2[3]),
        .I3(\slv_reg0_reg[4]_0 ),
        .O(\slv_reg0_reg[6]_8 [1]));
  LUT6 #(
    .INIT(64'h088C8C8CCEE0E0E0)) 
    rdptr_r1_carry_i_3
       (.I0(rdptr_r1_carry[0]),
        .I1(rdptr_r1_carry[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_2 [0]));
  LUT6 #(
    .INIT(64'h088C8C8CCEE0E0E0)) 
    rdptr_r1_carry_i_3__0
       (.I0(rdptr_r1_carry_0[0]),
        .I1(rdptr_r1_carry_0[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_4 [0]));
  LUT6 #(
    .INIT(64'h088C8C8CCEE0E0E0)) 
    rdptr_r1_carry_i_3__1
       (.I0(rdptr_r1_carry_1[0]),
        .I1(rdptr_r1_carry_1[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_6 [0]));
  LUT6 #(
    .INIT(64'h088C8C8CCEE0E0E0)) 
    rdptr_r1_carry_i_3__2
       (.I0(rdptr_r1_carry_2[0]),
        .I1(rdptr_r1_carry_2[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_8 [0]));
  LUT5 #(
    .INIT(32'h81601806)) 
    rdptr_r1_carry_i_5
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r[0]),
        .I4(rdptr_r[1]),
        .O(\slv_reg0_reg[6]_3 [1]));
  LUT5 #(
    .INIT(32'h81601806)) 
    rdptr_r1_carry_i_5__0
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r_0[0]),
        .I4(rdptr_r_0[1]),
        .O(\slv_reg0_reg[6]_5 [1]));
  LUT5 #(
    .INIT(32'h81601806)) 
    rdptr_r1_carry_i_5__1
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r_1[0]),
        .I4(rdptr_r_1[1]),
        .O(\slv_reg0_reg[6]_7 [1]));
  LUT5 #(
    .INIT(32'h81601806)) 
    rdptr_r1_carry_i_5__2
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r_2[0]),
        .I4(rdptr_r_2[1]),
        .O(\slv_reg0_reg[6]_9 [1]));
  LUT6 #(
    .INIT(64'h8442424221181818)) 
    rdptr_r1_carry_i_7
       (.I0(rdptr_r1_carry[0]),
        .I1(rdptr_r1_carry[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_3 [0]));
  LUT6 #(
    .INIT(64'h8442424221181818)) 
    rdptr_r1_carry_i_7__0
       (.I0(rdptr_r1_carry_0[0]),
        .I1(rdptr_r1_carry_0[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_5 [0]));
  LUT6 #(
    .INIT(64'h8442424221181818)) 
    rdptr_r1_carry_i_7__1
       (.I0(rdptr_r1_carry_1[0]),
        .I1(rdptr_r1_carry_1[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_7 [0]));
  LUT6 #(
    .INIT(64'h8442424221181818)) 
    rdptr_r1_carry_i_7__2
       (.I0(rdptr_r1_carry_2[0]),
        .I1(rdptr_r1_carry_2[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_9 [0]));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s_axi_lite_wstrb[2]),
        .O(p_1_in[23]));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s_axi_lite_wstrb[3]),
        .O(p_1_in[31]));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s_axi_lite_wstrb[0]),
        .O(p_1_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \slv_reg0[9]_i_1 
       (.I0(s_axi_lite_aresetn),
        .O(\slv_reg0[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[9]_i_2 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s_axi_lite_wstrb[1]),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg0[9]_i_3 
       (.I0(s_axi_lite_awvalid),
        .I1(axi_awready_reg_0),
        .I2(axi_wready_reg_0),
        .I3(s_axi_lite_wvalid),
        .O(slv_reg_wren__2));
  FDRE \slv_reg0_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[0]),
        .Q(Q[0]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[10]),
        .Q(slv_reg0[10]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[11]),
        .Q(slv_reg0[11]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[12]),
        .Q(slv_reg0[12]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[13]),
        .Q(slv_reg0[13]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[14]),
        .Q(slv_reg0[14]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[15]),
        .Q(slv_reg0[15]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[16]),
        .Q(slv_reg0[16]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[17]),
        .Q(slv_reg0[17]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[18]),
        .Q(slv_reg0[18]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[19]),
        .Q(slv_reg0[19]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[1]),
        .Q(Q[1]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[20]),
        .Q(slv_reg0[20]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[21]),
        .Q(slv_reg0[21]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[22]),
        .Q(slv_reg0[22]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[23]),
        .Q(slv_reg0[23]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[24]),
        .Q(slv_reg0[24]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[25]),
        .Q(slv_reg0[25]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[26]),
        .Q(slv_reg0[26]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[27]),
        .Q(slv_reg0[27]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[28]),
        .Q(slv_reg0[28]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[29]),
        .Q(slv_reg0[29]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[2]),
        .Q(Q[2]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[30]),
        .Q(slv_reg0[30]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[31]),
        .Q(slv_reg0[31]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[3]),
        .Q(Q[3]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[4]),
        .Q(Q[4]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[5]),
        .Q(Q[5]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[6]),
        .Q(Q[6]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[7]),
        .Q(Q[7]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[8]),
        .Q(Q[8]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[9]),
        .Q(Q[9]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[1]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[2]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[3]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[0]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE \slv_reg1_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(slv_reg1[0]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(slv_reg1[10]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(slv_reg1[11]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(slv_reg1[12]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(slv_reg1[13]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(slv_reg1[14]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(slv_reg1[15]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(slv_reg1[16]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(slv_reg1[17]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(slv_reg1[18]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(slv_reg1[19]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(slv_reg1[1]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(slv_reg1[20]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(slv_reg1[21]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(slv_reg1[22]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(slv_reg1[23]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[24]),
        .Q(slv_reg1[24]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[25]),
        .Q(slv_reg1[25]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[26]),
        .Q(slv_reg1[26]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[27]),
        .Q(slv_reg1[27]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[28]),
        .Q(slv_reg1[28]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[29]),
        .Q(slv_reg1[29]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(slv_reg1[2]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[30]),
        .Q(slv_reg1[30]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[31]),
        .Q(slv_reg1[31]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(slv_reg1[3]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(slv_reg1[4]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(slv_reg1[5]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(slv_reg1[6]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(slv_reg1[7]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(slv_reg1[8]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(slv_reg1[9]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[1]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[2]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[3]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[0]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(slv_reg2[0]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(slv_reg2[10]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(slv_reg2[11]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(slv_reg2[12]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(slv_reg2[13]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(slv_reg2[14]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(slv_reg2[15]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(slv_reg2[16]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(slv_reg2[17]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(slv_reg2[18]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(slv_reg2[19]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(slv_reg2[1]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(slv_reg2[20]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(slv_reg2[21]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(slv_reg2[22]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(slv_reg2[23]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[24]),
        .Q(slv_reg2[24]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[25]),
        .Q(slv_reg2[25]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[26]),
        .Q(slv_reg2[26]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[27]),
        .Q(slv_reg2[27]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[28]),
        .Q(slv_reg2[28]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[29]),
        .Q(slv_reg2[29]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(slv_reg2[2]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[30]),
        .Q(slv_reg2[30]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[31]),
        .Q(slv_reg2[31]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(slv_reg2[3]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(slv_reg2[4]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(slv_reg2[5]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(slv_reg2[6]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(slv_reg2[7]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(slv_reg2[8]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(slv_reg2[9]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_lite_wstrb[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_lite_wstrb[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_lite_wstrb[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_lite_wstrb[0]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDRE \slv_reg3_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(slv_reg3[0]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(slv_reg3[10]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(slv_reg3[11]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(slv_reg3[12]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(slv_reg3[13]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(slv_reg3[14]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(slv_reg3[15]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(slv_reg3[16]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(slv_reg3[17]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(slv_reg3[18]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(slv_reg3[19]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(slv_reg3[1]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(slv_reg3[20]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(slv_reg3[21]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(slv_reg3[22]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(slv_reg3[23]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[24]),
        .Q(slv_reg3[24]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[25]),
        .Q(slv_reg3[25]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[26]),
        .Q(slv_reg3[26]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[27]),
        .Q(slv_reg3[27]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[28]),
        .Q(slv_reg3[28]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[29]),
        .Q(slv_reg3[29]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(slv_reg3[2]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[30]),
        .Q(slv_reg3[30]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[31]),
        .Q(slv_reg3[31]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(slv_reg3[3]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(slv_reg3[4]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(slv_reg3[5]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(slv_reg3[6]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(slv_reg3[7]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(slv_reg3[8]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(slv_reg3[9]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    wr_linepixel_counter_r1_carry__0_i_1
       (.I0(\slv_reg0_reg[7]_1 ),
        .I1(wr_line_counter[6]),
        .I2(wr_line_counter[7]),
        .I3(\slv_reg0_reg[8]_1 ),
        .O(\wr_linepixel_counter_r_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    wr_linepixel_counter_r1_carry__0_i_3
       (.I0(Q[7]),
        .I1(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(\slv_reg0_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    wr_linepixel_counter_r1_carry__0_i_4
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(\slv_reg0_reg[8]_1 ));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    wr_linepixel_counter_r1_carry_i_1
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wr_line_counter[4]),
        .I4(wr_line_counter[5]),
        .O(\slv_reg0_reg[6]_10 [2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    wr_linepixel_counter_r1_carry_i_10
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\slv_reg0_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    wr_linepixel_counter_r1_carry_i_11
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\slv_reg0_reg[4]_1 ));
  LUT4 #(
    .INIT(16'hF880)) 
    wr_linepixel_counter_r1_carry_i_2
       (.I0(\slv_reg0_reg[3]_1 ),
        .I1(wr_line_counter[2]),
        .I2(wr_line_counter[3]),
        .I3(\slv_reg0_reg[4]_1 ),
        .O(\slv_reg0_reg[6]_10 [1]));
  LUT6 #(
    .INIT(64'h0808088CCECECEE0)) 
    wr_linepixel_counter_r1_carry_i_3
       (.I0(wr_line_counter[0]),
        .I1(wr_line_counter[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_10 [0]));
  LUT5 #(
    .INIT(32'h81601806)) 
    wr_linepixel_counter_r1_carry_i_5
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wr_line_counter[4]),
        .I4(wr_line_counter[5]),
        .O(\slv_reg0_reg[6]_11 [1]));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    wr_linepixel_counter_r1_carry_i_7
       (.I0(wr_line_counter[0]),
        .I1(wr_line_counter[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_11 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    wr_linepixel_counter_r1_carry_i_9
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(wr_linepixel_counter_r1_carry_i_9_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry__0_i_1
       (.I0(\slv_reg0_reg[7]_1 ),
        .I1(wrptr_r1_carry__0[6]),
        .I2(wrptr_r1_carry__0[7]),
        .I3(\slv_reg0_reg[8]_1 ),
        .O(\wrptr_r_reg[8] ));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry__0_i_1__0
       (.I0(\slv_reg0_reg[7]_1 ),
        .I1(wrptr_r1_carry__0_0[6]),
        .I2(wrptr_r1_carry__0_0[7]),
        .I3(\slv_reg0_reg[8]_1 ),
        .O(\wrptr_r_reg[8]_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry__0_i_1__1
       (.I0(\slv_reg0_reg[7]_1 ),
        .I1(wrptr_r1_carry__0_1[6]),
        .I2(wrptr_r1_carry__0_1[7]),
        .I3(\slv_reg0_reg[8]_1 ),
        .O(\wrptr_r_reg[8]_1 ));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry__0_i_1__2
       (.I0(\slv_reg0_reg[7]_1 ),
        .I1(wrptr_r1_carry__0_2[6]),
        .I2(wrptr_r1_carry__0_2[7]),
        .I3(\slv_reg0_reg[8]_1 ),
        .O(\wrptr_r_reg[8]_2 ));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    wrptr_r1_carry_i_1
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0[4]),
        .I4(wrptr_r1_carry__0[5]),
        .O(\slv_reg0_reg[6]_12 [2]));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    wrptr_r1_carry_i_1__0
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_0[4]),
        .I4(wrptr_r1_carry__0_0[5]),
        .O(\slv_reg0_reg[6]_14 [2]));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    wrptr_r1_carry_i_1__1
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_1[4]),
        .I4(wrptr_r1_carry__0_1[5]),
        .O(\slv_reg0_reg[6]_16 [2]));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    wrptr_r1_carry_i_1__2
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_2[4]),
        .I4(wrptr_r1_carry__0_2[5]),
        .O(\slv_reg0_reg[6]_18 [2]));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry_i_2
       (.I0(\slv_reg0_reg[3]_1 ),
        .I1(wrptr_r1_carry__0[2]),
        .I2(wrptr_r1_carry__0[3]),
        .I3(\slv_reg0_reg[4]_1 ),
        .O(\slv_reg0_reg[6]_12 [1]));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry_i_2__0
       (.I0(\slv_reg0_reg[3]_1 ),
        .I1(wrptr_r1_carry__0_0[2]),
        .I2(wrptr_r1_carry__0_0[3]),
        .I3(\slv_reg0_reg[4]_1 ),
        .O(\slv_reg0_reg[6]_14 [1]));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry_i_2__1
       (.I0(\slv_reg0_reg[3]_1 ),
        .I1(wrptr_r1_carry__0_1[2]),
        .I2(wrptr_r1_carry__0_1[3]),
        .I3(\slv_reg0_reg[4]_1 ),
        .O(\slv_reg0_reg[6]_16 [1]));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry_i_2__2
       (.I0(\slv_reg0_reg[3]_1 ),
        .I1(wrptr_r1_carry__0_2[2]),
        .I2(wrptr_r1_carry__0_2[3]),
        .I3(\slv_reg0_reg[4]_1 ),
        .O(\slv_reg0_reg[6]_18 [1]));
  LUT6 #(
    .INIT(64'h0808088CCECECEE0)) 
    wrptr_r1_carry_i_3
       (.I0(wrptr_r1_carry__0[0]),
        .I1(wrptr_r1_carry__0[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_12 [0]));
  LUT6 #(
    .INIT(64'h0808088CCECECEE0)) 
    wrptr_r1_carry_i_3__0
       (.I0(wrptr_r1_carry__0_0[0]),
        .I1(wrptr_r1_carry__0_0[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_14 [0]));
  LUT6 #(
    .INIT(64'h0808088CCECECEE0)) 
    wrptr_r1_carry_i_3__1
       (.I0(wrptr_r1_carry__0_1[0]),
        .I1(wrptr_r1_carry__0_1[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_16 [0]));
  LUT6 #(
    .INIT(64'h0808088CCECECEE0)) 
    wrptr_r1_carry_i_3__2
       (.I0(wrptr_r1_carry__0_2[0]),
        .I1(wrptr_r1_carry__0_2[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_18 [0]));
  LUT5 #(
    .INIT(32'h81601806)) 
    wrptr_r1_carry_i_5
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0[4]),
        .I4(wrptr_r1_carry__0[5]),
        .O(\slv_reg0_reg[6]_13 [1]));
  LUT5 #(
    .INIT(32'h81601806)) 
    wrptr_r1_carry_i_5__0
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_0[4]),
        .I4(wrptr_r1_carry__0_0[5]),
        .O(\slv_reg0_reg[6]_15 [1]));
  LUT5 #(
    .INIT(32'h81601806)) 
    wrptr_r1_carry_i_5__1
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_1[4]),
        .I4(wrptr_r1_carry__0_1[5]),
        .O(\slv_reg0_reg[6]_17 [1]));
  LUT5 #(
    .INIT(32'h81601806)) 
    wrptr_r1_carry_i_5__2
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_2[4]),
        .I4(wrptr_r1_carry__0_2[5]),
        .O(\slv_reg0_reg[6]_19 [1]));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    wrptr_r1_carry_i_7
       (.I0(wrptr_r1_carry__0[0]),
        .I1(wrptr_r1_carry__0[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_13 [0]));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    wrptr_r1_carry_i_7__0
       (.I0(wrptr_r1_carry__0_0[0]),
        .I1(wrptr_r1_carry__0_0[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_15 [0]));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    wrptr_r1_carry_i_7__1
       (.I0(wrptr_r1_carry__0_1[0]),
        .I1(wrptr_r1_carry__0_1[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_17 [0]));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    wrptr_r1_carry_i_7__2
       (.I0(wrptr_r1_carry__0_2[0]),
        .I1(wrptr_r1_carry__0_2[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_19 [0]));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* is_du_within_envelope = "true" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_sobel_v1_0_0_0_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2022.1"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
RgPKnWr9n0dGgttm3akiFhAlfB96usOQYxnEmPhGyTGg1AbizYAjGPWLXBWl50n/d0IA71ci4aJB
wt6mtfyNADm3ZReK7D3mKu037BOgxryoEwwf1kiC6q/PllxsdAgEMfQrfHJ3E2AzSpdYjoxVYito
y0JW6CUDcWvWa4WV0EA=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
M0l6KpOGH3jL8eRt3NCD7e2USYnkg5H9GAnE1PKmnjiouFN3Y8kjWA2PZDAQLm9UW+TsC1HeVlzO
WjNCHkjR/6ubCsIcWfpPZWdIuAenlsyq8Y9l6b8vMj8JSbDEOiFF/GHSbKsn22MJdDJKEhHFK6GV
s8gR2vywRFwG69gIRE4qGhVB+WIg8GJrDpDMYH6lCjMkTrjXuKDUcNlJN3NPLuhJ7tsditwf1pr5
moJRmGpJnip/rGm0g4o4A6ev4CtePjoao8C1wFtzHkERX9oenhh7cGjDMejU5IrLv8NxFnLj1FpB
9MuF1beTU20NI5oAn6zLiLiOtXjf0ghU3AN4DA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
hAsrUfp6Qgjm8yBjNYTEtQmVQmMxzL8TE/3oiQSxSI3+yEkXAbQCXkT9mo+LCdv+fGECOB0istHd
eLtbsiYbxjxNxYkXiUrRE5O+aSxynIray+uF9DJigTEUZu8JJXUbzxK4DDUu1Lm9tpGps4+Prz1m
0gkj13RT/Y/418s2VTw=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
BP/54Wm/GJmb1jy0bxWJJX4aiKyiWPVh4X3VL30BQrmX4PlEsNKzBJH3Qu8IIYERfnFP0ifAgboa
vypMQ5Ed0BrMePGkWIgT6I8hxJCMFpHdkSK7m1giSKyZzFfTOrVqoNFXE+qdzLfY1J5hBWCvouYo
jllavK4N3gF9FLScH2AUWYVMcVth2QPaTAU2NLnAUNH8kgtBjBfc8/KbPPTznD1QNVqvFstzcbTA
hGQ1ETVPvINQ0KqxxAG5PRhtQD4+pC+hr/Tvk+RSvGyBOfy9zE86OXkJiYs9dSFhNiMFmCPL9DBO
se4OxNNC0/7aBtb1mkSEA9YFDYEb9jS7Jasy2A==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
SnzT9DVH3xlEN8nrr2YrlvTO5qj7L22d7WaBcuKyTaiHoIwwFHrC4HQbfs0TAwkdWcOgmJoATPSF
F6qm0KiddbrlERF3MfKUldeGBJtqLdX+zGw7+3JD7S+HB9dIMOFOHy+IiCZp1/Pz8epKpi238cel
rcVoJQKz406wmXDvOo8KsT+XhRLs9BVCrBErPGGXKYDk6NXAp0duOgQE9DbslzMU83M/kUC7uERV
tQW02240peKQFp2elEZC7Tetvgp0TaFTtJiKN45REi8GQUCKGa85JjNIk1qb/+k95TIIP1xrHirc
6iX7qbwnPetv8TVu2NjkZ0WDEK5RXdOXcxBwHA==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
erkR82V0jX8ytva+9MzEs0c75Z7j7TsgxWRLNAUfbbU28i+U9YzuZlSfYU75M0f9jx1gvxtBrfKv
cNHVdkR+i5zfHDZsDwfMEEBhs8wzDCKqe+eex6BBEvlIOesCPXrr2RozQgaQ1PBh/os2Arfu+873
BjsVxFJkbhpzIqlddOo/XZV9Yi+eih7A7pXXEBR6IL7Poo4Ka49MiVQU0xJrDTm+ddOuMPDRRD7g
dsxS/uzdcBcO2myV6g/7YH/C2Ce9s6+UywJN/0JeXSqwA7bsBqqnfFicVAT0lckLopMLiuzK7dsN
EwhFeqoetciFrDIj9+o0xDMWBZhgNP1u68vURA==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
R+BI65BKLT0I9hEtsxGnDyM5XY9gzULeTPOSDXvd3KWOzZJAx6C0xlbyZcFZhAEG/QIK2yd0wAi6
IUWxyF/sx3HsqKjhVi5KxnpuXDBOZVoj811O7JukedFVmDW7OHGtBkuiJ5X5irw7mfsEKRQmF/1i
V6lj9HYHZEjxtDeZjACsLY4y1QxWalSKT4HIMOHznBLL8dLbGMlS+ZmFuFn0gcwZavVl7gTkTtkf
W0gn01A9ru7NKsf+iLX0kj4dgItPu9N2g02M1vWQ9UUQEVvfV7lUc7GY1suibrD8aEkhH9S7lZ7n
bFsT4qxyvzg8ML6v4g4v7N6VuyhEtgFgNd725Q==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
jNUVKiwH68vHsU54idgvKwaVJcoxTUuxfgrQpbpmM/IpesWA3wHsGzYClwAxkKzw3KRnFyQqTWcZ
yj1EQ2CMBxlJ0kyNbZW8OK8pXzeigToZ0U6Aq3Gy+j7wBbhe83wE1Ygn82sK8dHTEulvaRLn/c5r
ispy1s7jMKIvYNzoUuZrgyBQyfaYmdqUia8XlQjFd+VwzhTXKwzvmaqHWyaHjfBKeCooO7+oUxMG
OJg83W54EVe9ronFQ8Wr9EOL8ia7qelCAgyQe/bC0HHCoMAm8apI7sX23iMR/wMiPP5V2bQzycy+
rBX/+SWkqSeIE1FLm+muFPvrE7iLwJaW8d1fzdFFjAZ5aIXArbWNfwbK8S0TczXc9lEzmpb69rwA
UJIrs4alo81qGQ32UFhjuMQjX75O9Od1HWHDj5PFaT/Ja5Ly+bK8Cc3gfO6dCE81m7d+B2JBZ/Hl
tBA19QuOAYwT2EIPOdpaVtCULb33cWODWu3qQFhZMmDzKTb3kwpcr0LL

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
MnzcA2swaxH1LRacKDou0ZmiiMRETbWIdHgeBgyQz7ILronsXLoB/C20WuFNGEVSiL2/51EZ6MXZ
vMHI8fFcMQCJcuTBDBibUMKv6bXI9s8fTbtrBZppbF/R1icG5JYhqmX4aRnv4W/dxJRjI2L35nLN
Y48E9OfgfkD1sr+IRwx8WEKFmUhuk8dLe0VOK7ywe3XEcneYvrz+HhPj16bGmNfMwNnDgZ3gKKZD
hRnys+jzvAX3HyISrErWXhMKrhWMxXeTNFJCqNQ0LWAVHQYwyKnF5xVpyXSuGNSIrva+QXqOrZBG
3VNLirNVtMRiKLfwZeMaqvswkqBDAa53utlAAA==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
d0xXkKtsKM8GvXhDZr16p1+oE3uBtD04BJ76eGGIEj/CFECfHVy9qsJ43oSKjas0+AJr4GFFnVb6
X7gJV6MmX/OboC9ier5joUCGz0mxVzkRZK9a+LPEDcg0K6+cLE36kr+FfxW9Uk2816EHBCMCf5mK
A4eAhSmAb5Nq74F/q0quiG416npbny7faiQ+xmPDfYYiM3UuMKaD4iE8ODlz1w5xThPllWESf3LZ
NTkw6fozyTqZ47vvE21O3dgIGAY1v+C6BwlCK24VwPJa1xs9csY+qTk31j5jjAc1ExlB6QF7t9UH
lk70qdNPWxT87OH7kFT8UvPO1D6BTC3/WkDZfA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
LYhdzKTvo93uJrAaiP5OfCDuOnu2BSvPnxlv6I7h2n1+xHtj34LNNKzWEgOg9dUV9cYDaHYUjjEt
DKdWcz6mZ61d5qyxAhpv67fc90v7JVgtOAcT94/Yb+AuLxXFcGA6Gic7uoJtUgz6JmTnb22Dxdjc
KuIewDj4IOTfP8XGXKTaF+cNp0CFrQgTAcVSQFyLFxr0I/9h3S+GZLecA7ntEeHEOfCJzPvy0ddi
7MCdQWECLb+fXC0IAn8V95TumcpINiRAX1BHi9IGJ4QoMrb3jOCrPkFhDMTJj2aiImUWdi/l/0QE
d7wcXlgIEYVeoKYUOJ4mqy+zZPUbLNeOPADUDQ==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 105104)
`pragma protect data_block
CZuUq8mo28cLpCyXhogzz4K7LIACUiLujhuw7XnTEIu9nJ+220QIclu8XsaNQ2z6+E6MTUafsxsZ
ifEHPdoobhVu9sTOrocci9lymwkUiW5mi7a+pfGZJVOg/Az4f4AmhjZw9gWNqqZkBMFlGW0x2jFq
MCD7EcHYf80lLeySHhOYwXUbjxgN0txTyz5JHyvJCkRWrQSrUrJFRr7qeSIyKNl8teqNlfhn4WrH
143VRo5sKqAC50p7QQT3sN2hloWuhDcqPTRKtb72abzL71sY2CNaeh/QDpi0EdrkfIUm8mouuoPk
60utczkS8Ez8cdeRMKOtekww0myA85eSw9OAXWi4gWoItX9cdvZBIBsth3OEEiyRvIrwCtEt6HVu
/USSMXz3vxDR+TFPAC1LxdDPi6UYuhlc0NFjnNSEWEc/0cfTNpnsKF/3t4wnvs3F7QqrsELginNp
X+Ru3MYbUS8NEQ1Kv4+I4QJZnqJt6knPsigO4NJP840AO5WoZwmvGK7jUqJke4rQaPld6/rTzngN
CqiAt4QXLDTIUfEOtK3qMGOuAWMiFiquuaD3GgQoS4D/KoCm1c9SzhpHE2RACeVig12Ai9Oa1VT5
kjwPcL0JxhXsQrVUSkGfsREGThdPq8MAi6P/cglYvQy7u8oZr07ZAkpg+b3QTdA2OQLSySPAt4yK
ss2B1hGKD5WQwwLSFuM2ibvuHAbC4aIyckwfYylLOi9xXj68mS6T0S4FD2bZpYZl/4VAncvxDAX8
sxDsFwQpN9PwaMs0cX21L1U81u/IdBUL8xDCF61onAAbPwom6IfRDELnoh4wsYdlciJ6MsBkeZvi
QAZQUWNMwfUVJZQ+nm9RGJnarDundY3IFHGsNrsvX4LXAJUHbZI6LTOXZc1XN3LXUca/Qbh+p0dR
N0pg0vJsCflTUyGI0xA6dTtLW6E2cm5VOLpqpuYmmpfR6JPyE60y0EIOVUj/usKVNPlNMC8276Gc
o5TeLkzLUFhnsD+9+YGFziqWbAha5cQ2rKSL3vJ+JGnKoyND4TuxaZ+T+bJuR3zcFa7bDHVttrSO
3orun5+svgfRk6/DQByai38qP/hgYB4gBhY/2yi4yrBu8+2O1z5FAOVL3A7R5gYZ6lPrvwFl+OEN
mYioURC7T8qN0IneJu3TsqlIaxZ/EiD+Sf+4DcHNZM7ZsYw0IZN9SDlfXX6BrF7ZZUcXu86hfpxP
csxEMECdXNecGSAPIpTZb4OdoqoD5eEaRgaTwpqAu4w1cEbMKBnw22oU0fNDf4f5aSZOmWb8LRcj
q03ZdEbXYjYDFa6LH9LNcOfuuMuVpEiJYdETqZ/sSG2dxY+yO1Z7x8c9l8VCu01wsdx4fbVh4AQy
JYN4zs0srXiJjb9gM5GmVivaxtQwbJQw+RGCbbnmcom6ox57VR+m2gkmaJY5sTV9EnFXKM3Ckk09
/aRWl4HrDuEOiWEDaX2vM7KKbBxDunuGm24lUpz6zCGB7bwu/C7hJRABnuHt4iLdiNCanHsqICgX
FY+TwS89bSVFAcNr1gTmK8JMZua+jQXGoZL1Wn9T+KUmJ0/dgnKse+EdwjL4WW8GHIRmW9ppkfje
s/5yIv7YrBEM5W+YDPXB2zkTn/oF9VVfqN9ChB0vs62qahkSvas61WhIaI86ALhcGXY+H9l/KNMZ
jrmbkAzpcdw4lktvK23VyZrpJ3/1Bmz9VjDS+DF+iQEK+HW/IHV8T4ecIG0BlMkCLRfgX9b7iRjy
cCA7MON6LDhznsw/NCKHND4acF/9ylAJdsRSEzkGlYbgAGEX2GBEv9Mo9toIYhXUV87n8PwC6hOm
qCE/DXfgh2xMpirixyUox9CsgUQL6AQ4voFrRCxohYo5vUnnhe+gsisJQ/o7gmM4k4aO1pEpjnQ7
bfBtax5AtRfFqtvz9pg0kkOZsLeIk8WHdmWoWgmKCFT+LEYy1c465QY1SMnCXQCfJtlwx3GZHqD+
sT3lAQXSoFo9W0IHKLgv9lSjnfvnrjlMUY1KoZdW6DobxVbGxZhTEcLDeYiTfHfnNTWIvMv72R5R
uMj0Pz1VU+ZvZY40KvHoQSu9VygPZ+o4bLeTcEIySqW3mCv7osNNEXkrC4g67Op0htR6uC65SNg/
GR7BWshnYOEAlBmBA2sEzf4v5F/YognlWzwmIbV1JQKfaTo7UVUh+AjhlcvejGtJca8Lx/vVFLKZ
zZwdT20RVisIp9mnQMjzQjJzA/9jXDASWbMjap6+ORfuQUDgy94isWuVo+MhKBcZiMXiryXvGRHJ
xVIMXhzas6VvmfSGkDVUfybpGRTLMhdx/JhU4X0ksG9xwNlK3XxmzHpXBL8Mm1bMR10mNmKC5mLU
AR6KT4bgX9zslmDezSBsDRH8Mahc7/pbXn8IHlERCpGxUPUX31cAp6bwsUfXhVpihR5DHBMw+9qF
UF6Lc323HyMPJ2iM6erkY/XozrPfERDVvjFgHuZsqPAza4chfxjakKgb9afw26EM3C1VeH6/C9cW
gkFJkGuNiY0RnKUGWQa81m2b8cf6Bo/Al5JrzNeKP+YfifI+woPIYE28zaqbNuTyfZg0nHXsYwPH
dmv97su4brr0GY/rUPA+gbWLvB2HaUOISDroeTASFHSXShJQkai6HyP9j9aUiN36ssa5J1BDe4HM
jWySuhcbxMGYzRAnesKi6WHkft0D/MjOhG4GKyVhbgKnV2+Md4ILZk9ggVPrMC05hN8CdXdPGawD
8Z8PWMBnJKcMJNSGmgSOUxE6nHgnHQ8b/Ysa2Mg5OiKldpBTXIVBDxSTkYnXvXmdy4Ai5ZGLKhIR
UVYbKvIhBzE7wG9BVqRB1CYloaAF5kdK0FFLWdXdSb5VqZdRjb4/G8jGdDSoOCBKgV11HqmD/iMg
K0aAw6gBXnn712DduA4iKNSRqRLD5yb/YP8Paez+H4//hNnFmSsQaclvaNBEAnjw3WaWSA/DKBrL
tnOZoYtdlnUCfiivwFuIMdLzfycbxzosYKybmePWAtw4ws/YTb6x/mIOiqr34E8vkHNWMsWeCP7c
23ELbv7JHehhm4T7zMbkdImrwDziEYNx1QzvRZ9vn0H3lSkcK/GLUyWpX6K5LwaYB1mmk/aZDaL0
xrNziZMnM2UAQM3bmFllaQ92WjCzEn9aUk+bpDj+fPz2KW9I15fR+RuKre9qgpkvOmgkLuKGaM6X
NevsyPvFpexIa8D26GctBDXZKQ/gf7qfwdOa7DHrALxCo0bxqkp0cp6iYF7/zXOOTyVZlvNd9ayH
m48nY9PrLBoBvlg6QHUIbLborBVfk9esXAAirlETDbqptyqUCGKPhiRrwyzkhYXl23F1TfE4t1SI
T+/TSKFmKUOLCCXrHm9UI0e0bek092z0ubqfHymB6Bk04bdpTLawurJL2RTRIyHhcz68APaMgchT
Rgh4jb8Sb3xIYMYdMcTpA7JCJZPzNilKidoUBOqT+JeB9fCr4kXdTqnt0zsJIR6iY0vJRyt0zUZF
rfsROJIZPs+9/yV3l0K1zVv0l7d7CvAfP9/m+cfVwHsxEgySYqj0sSpO82cwHb5QSM0ys5rzKbyR
6TsS/Ht+bZCu2y6aog8DoNNK/93564XsjiggdPds5SIrynF2m3Zk6CxYYxfEJk0Rv4pPpYXfq8cL
tMjwvLaiRkTyk8qZ/3mOyD2O/fsUpbYoxb/Mulot28RAV27oEZWuBdJzZXP3CNCRUKroct/2bwWE
4AyoedZVU5YBaHNtOxAcgmodV+Be0j1KZrhXkGffERtiWT+D1TDKV1yk8lubQu8eAIkRlyDhmSOt
bSQrK5BzrLa8NEfDifmcfoc+fkWCydNugYi9aBr6i3jNbNVCoQEWgFf8y/bjqHTSA6yrSI0l0dCC
7cNrLjBgR84fmIL/mKcG2gtGOG8LjSIy/qd9LlCF+ruep0b6Rpjc3uYPDaHk+zH7Ej9LSjeDH/wa
C+kS8g77IADsWlRx+hfEaNMYuyGnVL6VUxGT/PY240TAkUvo48k7Fy4kV8+/3xk+BSLRhsvzFk2O
uuR+o46hRc9/gzCkPW+E7TX2F61HPRKxoNbBxxYYAAE1KFDqmLah3nLQbL8CRsq3Ef+K6bKfmMy8
0S79kXEpQmlha73YKluTn0mLILuib7UCd2ZsesRHHhJ3spYumtOq/zeJ4/jkpOyt1ysN7d6gbx9B
KCeBe7o0wACvBDY788C/sWSz38nIJ7mLZj0NN3AWTYcqevt/JJzVeCUDgUT9URhQugtnTxMDnbHe
xdnS77yts10F963s+hNP0ECVBuGbWP6/KmneYdmi1gmfdc2OOvqP+Md9DkGAe/pW71SD5/WUz33b
bYP7q6cgYSkl3BGfxpB5P4ZZIuTiG/WB8lv1ZIPXX69Rd5QMsdtJ8amS8CvgzJKA/oF8LsCJuor9
O02Dq3AYgp13QPpwAhOU9uxRnkiy+IdbAJzkqoV2IxU69jZVkaZ5kefY7MSNaWjjPlHylVZNUclb
6vy60RJnZZJJIjeeC4W5ZfrSVkHmxmjPVYVHfaDv0CxihOfWe366llXZ6lE+n6zkqwu+BPdPOgQJ
CKXfRnhfYo4MLoCNEEnKGR/0EseVJcOuqgWr4Z3P/R0qIXb50S3uqW7vK9GDv6oMaJ4DRL15uSj2
6jBqugpl1Ah4+LXmQWygi1G3sFBv3nBcSzUX0aiWIPJJSWobL4O1czJnaGHcTqBtmdD0x4TDJTsK
clGnbAF2y51u1je4APJg3fhBlEzxXq3XtGpT1c6skQW4uPO5j1iYYUA4UclDrQbiWl9GD76XEE7+
Vg3aIWN2zY+PSTGRnM5TuB334kEjnlKhTWLcek1nE6ZvnmqsIM85S/jsDwkKgVab4he4wcaVbV2C
CzzcEI69WrLxNLn6yemY3cWYJb3cg1/E9Jp9y6UpmB6AU//UhGXGV2LcO7iuSXhOu1AMurIFVMh4
XYLw4Ups8Cb5A9EWeFaDoHC2X5ImJJOM1yNYmwB3QH7PmgEwyTYPaFc/JB7dV6cpk0imzyCeUtxo
6cl+cF7+qQJHEvanQS4mxFue1Tq+p9hKJAD4hxOma7s2tpXQBdHiuQKiam16CQ1B/sPJ0rGJ+f+P
bk6kq+36h+4cbEM2m8Do3PKRbZXaS58fanExWbL2WJM3S87eiXL2owCi1QEYoYgT4Iw2sFgxd1tc
Sou62oqZDYxPHPPJiS6P3+z9bbPKagC4NvTxRt7FgmJ5o6+X81oFDmvsGuiQL3CeHOhAX0rGDQbG
97VUSE4M/YQpwyQBY+4Q50LyoE5T798G5R7pf8YKsmR4mZ0vI5+cRvRQU2r4aecLx78cocRsiHgK
29iO128bzITCWq0C0TpOSp3d7mx3AhaCHq2rWCiXcID3z0892r2XvnXEhRoUvrzF8SjuyTbKaZyX
TGkkX1aAt2oTq+9ZGoe2OQLEJAOzXLRgDyR8Un5D35Yqh3fC+KOm5YTR2laZxzOFetIgW1Xaeega
c8tGBgLwsdUvaIz7riSWecauXQ4VhyFX0/XwHtLUnBj1A0uCgTdtPAEnhEtjJfpuXaDauGx1fAK2
4Bcxt5gSTikIyipr2zBaV1dD/WDsb+W10uQ59ocONWucr3sCC1xb+2WW2iUjHt3evGEXMwzolgNE
9MYIcqkL81QJXlQXOXOhPzuopJ5PrTVod2uW63JSXMw+Bi0R3noCBcxTZtyGblcjTj4QpzPO1TRq
yeajhSGh0LWoxIipDante8WyWmjtH9r4IdX5/4HGcomSwsVI60X6HMdnveB82r/8ji45/Ld3bt+y
hMiL3Gg7+1gUaGmYWIgaYNhO+Cm4HgPYZGSUE+Xxj7Kt1Gwt0LHfDLdskRu8n3zfr9N0DQUs/bmd
/d/S43EgBhVLdlQ/gSbYBNE1gOCkgR3toAgsXvv8ix4JlX/UJjFuQ1aID/wQ6csfMTHYGeTf46iL
4u1d1zk/uZ2/Jgn/mUYmenbeAfwBbDYJVgKi/NK+QV0stbkx1pWe30028ugIy1THAGLpm337DcIS
t6HezgVUeLhRa8pEPZUbG9MIHVb/u4dQA2O97E45zdWr6jp4JlV5pZCZN9qQC8eFyBQV/4KTwn6D
QIHK76NFMVqlG09sBpQfsa2WPikb6jNT5vb16j9/OXrUow5vg5+rPiZVK43s6O3ch5Y/wp7ThqLD
i1E9+VlVISK+5zzGvHjghmpSwAxf8VfGKNZDZTNhpyqLhLtdTd2FM7UW6YO1NrBBA9XvjqStpq58
P1zUoJf+GHeUUIUlunAxrf23CpmmS1pfGYPV8023z+lSBWsKDA6+KKL71jC4dBwACJsfwnmQS+LZ
TlZ7iXFa1mhkvGBzvRW045s5F123P+05tpflkucTYZBDF0vRTnymu+MnN5SDdRO+Nigc0ERjriIE
0iH1RIITIsNK+ZAIKOodHSIQPiTi/pYTvnCoucRRx73O94h82WSd93ahJUhhu80slZVKUOIPpXGb
rnaBIhdEnT/zUO3WA6mQk8aKYwPhc4DKQVxp/sydaZypMR2NIGATm/WrpeSOYQtPiy4moX6w3hyE
byJq7xfqqhIFaJkJwqgAh0VhbVOpmxI2TlNvXBsMxBIeHXf9M+lPZ6fERoRIQZ1xnBh2KbgvzC06
EQhF9df1euDUt1Qu1In3PozQOG8TTRpreQY/KQTpx9DcLEIgLfXznutXGZWnYx6YnTpcCQTkke4F
Y+A1RCnLJ9ioEqGQNq6SF8OLMN4WoZDLDS7Osns928lC43jP/DfQal6zQzYmF6XaUC3j6DO2QCy9
gUEmhm/xsg0NNYWONZ4RUuTuVrEp60RjmCm7F9N1hwF+yv1FWmLBnzrecp6/VCoaALGcdqVt7G5q
ays8o45gFu0B5tstqxDYhtV45NGD6Q1QhzOOQ4cttRoLgUT8RTcY+kgMR2LB4PlJXR0yRHyR7mE7
tIj6FditgIUKsokz45aKpyPKC+h3UuckFPSjHCPTC8sHqeWF58n9NTQgoiMpKqlpRB5wOU0ePRir
Q6F6h9vldrTjOUCEjJBy9PNER2ekT2BT2G7uSHFrlfj57bU+rQoJs77m5O+N/sMXcYctBMeAfrlT
oFd5FoxPCDyzGy8TPjc2tpiWbM0U7RZ2AWLoUaNXxBoaXcZR8K+WF2mqnghfvHTePDxORDNEBNMR
ttVuQlj5Ru7KBCrUP34pVBCmULjiGlcFSTIGGA4aPMzhpn1WNWyfdlaCsZ4x32XSE1ST7lfdMd19
vdLDwLXTW0Klv6EUCZDpu61z2JFF818wpeMhISNJ/0ph6EWBs1G3oOWRm2hOzbypXnDzfm7d5W+V
u8zPygxzEOE7iEXxiTCtS1O0yIZ10ZVZymCLI8YmosCpIbkuHrLrskeNqWD7ABahEmgJHhAm0/jI
guzv/D4KOBgNlQ5ZKc/08lhmcK4Ku7W9nc/MiwFrndZfITR2aKerMLdeFgOkx6stAwcJgqNTLOn/
aR63iSbYJ0wmHI3LUaazyrxWYuvB7g+D603X5UqgJvytKofLd9KQyD5t0vc+YLG9SxISs/J5K0TY
M2CMJJkiU2nPTU0TpmUZGNz6fhIETQmtD89923OQyQM4vL1E7HW5cEvzhnbaC+tq74uW7yUcZ4BZ
v2tVyPXFy/8zwcRxczTVYZQD8izvmzHSgQwMcOU3uTh0XtBNTR+icv1V3WKDqsmdLtXL79hI2bKP
KUISKDDInCybdywhP0tFlwU+jf5iEcsk8LIzN5CQsbO2A3Pli0kxaN59u6dZCn+DNG7DmzRXf6Cz
UP+R97mrmQWeQlu9KzVnm8vEBd6yuSWSvnDt8V4Hb8Wf7on081GJ7yxSf3rmeagwyy3n2qHA+b9m
UClbiZDAmEysl3oRN7O2fWSln/c7vtnIkYs0UYloSQ44qFAelFgTThDH5FvZSOH2RlJ9SMlhRk4Q
YD0CeQC9Yrk8CAgN4gfV/0t8apFFeP//kULw290Mf6ZnJL4vn8Ee1JzoyCOnGDH83oKFUlsakTCZ
Km4YqZ78az4XiPV/6uFwzPOVWAQTCE0hLszruAiNAORTUFP66R/ASXxXGRBB+LsLHT6X+F9FZDom
cMl0YKBLVW7OH4j0oPrdwYEwKjt5IP4n0vLc47ee0VQHPMc4E06k1J6B8/bEfqOXXuj0YwnsSh7Q
04rnjNzHgHpNwTIohd3N1TEbJiw/iYR/S5zjWGGfYrG73dc0xHDzI22a8X6Lzpjlc6bZkpbBaCcf
LAZvbRy+/7yD5spNMJQc9hWsoeA/dEdXfetOSCASGIWxiskT2CaaUckBZSg2lI3YO3gIge5r30zK
mX/EA50R/7+xrCz8ITkcCs7zq9810amLy4w8/8Wnt7wRiuS0TSrEIES8e+DhxmD86iYoBuD2NPXZ
aUHmxE7h6ZIl1ERk1PMQLbrWL5PT58tbAWg5bOg15WB4VC/GcOtrfWEZ0AeVeju2rdrlJWK3Iupg
yhvuznDAGmodH+bSrYfgvBOpIRWBOYmLDPCuzytiBxMPUSAiE6nkMevf7EPbYt4em/Swcd2s8er7
GdhkcaF5+YX4bTSL8fdHarJ7m7XPq2gYL2EM6c5ozi+hIFUdgkpD4uVMTgjyV/mdmrgg08li91TJ
p6Qh9BL8s8xAigaQoftVqoEGSpUP1Mx51iQbP7uIXRnr7b5+re2Ezk7RiJEo2COPF8OD4w8C6wzh
Su1Pkv+ZhxyC63PHgnDZEhJklVOW1BTqRUHigbIAGVn6V8hEvI63S8mEhOFrmV6BP5edfnCGXayh
MuYIlOdlfjG2DwY25AOzsnQLL1tr+SPDvJqUD6A9Ds7EI8vuUqw1t+zAr+8HzJFRR4K+Ek/ZkClK
NNjwZpofcuKod2lOiLOeKio3t2frid5grIHlEvwhZWC3h07Zfo+phMmQWDctHpK5MJ53fxbWoto0
Rt76Hg8az/B9BPGLKeEt12iLh3qr/TGG7Ox3k8LQVNIZCDZzWXVm9Ogxk07+xUo92VKmCpjDrQTL
ketFNOYzTlR7QSFQvf1rs5l9ldSDKBzQyOBcz2oCZwOkuGKtonnbSSGOmDzU3oKT8jvWO8r74PZK
iDoAd45gjqHjMD7nrgx/V73BNxP5U4bRAZY4BFnG6Zjg7VjSG2Fskcq6faFW15QTObFFIDv2NOIz
K0O6kNgeFJXtZO20h4UEurL8oeoKLOIXRIIyfSAwnncdFav7Yu8j8M1LUgdvenYxWVi8XCakZJ1B
GRFjs6QlytHaH0HFmhDuj+Arm46W0ZDjYWxn6rHTYbdl6CPQfls9jTsBrcQjYDf8RyciKXjjGVfp
oQkhPJ+YP1ZbBJYZ8h6Ori7hE3719hB/6xGwHqYZo3TdICgRJPynLxOClwh20nFbXq4BKp9odWs5
Yt6UqDAEEFF+N87U4AT3Xc5xX3QthF5IbgnimvXPD3hnM07g+cx5a9hTcNsrvGOZUiaPJ0gLwhXu
MRF3EQZWhLy9qF2ooNC/X3RzJj6bwAu0MAPB6tuz9iE3AOgEXM3I4Ru4Xrq9fyYw729RSewYKMXW
GgciAhCgygl2MHht8cnbhSCXuM4pR86K3GO3GIB3SPy+CvuBSCjDWzoJAVZR9a9isIWzNEzHOWN2
AZ20UfbGOK2V+7ZdzLKKrfycrCSJPEUUG0UXeN6Yzvz9pzgD1KaoRgFAe/NXAdhHZzCSjvwe5kaE
C5eC+CcKsWFfG+z2XfCNTPvzBvBTeqgU1EWwjKASjZ9tFsRQNFji0z3A9+RwRZAhqrZD0h0sj3OB
gQLchxGw9moG+fwpOM9KQskZncLy5O6IUW1TQSNKAFGNYf2LXQTv3wYPpjZqcWNlqE83jXqLomIw
+NCUAIJvR/5zBAPJwBIPlf//a45wxgeXsCVDu9npiCYvQukJK9LcFj8kZpWDifkRZNPUxxL357Va
WB/zFEr3D2nQtZIzqqrxnes3bOfVQmd6IAyV88ya+EkN/6wSW164WVJKJHbnIDK/6ACgkdb+uWej
hN5mBsfgVIN8LLHzAuEIu/nX1Jo0ec59Ia+2D2ujJhTtxxnUJVX1JiuklpnZ+BNOQCLsKp/cQUUK
uujZoMf7tS4m0/eFApZj8/Udephj33PY6E4kiRi/Q6KgOIr9YN2/24z3jAn/G4CptVFz69vWobNu
S3hRXlU62grmryq992+m3VfyQbwSUiwBxPQlVr3AxeoS0d84ejRD9zoGkTfs7+y2xzgHpJwRJm6u
lWUmN+9/qDx8/OvgpoXTidvmthjpbRMsUhc8wdmBeQ2EfyxqS6upOAXVJpw2vbw3kxDfX7iBqCAt
bxCR+cNTLQUqDrYyvyychUIKM7u1L7JYr0jCJ2Bb2tJ31iaLy74shkW2HILjfl5/3cUp+bE4yYIr
GSFEvdQ4476nrgrgxIiR6y1cQx6B6Ew15s8/JLdkVuPkxufkz1eXaq/TLLdMfbJEfD/Ol+gMXIT5
s3HknWM1JPnJO3N+IOvvE1PeWCwOg8onihy4HvrG4f6+oHecp3xkdNy/AkigsTutTX6ztPUSR/CG
6kMJu0zkZPvQT7jaUufcfTGFgcCCPsu4Pizf5WflgSMbRZ0xIhPVjNrD2YqTLAjCqtH1ZlQQl+Pk
e1ADHxtYCBtJClU8lZ1cEAhKFcP15laoLDNpg5CNwD6Ns4Ib/5Jni4HtM+W0WziDvH1SCTivGcDj
yzorfkqs9NKB8kq3XnHnUFzwf/i/Fbepq0z/GwLhkpw1DPIld1TyMBkid1h5bvzkTfsTpWtYBTFf
Y+zGiY5DWz2iJKa05B66pbmFhGirI0Xh5/PAtWzmY3SQJLhUuc28cRkEW5wgHz4nI60IUVN2pkIc
NL1jP2ldfKf299mrehYV/GNDWpRX9rNvVm7Up5k52K770Q1DSYsfnGD5JGtEcEkZsWc0h5ivlKbq
6F88PItZQwCSqCQsT4gGeQJW89oZp66v3M26KEQWuQUK3Y5dPytA2ezvAA5Gy/ebhI56Ae8Miiq+
6yzPi12UEzXUKb3zIZPtQJ0jQO7mi9vRIcYXdIF1hyvPGYBGHEYvty8UVOOAoBqQM4HvDpz8yYq/
kVBs9IaxvhzN5FQHmpLlr947yx/QGruv5EHtaCIgskHnPu62eblaQG0Y38GiPmh0j290aYQ6hpAw
qM8MgMtJ1s4YfZAGQXKkSP4bp/LVD3kDezpTyP6aY8FKx+RH1C02SR2HdpLLXN0Xc3fgaqgT4Psk
GnVJSX4iS6+g6Ox0RmEcPgmUVZPrJVWewwb5HIWwsNMYTQcATUoQUrLdJH1aek0Cxj/L8qQ5bEmL
8JIvzc/fEwNItURFdeIcMO2Qwe/S0lVEObU82M76UJbNDzBgdV8EbSCaRrroBvQ+PmPiPkx1xEMO
f5jnzXs62eYa53kyd+QhIAPNNKg+ASf/psOXv8QR+yOhjnD6V7tIRzYLN8Js9RRpKC0IXwwHEhpJ
5227CjYW6NnztCV1Wg6spcNPstVzWSK86pwSPym+qbQgU8ng+6KRyJFBbdSXoSoxU8+Q/w/bfT9W
Ujtio0vUSjKDovivhToWpjY0w5XGdpQrda/gpwB9wEQxJHFtEVDS1JbFVgciQgpjdZi77gTFSwJS
aoq0DrbluYB93IOVQLPk1vOSS73PavSSFvJnR4PwVcJiSVzOmuXo2xCkzLRqbv+YrQFhKKvBNVvj
MNlIaX+axlSCHQl9LRwy3Jdwi7C81htyNrD2R1QO6yrOEOPj1ln+262OyplxF0EDENZt9wvCdQjT
NpRIZosjVXFo/9DQAljHll4oc4C2ZPqSLfCmPWCFLfLfAhi5bY8PsToS1vFcdLbxm6Lbae9/ZuLd
MvxiIWP+PlcFbCF4nOF7yap4ZQG/FdnAZNwguQXH+OaEvj5A70S1oWzq/r6bbTI5g8lESTprZGCz
dGqj9rmuWPb1qEGBc5xeTf7hiFrwMzNPDAWo4nPqARKqy4rn/nOlYsR17NmE77gqFSmBsPrUqGRQ
Ho5Mw5h5QyeXjjydbZENQ37cwT1uZQU+ZxpBh8AXhXrXyX5Bnyt31/2Yb01NR5hSUKP3Rcxbby8n
/PtfQ69G5vaZiCRosJqQ1W7oMI7GJEVJn5SW2HDJc2dSpK9lniakdmUePeEaiStrDQmzKNykKjqs
P739jZhQmwXP3PuOC8+GumFaZY8W2O1Nn0G/dJt214jOkEkEOpjFRJwJU6T7VO5AWImU7to6cdkC
nTCpGU6KXoLt9/bUtvz9hmZtH6Ggx9YTHwRGi66nn9R1gbaqEJv++h3vORGpEwDU7Lq3ZuWO1rSf
a7erd0CG3+dhIVk5R9V+BdayxCHDTSk4cioQDFrC6df+pbmXme+QiXAlrR+sdLCph4BIlHgAX47c
i5frN051FVAgyjK+pUWc4TpCVAtSBSqcJ9RvgAI1gcWtUDUzxXqNXGBU/pKBi90DBFkAbZ4p2TZ/
yseoiidgSgA/ohiiVV/WktflPrtENeQYWyW4Yq8Kp0o9yDLevGP8uN4mwq+N/3C/dJcc2tSm0hCZ
6nbsrzdsYshJu/Ca4Sx7YaFfW/204OATGt1cz5NQHFBX/M/Oy09oepSXDFv5cEllZBmJc7nGwwtC
mqzG9dhH3xJI0Y3vTVfeH5x7ztfPvgBLyiys7ZqNXPMvm/A1bqNj9i8EhbfjE/TXd9tv9HppUijj
Zih7lLARQtHBsWH5nbzyk8A05D/7fm+KSSluAgaWM9jhORoaa3CYgXa0WevCd6yqbXgHPrzxDBh1
akjwSQp+pLTiCFZRGYkMtAMbdLnaDMOdog+oMh0pRg+LBwgmoymaX9IBVEiGXqbqmDooRf/KCAYF
HEVeiS45EzkcSTkBduPV0KhE26vFwJqBVIrZUv/6gLajwGZ4P+b4yAHbk2q23TdVtinG+mW5YDDw
eLgZQ5q3+FitCyQ1pcEHvWI7acoFm/UkzcUD+3mFNg8VRCO3owEfT4xp6kb1NTotKum0AArXX7et
gr7JexwyGhK0b4LN09G/H+U13tZhxoSxzpM+/OKvFbbNgDY1RMk1t1DwP/Af4vSJM5gyUu/S/UFf
8SX7PvWq562E0RE0qLSd4v6XUefHgCy/JBKjLvv/lI40CbyxtNMQe4JLxN15Na4cIFlvn8h4K/Zj
Z2j/I4/Xygr+cR++451/9J0/3DuPEjetJJgCZu+pO6lQvqfZJlOLFVq4fRfU/gJgBlg4+DiBsYBj
t0fAoLT+ndQji8IgZe4npnObd2Z127OVAAPsvrDHV/AV8buCxvCoQgOVkrIuykDgh9wXItpvHmie
PCynkSfIDe5oZKp3kl28h5GABz5pIIwWCpEEuJGu/Yf/SCMB7RqxDk0NhHlbukCAYLKMcqHrs0E3
xAUWIw25pJuT/GhoC+2nxz/UZgZwIVheN71nAjbfKW9s3JSyokBMYaFUVWFFb5/bfm+A/YXsdprp
VVQz7EzgiUOo42VKrnL8Q4cQjaSvxSk/J4mCig1lpPehsTqzkc0FPYLqDrP/bRCex3/kJOm9DBXU
ibZLX8rmQIUOlHWaGiOh/C4VbjuyPimxCL334M/vhKOQAtRIJpIS9SX1WE5xSN59jM5dvemhz1zW
2jGPC8WMri3r7dcU5iyq0VlUjxu/p20vggq9XZUrFdvJURFmjgKToNaB0+uFXn+DF9xCEDcg7t5X
q1WgNsb6Ia2Go3kVOM4mxcJxpRzIxWyxM30e3lgHuGWXssKSfSIQOR1p22FY5Cr9tB4dwl1nippr
iJqtceuMTigisMIm6sAFKf7TGKnRgIp6IlPF5nUSVIFyRYFVTMbhOVIc1C6G8KFPv6rC18KLgv2o
3u0ERFOF44EvWZRRAucThCls+hNKr0GWS+dQ69SFAY3guNa5RaLMErn4FV+vlv2kzYVg/8mW7hC8
8DlVKr6vEIZ4jWb6QJb8wSjTaS1ooWBMfbyZmjc9pc6L62xQeZqkEfdnHtrnZU01zXLWJUFD25d7
FuDDpNTL+aDC9Dqa6Ob1GwUSeZQ/vD7ZA0IYHnen+qx8Y/ZDlHfx2rP2AWZzFSZhOntXOLGXpp3j
IroSl3I6pJXs3XyBecYbQSgpx/qluFfXYuZFzVjcL9RDw9kBbWmBI+OAPeVIGJD+v4v2kHAwYAoX
AMLkAxhVQsHOoy2iJgkQZ0IGj+RxF8/YBr2RSUuadZNxOqWCcgV4KKHUqsEfBgm9kqI4kEyOZzDk
TYuBZQHh6nvAQqt4G9lBfPuYPlcBlJaHV5gOlNrhRGrzsC+XO+ck95r2EjiQruTpeQx5cEoH6GPW
gsIgATPoDpRh1m/omiXhIeLrRqK3MAFf50AdvxA6R65psV0GJx8lIFb3txHQhB8w+D8iokyvjnOe
xa7qI3wnc1OA056zTT3I9qrWB5946u6VMI0HDcGtlCKieF3WtryX1+Eg9gfo6SyrqSJPnvR6qDWd
r5iJLKM0UcsYmmA+ijRz5jyRGPqG4yYI2PXlAK5wc5ldo/XBugh8zeCcf//+DuSMc4M1Pn0Yc3az
7Uu5Dy7J8w6dOhVRsQ9ta7qATliUF+31oQbXFaEgBPkITRl5hjh1BkFlrobyhvKfO7MY6ouBS57K
Uhr6XHFxZS5CFSz3ahhs6/7NM+LnY7v+UfJ2cfvRj6AT8IsRPvMSMNdph64OHvqNcNYVximSwhcX
xFM4VHGqREkBPt9ve8j/4nm+OMHReglUGcBNNoyi08pnMr1eYNzVvLStSZJ/ySNXqdhoXuSrzF5F
6DFd5++UKHzUOhdqapNr4US8OKqqliTg7YZvUrmJ+XQarj64vxPFoWK3o3KFNd+qOwjSTyEG9Jgl
ZEvdcPAtc3saj0PyoZJ38LqVX8f+nZwBiXDLyBTB+sORBOLFoisrg0rbhUeFYNph++APnoqegFCn
AmpL9ZyeMnawbtNuzglKPzQFuuGMJIA0hMreYfjmhTfPnJ10GMyovA8OHYx0cobNTTzezF7GX8WX
OI/u51qbRXB1BwiF4ek81kTw+DLC0A89HNjqjR7R3JePa6Z09hf94b3N3OVCfIqjw133BLdhUs7e
4oDjR4KYzMOSpKjRXK5JW9Fam146uIYjah8BD4raspbnd/CPd8R5ICPEP+cf3dyS8S4V17Vit19s
zyDAaqoak5pmu1SubrYFGTUpcJ5NB3VvangRi70kdqdSHUx65GJbD5JQOqaEKWscsEQZMJcw3TO+
Z8vB0hiRI+LdMXHpbg3rtkcrGZGFTn0wxInPJuNCLWnqR1GSxB6QESaGQpZhMDDQeMKiR6q3gqvU
SpKmvWntFV2y08nS2KTovRWeXfQyeshiz+wg8+DGGXF7aRBu3WcgX77FBb/I5xqnKb4zYhKprFQe
4+fX68qL6TT9zn7QAE0w4QqvIXVT5D+qS7TGATBzSLtTligxnT2qLu0Yeqtx3Z7Hwl+4opdfFgP9
oOTKu3kJ66QOETwSaUYq6ByO+FB2mJ+cTEMRZffKY4dpbqR4U3JiMMWCpJ3Wnetiw0tVMHo88PMX
OYLADyZw7aYq/bA97V4hxK27zwtzNKSAm/Ag6pUPsGYCJKXNXwkMqvYk9qQPy/bPU1S6wwBw9UgM
8FO6QiwSpfgXjk0pelVXgrYEqBsaodINNs99wXcNL9mKBdzFWAveTHBJNZ2UHVA5L5NK/8go7VTS
oOV9uPF3p3TBt75Apowh7TVDq7ihBphW32wjdquCm70odm6fbQUVGcBFn+ewxZ4jshraXzl7gmh7
o7Xn9NDNp2BsvKATqUGRKopwOg2ROxq2SWNI9ivWYDPvn29u0Z6rZj3LEYa0FiSeL+STl7IOWMTz
Of0zrohwGF3JHOO1nppkatTqom+TXZM1SYhkftbWI0ByIkzlfpg1oL4wNjonE/llUl7taJyljB6l
iRNpl4HBCrCC4vDKLABfIsoRq+slvrRswNpA6Q1jDxkDjvTZ7qKYAd/NpybC6RfPUkI+ISbef2Ea
LBu2lzKAZU5+iZPY7FzZTaJFw03dcsY9VPbAhxSI44Gqp9hXYHfINiBNq1nyNn/o8uRiDFi2llXn
/UzExxtS9cK88Zu+K6C9vF6Bds2jjd4oTagtqIZv9t7uo0noKgB+7cKC3+3AQAB+ror8yMfVef5N
uTULkYU/TMhUng0/3eXtnZ7rOYyiCkIhM85nDpPIO5MYOv9ThYSySoUBT3QpIgkglttyvKjYLJcr
El3MAj6OoTs3wMi27jOZh8w0xfqxlW7cuwcnhY09P49jJphTWX+D7HsKJdtwWWDXonJ/OKPEpC10
v+1NLHuERyOWuLUdRKH29b5p+VoPUKlDYdvtqJ3InFGAK8uiZnBqrRY0UjucA4/LzKIwsgzAq44p
IN6TlKFSkUQyUZCM7HMTY+hU8w71WTEy1ACQ7ZgWX7baBJpQ/splMI0EIrvsw9MFK/V2VHgxyqCW
pqT0vbKnI8fBQzecRVI9AYjZtWkANI9xphidta13dABugfCNHxcjQWJ02opa0IGdSuSINS4r+cQ7
mR4lNmdVwkbYQLL/ycbB5RO27l83du+ttCqW6xISK0i/QVlYiBLwjFTOdO/4Bmxl1B3LoRJZZcEA
s9lDPP7X7bjomdEjOtQ/bUOAxE23/mKcP1KVDtuWqzpX9GKTQg740tyhuVWFrrsB3Fknx/GMF6xk
STBIA8oDrvbm8S8w2u9xYiPLLQX98SQqlpsnCTxY8XYH1lFnq6UfbB6thi5APe15vdH/Uqoqenap
yeq628fIAFm8mkJX/5rth0/IPXyXG2v/MzFqfjptkD/pkiADNqo3Awy1OFrdu5vZdljQgRC9YzB4
335oysKymbqG/qOXwKYnDpRaeZyNLHR4z4gyeu2YLRMuB4d0L4k5r0BjrQUw0/q1h6zlBCgeGVi7
tXvDNRcwqdjWL9m9QiRrdv+H7PZPKtvhfSMQlOhihDnwvdnyDOSz9+hHZlkxCPwKqkZJMsaPvINP
sTxHNRdhZoKZ/ukeHPQrOgu7suVe/WeTi7SOos+rqtmRa9bu8bGUJSysK/huOtj1oEWKlVkoAK2j
+zgF/jBPG8u/Gz7B6oZ+evSztjEJCVKA8/Yu4prF54O++3waFX5xXTDT5aq3TZXqf5AXtOEoqha4
KSxLa6qVHsH6sNIUEMDvxoVkhppqfkiAxqqKplg+gx1OIrkFf2O0k+FulbAUq+L23Hq/MjRReGyA
gB2vjP+X6A6R9a/rGz5EDUlTOpsqwu50QSx8Z289Fyhp3ZOphq6NFI0087oyoxAIrGQVg/GiyImc
85nhNl/vajEWfWyfa4PZ+Y13QGD1ehw6qRgIZ0HOQ8+E3NdjA8Q9A+gn12ncxC1dIyd98n/NLgR+
BAAtLDHq2VIIsic87kot4f3hFpDLkXwxVCnhKTdmap+2L2/60+gq3mQJ1BInd/nLRiesVijT658g
DiqFCSa9vv9pxStn4xWlqbio0OwaSRDdtuHTqPeHl6aaygetrGc6g+8qbuiYaKwlKtYB/gtS6sx/
42EivXV5ZTouDHHSVK/9xwMbWNopJ0mR6IgZs6dKZmQx/7CWONIGyhQm0SXqZzxgys9wTXh6TW/M
hcF4PLaXM+QFfUvz3Nvi4h8kMY+IWZPpQ4Et5z/UWd40JuRHXQClVpEyi6aU/ZtpuQC3MWlBPT/x
U9RgN4/QDKIJjVSP+50c9fKJ9xOh12LKe0WX6ag9DRM62N+f74y8OFBKYE92vo3rPoZdealccLez
KgLIU+W3NvbmmeAz15tyTOSMKTnGTt+72mIpmk3YA2VmoyAbMA2ASGA0B5QAI2+w7Bh3hZJkIV7K
gjR+Of5Yb5goJ/JccR4BvEdm+wAjZQoim5S92QwZ7BfbDcckMMOTYLnG8+t/HYg0+mn0WkYgL3mH
Zux4LHWR7nDkDYdN1DNKlNoG6nJDme3OpNop1gBzfNcSYaWqpaz4W2lahjxh7x828R7yNoTXYuZb
hsbeb36yAQgFcm6sJRNrnbsoU/d8J5jDp+BO4NXf4MdSjse/3cJSPhtbI77exbTsGwOnP5xEkmKm
zu9jWroK0845490KwKBd5deO2rHvYPXK3/wzp5AaTqAeWDe2EX51ACyh+pqGWoaXr11xyH3BA/oO
AALL4gqbd/Zh6eGrypFWONxnwJXaa0wNK7MQt+JkOZp10OXO9fyTXWWCdgLSzreF0sPbinwBT4M5
GbsQ+SgiEfzX/7rz783lvIo8VCwlJ3tINbHVB0w6jd8L9SsH4VW1Zs10T0uxplwkKu0qakDwkxRO
mSkWd3r8l0lTzC29H83F5QEbXzg2nyWiEeVHSlPsdou4tLlZdfncXAaKNpb4QcHrJ3TkVwLHN1pJ
ODi+MA8FUt8gTrJEMJvlmjGeWZ+/LccN8u6CnCYs6QrWu7eGgfApYOqQx749y4CDjB1vIePlhBGz
z81P/+emYJezWEVeq8VD/fc9bKFKI6hTb1Nc9d5baYFsGqDEmWAOpll4ykxFatetdIBVEw0PyNZH
2Rev6abteof5UCzR2ekdBLOlp3hwzg4ODyfU+bCbclF1BOJVZ/dbsSknAAaruHq2EK4kMoNDpjgi
h+BGntnSW2vEt9vC+bcLCB9IB8E5Krf/dnYMiZSAGHPMBnl912yU8fJ2zH/9F9XDQdbwwWgabAQx
iUsvx3jhoYllWliVaQnWIbHGKiFEWhG0FWtruU8yJM/l+cZNqOwqn4OcBnQss/7HLxzIc3M6tuNF
iAchxEFDtIYLpgfRet55fRzpRffZH6Zy9GKs1ltFYAfDT/VTyc6ORh/WiCKUDmyKd2al9/qw7mRI
X5jOj39jAA1MxJ33F7afQ7fHKT2GxZk7y46qWk2kO/k4nXRSHo46Bk+vTdBD/wtWve4LF2FCGytL
7U2gNbXx6uKkNXTZpGxOkjUzbeI2zRAQY3zgQuGfhMqn/TWeaSKU2IKNNTjBk3Mtnq85WUgRRKYz
WNQPuuXDgI3ucz/zQrLYYRbn+P/7tFCYjTnz0yuAdDTogmhIqBBfekmNPYpXKMxi+9nCpYmSCHPh
/1kRDkJW71iZInw8QS29R2KeCp4eimQnnB1DNMEMHqz/mHTSfX08/7bJ9qkZ2+W+KHE442+2WHH1
z4XSULireZ8RCh/jxYgEbedlb2nsqGDIE7c5pDwJH4KPwmpvW3wcUwtVs+uuu3tPhX50MH7w4Spo
uqG42Jv9r8F1Bru8bjVFvS1xJRtg5vGpy6LK68V/Q45OwC0fc0QmOS+FQgyKGseyRsPxo8rK7hzY
vJICQqOAoxfyrtg1gzwh6CaJ2R1ilIB1ewdojqYlH5CUvp/umxWbRI8aHOLMOSgFUawldntu9b2n
4DYt9DO5yVbsRktkGIuoOxa4IZgofKVCK9XZBL81ZhHCmtMRimHSb1xPNYeh1Skz/eB83wxSKhH0
uUilZYtLFyGYSBh10qp1qKjBTigXO+OuCPabccdRsJCe86AfISWZzhwzkYcKYVvI2ELJRx5JU4J5
ysRLbaveLfeV7J7Pb2OPPh+8yw3vQjOaDwJAs/u4Lp3fi4QZuzdGZAKE+yDPkdF33Lp3FkPvE6I7
Rl7Y5MJ4exfHGMP/l/w3cvKu0jcRs5SG/FzBqXacs29e9tOnLvrbOggb5L+53QYJqvE7ecjVbTPi
MXyTQyDxrA7tRiHr8YgibWSoQy7uuPTyLMfmfYCVMc9Ac7iUOWrmR014qLPBb+n8hX5a18tjnGIn
axKxSciwITPvIfCLhxCX4LxZAEQGqvdkc56p2UN7s9uA211mX1p/LT4S/gtFBxpWBkbp94wjLk13
akffgVS4XfUarLFBzx08h9pqpxkTPsqt2rCshqynOriYJn8kjL2WOcR8GmBthJfPK6OAdnTNQ5Yc
URQ8l+N83XOKzt2pvWqZO8b23O1ifnt2h6IOjG5lUgUt4KNilDjI+heHooCssVRNBvri3Gg/r2DE
5K/69Ob6JtjwXTcpQBE5DUwo2nOM49cuSbfnhMgobiJBO3x3mNzhnvzEbed+v/ZbyXzFt/cggSkY
INc2qfd51Z43ZlvjTcpJonyK2mcGI3jfgTl89XX7sJEz6sFVp3tKJPCq1O9xbUUNjNd3OyHuQily
+p8Nu9TU+4VYLeGRbuDApnCsENi/+7ZDZ2RVwkjnDvtZdN2j3644p70KY6B2/5SfcKk+3z0/YeAn
7JA+wooXSpUViqDQITlAp1C9ndMo5LVhKW9LhE5qKU8s/VIQXmpA/aXc6TuiOjM4MT4Ie4yhrwAI
oBcgUdjknq51i3CJZb2pYXu0pmxDriCLBvToaIuMMkbeOPhVAOaE76XByIPY3tboFF0UqzAIcHr0
TMnlrxeLnL9kuJ2v2rRKq/mGbDwC6pnq3PR9ZNLKLwMT9AvW8m0uEWML1/GMwqboKQ5jSyPustdX
J1keTqpp0ABeUU1E8GjsI9WeW7iYDrbwMO068+zEvM/G1hSK3qFg0uviCHrwDzIIkxAPKi9VnwXJ
vkOdf6DxQCQzDBZO5EG8HtQqKNAedjRWCh0pjuqy4aB4LRDktgjzrulG6B010/73CCazegZsw0or
u9cVoc7+M32BMeMnJcq924A/l7PiOQNOjKzTfjoTJYn6p21JfSMWPP2i+b45JaAooVuwm5gXDZk7
LMGRlzmnFYeUWYzQnl5VJL5UejC7rJl1oStqi/YvWCqf6eOnaC/SPkb8J7S6HHFL2JEWzz0pNCXk
3FyriR5hsOYZK0zlltxPYTFnx2ebZV39ewj7x102JwED8vXZ0Q5+TmpGuVti4Tmnyoa+RbabV7Gx
KuSswumRhVEr9c2s4GJ2UmJLUQfQg8nuB8FF8bGxQUEDtWQIqWdUEOv6R/MGNuTSI4YXreW9q8RS
dwedCEDO9lwCoBfI5DGxg/P5vUhpyu7g6emRHR1z4F7wCTEJfMlgGfUfnZa+Shc6lZGWMQ2JYLgJ
fbADB52GZyccupGBKCKLbP0zem2kNJ8GMWsc5PQDzDWSbCE5AHjDKr+/fZOZ05P54/MzADt0E29W
ewTcHQUFsQ5O0Hxc/YrjqSx7UpGyzqhj/A58rRRLUN4/HHDkFyzYRY37qmr7IG2vQhwnk5QZnpT4
VqaL7PTBeuzGLXEND0xaxiryfFE+zQKeWBVUdqo1+UNYNZq4fZA/nV5QrWwTYGwqEBrtqJK6w34e
OzwAzGz2NoxU9AYghijj9sR5r0MXISBMF/X48xuh0cjVRYfJDvz3vd186vXssXJwdKXsbV+2aRVK
OFRHUvPdHjQaU6qwqHOXsajBUsUkfZI/bQtO+suLfQKruynosxz0wOGlqDkRqQAfzfyxMEXTtsu4
NnwUhdUBsN1vepEyhz1RlXAcdzyDkveiy8LAYO4or2hE/fC/GDcLVdcr4pchpyATZ/u06QL0YSft
fsc0bF1ss0nEC+2vqk3GamV2s9ZG9+I+F2iXBylrJGrfz0EIk01IehdwirWsv3kFo5LKike82WHU
LGGyYuKrTVlN64wS0NSnu+lTBrjhAOZzh9GwCC94Vt7j/xKyXKA7bn4Ubeq/8DIv73LstsOYZCf5
LTHOVlLAsN/EOqNpXFmd15jYF+g4DiC+ynSih/oxuvzgYVQfh0j4+5YuLu7AxypAxChp8ZTFpjcE
crIHaZNAPOktWZvYGiOa/6sVsK8/y6srI/dIww+AQSrIAcXS3i7hS2W1LojvQ7B692XICOedM6yW
uThcKUGe/PlghF4XYHDaK8GW/9koiEmu4+mjF8oxJCcHK2rTmxM8//mrKqOgkMtV581AYEOdohex
aW4YtPCoN3wU8hy5iDtnNqpalEzJJmwOiYjcATIn4uYaUPXQc5lQ0EAiuBMAIaLmhfE6RhgkSYFD
4iEAJvHeor3S54TzbpkZQ9RyFXinD+CBJQwBar7F6dzmvyFyweWE61fdA25thyrQvQwmtUrpEGBS
vMLqpSSX4BAdv4BjeeibxhbsPzpb73J8HhdmkEbXJmrar7v6sPeIRsAEuB/mPNPPeXYX1dEn4LW3
f3t54i5zngAheBIgYwrLt9po5aDgVkP+3m3X6frVQ/MjpJeCZxv5yXr6nUyLjmwm4zhI7JodMVXl
i6qXaiazF+yF187a2o5uz5WE1td+n7yT5jCYKm1NzGjqGIcZEZMs8NF9JEuO6UN2NLAm4AmG0qBk
05br5ZEVzLQZJwtKOGdaZHK/INSRSSI9p02zBe6dnxoq6o1u35prvrv3IbwUeuYtkFdYyiEDiam5
d2YopNr6YRbZ4PBKWrop3zcb26+heovsnQlTB1P0RVPf1Cee7QTbVAo4yaGRXfTbE2HVqZ2jOoxs
gHct8iEblkQmhjvaYojyy8xCXi6ZMQKGwCpPoPTAv7ycU1d1sNLEF5d51TIoEq0UUfMdOlzBbZi2
q8FQFF3MTB6aLCFNBAYguGWC0WoJAfXjfg+ocQWPRY7WEMJX2fVQxkSNN1WX5BgwEGcRtjlbiqT8
gjU5K88Rrjeo6S7OclCbyMyptFWYeMPLIhZpImvPwZ+KFUUStgal5YcVINgcOnc7xPNjyJqSJW7T
nny4XoVj+B3TWtNiADWRnJa4Jn7ZTPzwdDoAt73gZY0V7wMQcoRh+pIvSn2xvbfLfSmXe6Nm+5gI
uQHJE48O31NazD27b5ATaf5shpAjBDjK1jGPy7OFkPuiyMrAS6fcVEQENZzXtbjAXzcvxt3GZO1z
42fVX22vo4ymGIWGUpZ1tVWXUkTik+NlUwn6zG8PYjcHZhmeyDNFrMDsXxEnGEWDOVYRqT/TRrLy
FZ0H5ibmSKG7tVg4U/o6LlBjLAGXDZIEYZ7E6grZ99LWnjyH6VEal/kDyTcX/OmC5v8opNz3F3CF
Aq/3YOy54oUtskBcz3XELphfI86/1YCVJ+35lKhh5jtQinJGHl4B7qXguyZbKFqBLodnYxqOjnG5
hJvRK9C57DXKveM6jJPO63+KHjczfyEpf4riuKKLjydwZ3+gSLhemJJzZmI+tW3W33YUuqQ7OgGJ
qGqBsJrlgv5L+OVeThcx87G3K2uLE5wAsejYszdvRGWkFyp/0nfrJoIKunIauMdVVAOhKIPp+CjX
QPK5+tWTj80/amKJg1skrxrrGHLEYJEORMHRurDLEUFRvP3cD0oM68/39egAf7QmSTiIByG+wmRg
ejpSUoEtYjOHY14Sj02IH2X/MepBtVFCFrYQfXB1PJaNc/u0kNVAwecy6PoK0GcaazDtKIOZwqP6
FqOJEhDVrJewVmHnmti0DznshRISK3Qk9xt3UKC78M4iK2C6Wg2KNrYaZHv2pa+qlxPj0k9Nweko
JDoPMn3F1f3N2r29Vw5oD/ZQbj9nxhr41iZZmIpUW1Qah2FTw6sjMw1Xmp2AnKUvEx0Pr3y0/yDd
wcNF980kK13DyDNGxhEHeLPvAjv//WmJkediLw1eqsSq5Wej//oV56fSsvjh+U0hW7nHI/0rS4j1
p7Dp2hpvyfgXPNp7pqQNyNh7CVmBaaE9QJR939haiFrja5Sz77CDyO0ku5jCjr2E7aEKktqbdbeo
GXRz7359D7bs4BQ7bHN9Rn1ANP56GlIaE/pO0ZCB4GxjhaP49R9CPbfEKqCRVK+R5COC37Rw3n/U
R5FHEDgAhlHzwbLZ6ihHhZ5AJCjDNYIXk8W56h2cRz+qA4ziZlCO9ugMWq2EvF7liKIGPga+jMeT
CC9ULRv5+FKHNekKDPdYhbfn/mT0BNYxq0D9OLNtR5Nocfc80N6AmU+Mvucdb5g3GoS5abIY2rx0
VJupN9XfhjXYAZIRn2Zf4rsdIzffur4B7DWT00XF3MxDcLAGRGOqyVioMhlZ4JVdOnqnaeN6qXTT
gE6N6RldjbBCXrF8aYj83uUCwyXubdKZuaAiHzHZlIseOgB2n10K2YK17HdMvyko5YvWG/SV0xML
r/eXWR0Paex73yQDjcB6VyKdyVQJAhjtqHNHTC0OZEcpEpsdAp+WX8TtdBHhpRcBUZiQD8LATDc7
qaJP6xJTjYcxZhzXGNvrNwpnquexeD9OeL552yFh8nWOucQm71WXZlQLZ4MdMvoB4weMPg+Ag8ph
Qh5iU3S5MlYARl+Evsj8eQlA2izlDZ0vSqSbIFje18PPW+2LgKjtnTkRk7H5XXKmPVNAegsK4KlS
+E0y4th1iB9VP6jTDJOEgopsrwLE8pz93kwNxVcWNILTL9tCtpQOeJKLZ2H0wEq7UqgEXVcsYxsN
wcaqmgEEZxkNxDkE69iknDOXp+E/eAP0ybtMeAbw3y6E5JmyMTQE05sns10Psqe8QvOk1kwv8nK9
vwAMkgyZKMe0TbRXkgx3uuAWWLdryYfwxyQtUSf65/4yHuDloLGzzbs98Rd3GJu2Utv5KA/zi/Rd
uYmhBwhljeE0tL/ywNpM+9Qh9FyqAVn/NXiXFhGYpdBJjKEXdW69BhVB2mu3EN5Y3iN8DdvfSgip
A/SBZwNtd8OzpQbguJMooHaehYXiYNpYtKU11NSfSI8PmPEraxs6JeVVrrT6zhz46WUhI8MHsHMZ
yxtRAKfR5eRgCNxMjBK+FHgUHi7aSIEgeY4CQFTnSRy10ihSooZ2fsANbokQfmgtKfAHR6JK5AKx
lOsDAJypAvPmmv/ErPopS/BKrjPrJtS34AwektAJqwpXl/2zWw+SR5FIiD5v+MqDyt9sM5feDOhB
MgAIAOz9kRyuJFD07lRaFFH6wPhFEaY8zKztFWmEVPSgAqci5n8v8P28KaZnklTPQbO0CUEitPQS
9/nVFgl81a3qhfLwewS1dNrvgTQQKFF2KxpeS7NOkmt4EmXmXlAbT8BO7AuHU5L/ilrC6YlpJCTO
zFlCxw9AANKRB3EbGxjFbgAyti2UfJGrGUunYkUHJ70dsPNgwUGF1RuDwSimi+w55qTL7MSiBSD9
79RvvW/xopM7mE10kBesUycVE44VxsuonvgbSAvqifYZJ6Ary9aPKOt6RUmXM69bHmXFUMH0wTKm
l7gfNg+w1QM+Gz2b1h32wS+om7pEld/fxRoaKeeIejj/GtBy19t7PZZ8Nax/Nb/mDAOou8fhIxaG
IEWN+zkBR3FicKdepVb5b4v1kJ3YYDbK92lqeziDg+gh+PvVLebVrWg+Bs80XuwtAJax2HdZ6n5N
dl3DAECyAeE6s+6TYHq1sTL/ZJJv5cSrTkzvCIi5XC86/zquqAvkRBanWF7KivIkyw94AzyWmDU0
b7XT/9eSwNqcCtVGbII0IyYZCFhs350WxYQ1R68I8EPzB6pLqoTiEcURzNSw3XoXR4nb+eoqiAV4
dC+NiMeKG5NwRXCRpuYxP60tyl5vnwRQk0umq5iuUmCDS+aF3Y4YLsAbmX6RejyunXzsopJUucn5
Q6jH1y6XC3vSutJcyNbP4DtYzCvLjYh/1uXR/5MN2onu+9vN5bF0E6D7Zp3JmuUkGRLdLH1GYyD8
KdSdCb7grBvcXdjvH69Gtr4LPBQFMiVNoHHcI/lJ6NF5PuRveTiuGMr9zdLD7yuKxjT0cHD2jLUC
nwBiNuRcg0+beUF44t7l9uQeLAAJMvd1/Z46h7/d5pW+Y2brZ/qT+f3WWqU8l1yHL/mFBHkJH+MG
RF71TIeIXzD9QNCXycCUUZnNVgE9hmtJoZNjTcy7V0YHSS4Y3n2a8uMsNEysso9Uz8+fBAIem9Lx
efDa0edJpzs2Se/IaRF/ZFNb/PVZsUu+iCbR/B/+vlHoNJIL2cCYNS7TT355Za593D4/YbUc/K80
nGVcp9h9SFh/SOXPDws8RRefnVEMaQDnZw2jUPIODs4nZFiLQU9B/rkyMt66XbGRFJ52YNHnyC98
kAwlEo4hMEzDcEp241QRIvXaP0egoYR1YO0DL7umFoFRfxkXTlnWUYm278A6uPAWVyFlrb6EQ8Cb
2RBi06ISzEWVxezyOkROaUSkEomU1YyYfcv27NpetNFdBs1qIAwwxGdKADougRtlk/nztZcRzvlO
Et0ShBQ0VYAyAKE3v4/3RvFmpcasLM4EvV5gfN69vRjZ6cN/OIudYGSJIrv+h7D37ar9zpE+9Aya
Qd24f0hpOYjIXWhFFlc++7vqvmgw2AsUIRcwNE4Ix3QLq6VRedEfJX1y0bG7A/2P1Hao2dJaQNJ2
SXQ69wWTuW9Amz5rinCVHYiPHUkSBOAZ3WjXrOmIl1oBtvZGhHiksOVFeanhGeHQwzGDCZmPwqdO
U++TFnVI69WEdJlMizaGnfaP2Tt4XzHngdWJn++Kc1qjJ8o045t7CWbFp0Y5GcKewYqQDqC7K529
z0B4m99rCaprwVhjMD+8eJI4Djq3RSRbJjsB+Fj1Cp4+Trb75xGKYwkx7kGqe8PhvuXzPfmesObe
OaSZaX1ep3ifZIMgqqjxhdVL1kpmECaQN+i/y5KIIApkdvi2FO+USLGE/EC65OujyeyxTcuRzMXE
Kz1DLRe2SdF0MEk7BjB+3L4pEbu1MojGiDfYjAXhNPck81MIeKhwDkZGx4TzWjMaV0AQ4zRnPLRy
mjwVjFUQMobk1foVGdS0xCEIQjB3gXxEa0kDVvDtTAIaDjNSDM+XTR5bte7foEpQlaC5Hf388NOj
oN2mzq/pq9rx48hvYxuQszhwTtKNakBQXXM6g9w3h63+cPILkQNvWq5cQ7Hj+t0krHiUeQyJvLel
BFlJahDZf3VQ46u4DJODpkNnNL+VqcnUYvdkCwc8EEH9Irnc7eu36yYVaI/q+cqfrZr7n8+yYzRF
+ls3vwkfUGwUcKO4lsz208ePj/BI5Fx88wQDMaoHHf9vbF+CHTh6wD/eJW5M2+lg4mBQbBQ9Nbeg
RO4BgkI9CbCIYbnrLN64kuhrj3FlbhjcNGim6MTBjj803kcdj2bTcD2jT4y7G3IADAPlTNEHdaIk
xexDe1vxFtRlI6Q+dQlktb76sHGwtUNbshGcX6M9ualQRZ/EdrZqgeY1KAE/o1WhKGubfM+L+FGq
70iFtMkIFpm9qlOLLOqcWD2E8Ef3elTWCj9oOyEc67sq0KUfynus6V212UxHt1W94vVLaiwHbiLy
4NG31eXy3Yp2rieqi9PCYEn0JpIJIex4LVZDuJ+6CFuNjLH+AQWP82Ccf3+UkJNExw6d8S3/oM6B
uafxXMotQ4q98QZuPqzfG9gfG75TSPTFIWCMQawHATZfBnacGyJxrDFNRbEuwAX8OLP57lBgQo1L
RNjaP+cW42ZKveE94z2lW3amGb5xeHwmZtJnOmRkazANedjzY5YME27Kzo6SstlFdGj2wNEj9eg+
zuiAaRYeab6qG3+Qda3Z0eJM8k9csD9jTsQZQpwZgi1qigGjNPH4pPJ6ALyJ9SMG3XwOOBwvNzoX
blPH+7mOToRf9UIhM9XQ5ImMwIOjlsdM5OP8KgABsO6WC16Ya+JJx+btLG59nuIk74leXEFf8T28
jCwB5jnsajtbUuHr09rNJGn7bn0ur610lbujNJgOq9zqxQEkykJ5gEUAy9su18oHFx3ouMuC6nBR
2KSMQtxEHXhAc9EFQ9fVyQdvaK9WdMT+9IKjWo8uwhVM7F2e0LzI2q/3fHGWLnphq/ViUsfTtYdS
lZUiS/KIg27snPmqSjfZ/yGvqbd3rpqojIAAwruaXzL0pnXUFvX3z1ObGKR7vmvo1nxTEpFPcr7u
a/MXeD00FR9btn6nXsPz8YQ9rKYSM0KUYLdseRpiR1gvk1menuDArkogac0s4KsIGoj1dSAFU7M6
1HZLnbc2i+hicdIlUmdBYnnrcX77+mBL2b9+pFAcBy6rANGB5/ltow7QMcUAQFn3iLf7xxu5PrVv
JWJLrQt5pK5rvvU8iKcpgjjFTzTqDzk9fuAXOBxi1awFj2im6lZVzSnSgDk193Wv2mOdd9IKVHn5
34rOLUGbCy5ntBPgjQ+HFGncEWkrUVkG9jARX0dhzinhvDXkhs2+vuXF6v6Tj9boY6SFh+TfwFyM
1PpyBZ+IEsbBoz1/kRXFfHboM/Id3uAiN7sCxhjTr81z7KMnCd7dauUoVCoQpZytP3g6vqLNQtZY
0eMBIfDasci51umDwV5sCMd0nqpSKAR0Zh1cYvCIhfUOtVqWmsQZNXI+5LlarMZPbecQUmxQf4r5
MdS2/zIKsi8lU2cpJ9dtc2pHnzsvOOGQcVVlRE9yx867I2c/GH/iJqkD/2dcMADB1xopQhZyyaA8
XdAtEMsqCsN3+YV7OGIeJe71MasdfobAfuVgb9skt+5KOsKlzpXAHO7xLUW4b4Y1Ezahhzkkikvo
Ov63NRBQaW6vlVQyL3K4+g2y+0TJGqG1NAX2rWGn7YZU8JlZT0EbhAekc5gYrpOWLadLBpQg5eWC
akSfmDlVbJanbStvUhKrdLTFtyHmTyDzAlABcZLr0s9Uf2shCAiycUGeuVfhYw0gm5pwvmZFwjhh
1iyQH1Xzm+rOd+lBq1A3TWr06Qwqz5p99xguEdhmpld9rrwqPawKB0QugzRLJMqrbYPuZguf5Yo2
cVpUylOlRUjKKrR3w7AcPAwIJ/KPwCU4sQgEkNycJ5Yoc21oO2IKiz4aR4g4AJBevWN4Cn+TxC6N
aREaBbMadfZDNqDSepUSheGRtUN6iq//xfMSS2pZQlg9VBNVCCgv0wRSBNmkA3pKMuPsC2FXWiI7
tljecoGscHPidH79VtLj0bPRK6zPietNedGPEMyT482yez94uh+2dxG5j9YFdBxDlMdZ6roTYNMK
SXMXFb3IOM5KcjmWb+ewbCt1BUZUYTJUb3Mm4gRqUdUsVoeogpoGUI/jz+ozsCQHa0P9HbeTh3Ck
eqJL5LQwCE51wLQYHPiqp3Awww/jGEQEriqZuWvcT8/oPfHBqxACYDmRTD+LD134zvTVnmVM/moO
Q7yuCXWwenhhPcCUb/6mqiWg26N+Xuq1XnOrpuAIBYyH0QjakF++rYu2/qie1AfudIiklZtJNjFa
aThk4zjThc5+fHovbxG3lc5e8Xt3YHwloZ0b+0UPKgnpgnfVPKNj6sjagrJdQTmmqbb7Wope8Sui
QlMq1zdIbuPpVAOHUi/W+tO5ahR7Rpt/t9LOJRmRDPstfDXmcz+GasuBBbDfJhCmWSqW3gGkgI5O
gi9ozlJYSojAXmZX3y7jENdXOtSMFoPM4ElH31W69bdiDQTg+WQjYZmBh00jIwaTujFt/nzwvoWM
PBOYOqbh3wvGqdcylRRhTQmmJ+TSMspXHmk5vyoWmLP5WI3+LKR6Ttv0gD3Fv1xEszg1UgSkQCde
RcwRL4G4DiaBCPkFj7ytZW4dPHGk3xT8Q9zvREUBiHLp/FC1fyA5zim9qSMrScUcwpEU3OddrSKR
UqDWHnVXxf2soLIWqyBBtthHJioGCVOpnXjlWXYtCNaVJARAbA9ITP6+cQ4HTAfq4/vrgfsnc/EI
e+cfX7yAlGVTZcp5YbARkcwe3af+CxvyZUjE6HPwBqKIEwdn7croDezchui4vd20Nz2FQ2TvySJ+
Rvy09rQOIWuLtf8dB5+m7PNTrXLuTJ7dE2N4DRGodWBTpCIy144SAsKkRy1u+UljiKUAFOcMjsEi
ce/w53px9GDLxNa6Q/JNHaargWh20gwxAUDxWNZ1C/qtgA564wkn6HJXsBvnMV8FWFeS2v5mxN6Z
K4hl2/iTAqFvWqBGMyxxkFmYo4VcwGRR+lnwhsaVULWcX3fJNu6XujNVStcMBWYpJyZKyUUFj+Qq
nfUWIGf15QZ/mXm4jRNoja38AMmsIH1M0Wz7Uay25eE2SDWqwwSYmMu8DdggKaDRGLa/0DoVGXfX
GZphM1qkga8AHCovVb+OniumFd+hRACF4NzlMQvRKcQ91D9m5EqqGBIDRxAGjy9H8Nm77mFhH814
Uaw//GM42E5xjv/KtJCltZw6BeR9vAW+7C0AGm8nGTdRhTUahJHqMa3+BfzVV1QTbGGSd3D/BNqD
wtKqIy2d0X8WJLdUNS65cN6aBznLdkj+2Nt6ZtHKrA81CYi3wVpLq37pK64qG8lFZTHEKa0cf2wp
ELGFy6uqbMKcfm0bTBWo5bK3CjAtzowhy444AxM4ELiAI3Jg1zGuFkj+IfvskwDSp8X8JbGBy16C
tSn93MKR7bZs2Nlg4ldrajBM9k+g3vzZpdKn0D2cJFd0BxLVhooq9mHajSIFPH0IK4I1iXko29Rf
cWqcmG8wKY/xYCtQPelmaumzD8dvExGhyJa5l+BFd7Y8xZ3lsJ+nt3kPvoUZXLOafCMxy2Dsrnmw
u04X/QZ18XLrEhqiRcWF/elZ7cPJv3oMd714RUC7zmXC6l+M8RNkcxqnSSwv8hbLLZzwTmGvMKFb
GiTvYZ4LhdjjpgLuLelLUWivx6eeMlCNPrnoxqCtBvJX52/4Ei9SZv9JHizz0gVtvkjhAaP5gBUI
O7XrPfjfa6rUfEfh83shu8FLPxvzThhYRhrD65Fm2QSxeHLo9jnfB+eV/20uT1CmQW0Fh0x5zHEw
j0ALKIc9ZS+TDXKjN46969Klux/bjdJK+NUUDsyV4Gyw8oGccH30wGoYHrqiPKOBdQ//P97rgqp/
Cqvh5CPQnfPwdKChjo2d8j5HZdifvN5Bbsa0DR3/3zOHNL/4v4D9Sz3ZpXTwQ8/XCFZn17oHFIhu
RFheX6rS7IZiRpWvXK7i8ws+wLF/6sVzsAaOyDjiWfGmHTftduopH1vN5B+P3G1NyERNDdSzk+nd
7TtT14E/tz5DLSlc6y42/oRurIkEr9FYwKp2fkT8Q94RFeFoV/dwJOlbUDV4jWHfY8JEo/m2Znn0
/bliMgzVCmtCAuuyrpNCnfC2Sk2Dg+9jEt5o5BRqIi5zE2MGZKUxYMsa3tqaMmbDFasjvpULW4if
apyXCLGE00t8iHzpjAS+Nu1LHo08jXIGdBgC4eNqVjLkeUsluHVVm8Y1bjdQm9R7yXxnXYQusRHW
aqcJhgXhiVexChdxosnNtJKSyhFvvrAh2nsYkJQSNc6VBfCfeOwBJg/0V2krmWS5NV6YlI7YH3U9
DeL/XE1beDl+iAeH8NDBY5QayN/LwY4tmjsUX4yIh2+7aLY/mbPWLe+ZkoWGTDUDQAYnLBW48tzp
N6vUTBNRPE3vmOcWnrb+UWO/DCPFDXmN992tXDtoXMwxylhHJj2sYiwkQN5PX4ILiIhd3ZpQWceA
F4lt6rDjpkQslIH/wL2UZY1O87hzKVwLbi7hjtfGXrNGFENDN3UTlbmLGTyd/huedX68G+FQgn/7
3ZAPInHlBIYA+A+lKn5MEiQlgwYROsuxDf046WHfK/h1PPDx+PPIBsSEPK8/mHQQq17JS56/0WjW
VScL3GeICXa70GdepOsCcW9wtNqjTRD/z3LdpMY+B2zNAzQLZG0w542ATTecO51SDsT6vzP/WsW3
kMKx7YzZ3ZhjKYr7mS80VnCgH/qVUiv2G9F8m6cSMN68x6ZyIlX0xshds8tJzF7h/hB4GwoXV/Su
k6I2QLhL05G86TA6KejnIAJCLlubGhfRm28vRFdO8TnTx8e16WOx8eNHuix+GbRSo6YKeFVBMbGY
ZW223F3FSmFCcec9u8+x7ZkA2WXDsoZgN3qqakQb5tD9htDJwk1d64Q8CqtQMToZJJRTzOh21PXq
eKoEd0Gqu3p00HCaCHZZo8GrhW0/3iiXhWCyNULVwiHFy+YOxqRoMlDtTj4GTPRewkuAAvJnbuUD
h+dXMabhlGv9Q9Y2NypxOD/EZEyqPQPVDKsrOp5IChygW2gcF8n5Li2/XaX5FzHKxmtoY3OoJ+RX
p7iYPj/nlytji6IoVlL4IGhvSwM3wods7QWxGQY4z4jXyhZYzviPy9SLG+dsj59/n1iy0IoB60dn
RA+NK8VYVXgD25Y+V4l6XQL7PDGdzi94Kopfu+wSfABN1vnptGAj0CEafDPGBI9k0GynpbAerV1P
EKnXRyoavRUFT35URmbLoglBSbs9ltXhfzJ/BBw+M/DmHSZfMn/NnFKHcJmgW7e0QAQdswRjE5DD
jX/TXrzWy4BGajXtfEZSEuZXWf2T/OPlQPXYl44DgMjtQAcOI1RvU/eOwV6BZVQMUdMTGDn3T8Fd
0yegrlgLhP9m1Gw7BvPzwDmwPRa8GVu/uFntQ6EJKQI9Zs/5aMw3u1Ksaaaleb6xDwndyACN0Uhm
XWotAdFmsdATuUI2lEBPwDPHFmpeqLIovFx85m4lYA2FRGW7/ti9bMHochq4apZf3mqvtGbY2nLd
444Thj6mtWd44vuQEhagtVfBj8WujE0Twng0RoFvwbZesmZZUGN3NMDliT6j1NF5fwfMIVpfAO2u
OYUAo29yGRf3Sp66RJtBoGltmbFaOsQtk4eepppkaGFYqO4bfkyGbiP+ALj+piBRTbhEI38K0RRx
l5ZHI/935SHC8ZzoBGpIuC6mKD7244wST235nTMPOuqpl/dGXVOyFHJFqaX6sGrtu94hoDqUNBLb
Rpy2Z+BuinG9X3Zj4TIfpd1CDorGfcnVG8Q2mdnFFUAVOP483YLHl4LgDHpvHMlJx0lwWYs06UJu
SESWnCOnphLriJoCuBArdn63jjonR1AGPoLY/2yTWnShGKMbv0wuIbjcU2NqhbcJpI0hujUOYjNi
XAxVlNVSWOIqULC3JsyEHsbdabxjBXijSab04MPpDZSDLkV4moSAAM3WAkEC9WbXTCz8ON775XAs
FhN63MA74ckEQwa8AqSBomutr5vn/6qf2cwCFnrt5EZOCxbUpVRRF7PnqnL/guOXNuOH4zYTQVXr
bseMbayqdzs/lCoNOws9JV+tvbfONZRA5mJ6eBO5qLlzzq4wdoxT6yzk3+4zbghCZUp/WBdgrX7S
+/1AUF0u8Ve/sOaN/qZ6srf2FDOpLg38KrhndRy1hKMegj1SRcqVhENUj+3ImyLucuhn5kyXnJR3
0eBCsHXEPgckWhJ2NP/QrxuVqSQu76FHfaaheY98elncUEYS/d+wLAjvh/Wo5QpWVUnMxLSqHxfJ
5S2xjdJ+NEbUyFKaYd5El8sdjHKdadC3NEtskU7CIyQK0AbCKKYA3LCZv6Ba7Hz7gPpF7dL2UmJY
lezkGzaD6b0LfxeBgaEL6rU/tVApnf52ay8dArRccnTOB4SQRgc5jm3rJ2es5nILUYMNxcablGi0
9hCyMdWkx1NU0J5uY+gfz+ti93Mc5rdFwIltQc+lQySWq5UmkHWKe6mFaBGDJftUYYdyztQ4GlWf
CYb1IN7rot3KWr7aYRtW4Ex1rsNgLNNW3eYWhUZEAJ0PE2J6/yOYSkAfiSx+wjPLRHkDaYGXlMkF
ErXtz+4R4DcdasWAIT1t4z/elaDCdYfAjOzECkKmm5FpIXZG+LHkkea8WMOg3vkfPgU0rVOCr+6T
Z3Lt4qs1QAxHkNCDDG0RhHMkjxvhK3sWsgjpt04CCz9SMOXJXJDaoA2RdyMZuLGZGX0jEeiFqqJW
D5DxZZ7cSugiMUehCANCkDspq9Cw8LsuPIs4aUSo9V+noK52DLKbFqlJUprngQK1uo0+W/rqS1ua
No9+n82fWayWls34EI9qDZrrh/2+AT0wbsT5XMgTAlFyFuwWCuczEErvbiAVYk5OOy2armVCU8j4
hKhyRceNnn+fbzIzneIfXAzu7TqCW5B2tSoHUaNHJXOO7FeJDFlaf2GRmT5C3T9L6B31c+8NJED5
EXPttF3JHmb4iPYzRByifvTWKG5Dw/868x0d2jFYrQjt6pxOFpzb15jouW2UVIpT5H93mWFU2XGh
XAa5vklU6rA5gFjLdAbVsqDywPDII5MSx2p1LdfgOMb/Md14tcagFMNq/ViQG873hORUxIwHnEAQ
1UWsfmasAF2UnSeSUO/IzuehnexeLBxlSCRZVZbYnzuDFemKvKpanPPQlTwCOTjEDa8I41aVcprk
s6exXLbSHWg4LF44eW+/OLolIrqpz8zMa1QGKN5FCvy6KNvKR1/bDfaSHCPtdBw1eywyDrwq6Fbh
5bxKmWt+IaviXINROpHDYA223RxR38QsZIF9vGAvJ09v8fx8IymcN7oQJbFP4++gHk1EBG5uKRWu
Zm/M2KdKXr/7ROI+WN+dXEzpgneBzre6/ifgn4lSGdqjcYKY+3kXbiUPPv+ZKr01sSan5hA65J9R
Ld7IrGxmyv+fhnKQWNoNGe0ndwy0T8OFduXNxYt5NucGw9sn9Jp2L6elyq/lxnnL0xkfTC6YKJoV
yxHpp1dnJCmfIgq11wHn0Q9GhOSRif0oSp2+EvdpXkAcS5udrjRT+HKqDPk1dn3yMv/MbEJURlrP
BVd1Ep8ufGRweW/apc4zgf8xyEpI4n0E6jLrq2x8Jkx9b+ikB0qcH0tjcTYxEElhOQ2gWcitW7e9
v0pL+OLlXBjCUPoNvGKDP8/esH52KHo1tekSHD94hzTb3KWbcUstlD17dqRhCA5tTprgXafDsum/
dIswM+WXahX8/X9QJih/Xat4jml9k5nMBmeEecwoKL19K6k5HoIhl9DedU2g2arq85G1VtGT2D5F
ZJJXzeVIj9qOsZQv+6LT2Kd+n0Su68pmoomXwsEkaDcKsvDsYJVhebWX4ESsWFUt9KcXLTek6nK1
fIpZK1i0rmo7P9eseY38QGN4IcPrINfyl7MAgQ/GrPim9qXVddryaw7TiLPCFa+ddBPD0EskW2wF
zyWqCzIPl/bwvr+G1nVuU7kXIhaCbbZtUL98qImmO8souqNr+KznYdNl8RP15B/KZaEycEH7nWFW
DdR+yA6HxyBAvoXS1AwdEwMUeevSJCT2rce65IxhiUoNAKjAY4XsHglHiAgnEUihPYXsxJurPYlx
oH9hQFiWIOTEYCbYeDDWioliDS7caPzSOTu+wT0YeCoOV5eSCe10ctwta3oNGgV+FDjyu6WFYoOu
KhU1iHgwLFHCO6hVrQq2skCR9TYE83r/rIGkWy8jCgsa1NiuxApE3zdV9UaJtK487H1xlA/bEyiR
n+BwHMi469HdWt4CKrxVcWrRt0VjnC8Ba2Q8+ohM8q7kaWwZGph9sIOM3d9hkLNpDORsh866Y4dJ
PneLnQtB0QDU0gffXbqowIsW8Dchc+/on9YG/csgqINfUPOCalJEjE/4gMJJG1EqFw9ryWGlhKyB
pG0x7xa4bM+DXzsLGVF7xwT9+meHGlRlbO6JGGYIkSNSOBJRV1QAsgRlYdsRbYknicjW83pdnEwJ
tAL6KcKKiPW3wVJtbpouv6TLKEp2OKriBpSQA6sQWo9aToUQycCjnH/jkhw2sYuDKgnh+ejnb1Ey
hz8Bps9LS+61qTdGRpboEidj4xXoUYgTY5jRgTPmxIs+Gy43Sz/N8yUjzi4lm5ga+0Krm/n+f5GJ
TLbdrAynLcelewOR81pw6McqBnWPubLveAaB+BVYrfE+Mc5ill1vsjT0z4fdWt7KJGt2VvQAwE8p
b0t8DCxUEVyfclIkHsqzDq651E3SelPycWykUUyI+DTIxrsmFl/GNE0pO1RtHxA0ivFAo7nH3JRm
TxSDlJjwsJvfJGEWpIITd45hEm+Ga+RudRzukW3AT2C14ATS4SEwbjMvcPVjSLrjuYyoBMxNNabk
yW5oMqN6DCZMb8+8TTH9WyihzrfABnOxcUnDsvZL6kzBUQRZN6vruV/37pd/Jfyc3+lIDG4cid59
pd/kcwfgMuojr4gEAB2+qYuoy/1cH9mKYJwa5Bg8PA7mYxHAU/63fF56k3UwpueV5e8WGuzh7yRn
LHLOEapPLD2AsNYpS0NZY1vYh1cMQaMyRAES/CU2Y6Q30hRv6JXSdRBVGp5jg720AvhuWuQxrS5W
Js8YlEx3GrQyjUn8C32RUkjfh0QYqi8QiZ1OgtzJF4YI6lHIgymlBccFDSjo4Sf0hcSef65MOzoR
7A2RKQjMuiVubT2nLY+21xDcLb5a9OXfDwJ0bTS+oJrz9XhDmZCiN2ZtIvqvtuzthVbwaTuCqH0X
W+Rqsni2m6Q8B4ZnqzDYHy0vKwF7MYPZ4PVK94JRl9XEUo+gAKRqah2yxU9ro62q2bofpJLvx/VB
k4clMXRuHZEaaXhqdv/pfeZhviZ+OJOaqcucMVCEQZ+pcOaqn2/pEeTXoAEsPWnizjvTQR0zO7Hp
is2mBDIn74hAtQ4bunCBXcbEv8HhqgRA2aKbmEl68ymrQLZKTNpqVQUfdw65KyVqbCeTDmBOZsRL
OgZ5Q0D2NVOK7PYXGtr3bvKjszHVTBemWY18JmxvWYqlXwlKTwmquBHm/TqC0Gy6aJUm4HVK99do
4zr6xaL3yzA+uAsPrrM5fxClNAfMdOCbKA3EiE98nEISc+jQugOSiOKN25yc85LfZXH9R5oH6mlE
BN/6cRsk2+Tpdug6GgIduuCC1fE3bH2uoGhf3DCqCng6uNjCOn/KQlCvCLlF4gYwy9/gHhHB4CaS
zM9FxaubExMRXs8FYgl9IOqY6QYXLck1AOKj/YVzwrhp4zb0kT6bw7W1L4/KpC6JsPE01V5ucvwS
SXEofLZuDD3pQVx3KY2eR/Kg0n8yfahkVNHBQPjfUBvC+8QTUxEIRySnKz+eB9WoBgZkINSTNNkq
OCI/fs2aa5Jwfk3O/idlFFKlzSf2n0i8vYHjsMDeWF6usmxjGF/e/gHQBWKAMDmUHrtXhDh6jhu6
4U/3vbaVG2jiOUaxzdbSnvOpLGyca2Epa2qiHT+Iw2xHvd5zLKcAe/R/VoHUknB9AxoQMfGpNVrC
6T+KIVnf3K6hxfURdcOoRz/Qp7BtJ0++83NZbOLr3yz2qQjiGQyRsxs2vBgmLzJKMBjSaKfNAreb
0Yi3Eri2ynM5FsU9DtQOtt4SfzQez3mAr2HNHUsVgijjd2ADcLVURFSTZU5pMarRB7pBMSq8vGXE
NPPLk9/L+jfhE9WMbMYY36nITqHSphtD3x3/DoDL4N6+CNVw7Ha2w9WRPcBPZ7XKI1srPSu5giQJ
AWzYOpSoabIzUT2n3xPBSGriwJ9K9OMlT3aPAYtmf++TlmbqSgXAdfe1jhLJI5cBYc0XkvO95uy2
2Luf0TYlIel3VVYqVrigdaWloGvpSbtV4aewlJftV7cHIE6BfYfZL3I1u1qpmE0T/c2CnqOeuF0D
IvM87RvyAFEFEaHp7Bo2fChvjYGbH0kZ5G3o4gkFgla6gu2Wzq+eatWXLFhMss1I1JQnAcBWNuSt
C0WJfL0ZDzTpsbchcBFkR5R9wN53UaE/rEgypcrlHU1UzEIi/VxJuZI1OI/xgvrerB8b1zuu4NBm
3vFt9+pK7CAe5uQfcmT9rx8/J/o29sfopwKaP+WjviOed5QTjk2Ydx4OSrx4XFRMENz8bKTuxngA
F529Hq8UvTY7YhJQvbpkuH2cOzBy4RKteRhbeoJwEzFyf0LbmXBoIuCibaeVS75GITXOaN5TOEZa
X9N5VNtiWGutWAQF4hGca9CVAJ7761HE2bNSl53QEn1wfVhM0kkioc43HwWvQJ+OeRi51zaVNNa+
b8cyBpt1u50/o6FcfF0XllZRU1bTeNv3mFvLek+ndNAGJIGswxBmZEcYJA8QAdyh1PQ6+8Mg1toT
xQxrUKpz1niShnQjwl8gy1Vp1gkw0x3Lyf5uo0kxw5D4+lvXHMOumCI5HOy/zDfQ5eQ2YujC6CDo
EBonXtlW/Nue3lBo9gMS6k4p0VvdSOwiTA0aT+UJEyfjG62121hPS9teY9ql7ptojFnWPNiIUNvI
SXO21o4vIv0YdxQxT+BVIUspInkhRLG30VB5ohW4RMus4ywuMOD5Q4x5C5R/GoXDSGeG/4bHMF6+
+4WkwindPM+LkbXaOMDuS4CwcGvpPcrsAmUs4luhR4kqbDjuE6cTmEoVLaG8LB0WsAOxylKT4dOW
qC/b6CSl1PCnT3YElkWyVkWwd0nRZ9G/5LnxI2Hm7o2UoB7eGNmN1/3LyldN+W22JtaA9RX07C9I
4KlXLtmG4RqxlrOlXAOpUluCQvlLzEV6qqGMMT03QwVsgHmYQiwRPcr6TRPDP8R7hUy9UM70SCZs
/8iZ6iJNECZdeiicSrk+G0Z2/2cjv11oSsEAdciNiPRo+CCa1KrXpCnGkCL3LvZFAEScHfoDsZ7u
ZQjFhq/qeyd0RilvBOQhzhlqJlwV6HQxSJNfaafruqyQNbHN3hppfTS1odscDAR2DOCzVstwZyQR
etowRx7GKIlTEqz8u6km93C5ENE8nI58iz6Prt9OlG3r9/FGSadhqGrwJLtIQhbC3GDbfNtxKS5m
16mlMnUm8HtWmoKllp5EpzbB3IDB1ltLDOFDet3LBwonyGUAcxXVgHU6pNlEB361xa5d52RgRGmd
te+3+aQ92FV5QIes8VXNaX0PlbM6XcKqPzbERdZnxZ2mmkkt5kjVKJUzP8lGbosZjnudB0q3BUyT
ujrjTuQHhm5NkjQ6TTqo4AHAvnR4pECADwOJt7AIl79nkAbBZqv0kHEAyaxpMaB5QFuE5sk59IJZ
ppUhkSCWqI/q68Mw2Gf/h4QwUKhTUEZuOFnHH2Q7K3Vwi9tkO8RTV+ICJBxttGmz+SDd5Pfz8oTB
uYZsu4GLRzic8O43fpYpRhiZmObsXGCqjUJmyPb+v9YQncjBh0/AxlLtvjNasJsAkTc7MW9FwkT4
4DVhG6azkPomUAtBU2ysPzxj1nEcVCBKEwDAffd0Mx7NAAvQZEa2Uh2CBaRKkwVHlqQA1VNMz1YW
Le1OXf1HatragLKrgPDsSLMgCY/Vl15wt2ClC/SSGU3myjjs056NOJz2PI8MpT6r3M8WePpuhpqu
9V++Z8/mTfKTQpVGelC5mZ5Q/5teGuHQtBdnfFjBdN5FfVUYXCDkgXyD5IeoDiz0bP5Okb4tJRg0
2mG3K8tEKbPExglzMEgfQ9y1K8ayE84Nt3V4n1+RnIUdSSzrPF07pF2zlt70wkpXW4CX+5i9dRgu
3l16FKnwXrWLtA/LNXNbRIIwWPT0n/NlcH9kFP0imzAMaDiXgs06MFRnqeneJCQMidTcl2PuKJ0J
hfKjc+v1p5DxwDfhjuBpPL6fjgSTsNumT8Ad+UigKXjCBy1deBhmGBLzjR259Apr0gG73IasQyrR
otu/ogcjRSeE1VKJoMovui1B/OcM2HUp3eOXsGLABovE1u3l9xXATJfCtXSodPpYnVZz+AJT//+3
/1wGHRDpU6lR9h6JSlnU6iEwFrObbvM5FYykOq1ubPV5nG8ouF731Ev6Zj1ljwmQsL+H+T9mjcVN
+YEDeUvCrvlGe3LDzu6zbO/BWviflpsk4gwvc+pNOzLlKOQhyLu2fagUXvmx+Zqr3I9yrBUBvxkn
61lxzYI2KYlt/tpPoxZ5y3+WaMsqJpjsBbH15oYhyFI+bNxMwY8YQcJOWRjhnc+LFsAYXen9E2ZG
GzvcxCg/sYB6coLWWit8PakBMPlJY1RE5Pj9Z317DoQZAkWGsPxM1gfQblbJ2Q4ud1fSu+wyEqPw
OCtImJnMdQPrS7YWxMbnSh3Vte3mkuHY9YsP5ir8LiZOXi5B9D5O6mHTRbl88wD23pPUrWYokZAM
/G6XQXeNSI8+OnpKb/ZNu0G/4wysUc22yoVy4nQrktbU5DbV0FuAPX9xzMdTqRaNBw1mpKZ5F4Ot
2ueZ8hQkymXRR+cS7jVm1IXgNE4LDiA9fYpcYZ+8nUrf/mKPbzr79jtFipg0BlUIZBSFlx9bpheF
wO2MTS4NCkKXLQp+k/YWa/NWnClP87Ai5vApy+KyIW8IikLcSateXx7DSxAYryMh/R6LdtKq0mfo
qV8E033YFW7lkPZ+ePI0PWn1hMdhegKGlsklrr9Cm1km8vXKkgt9t2V+zPt8aIhU9/cpMaf2WSJv
WQQRgAmh5jE/CaPFLhXUz0jHwD5FJfn+fTonR0DFmb/rAemCqXn0iG+nFF6+CFIs/++oHMN1y8kY
qkbFtas9B7Vqltf4GhaHBsoYPFZjswvlnncKSDg/2T/hnZ+MvRHCwqnghFFgXaM/XUR9Pmijv/hl
wfa/lTUlWZympjTt8ioaoXtPW8CCoegN6uaRUGEsT80dMLpujlGPRwTYKYkZb2+ygupWVlS90UD5
8tGHFCgXDh4IhVvrIMHDJ8JcRQdjyA+n3E7YltG4mO++0b0W5rrVzwGbavN2Wbi1ssuD/AuWx2Qb
op4hqGbqEXNLC6mP/qX8JYL4yCpgO/WplrInnpmaDpuqXzNwsF1m82m27ojyIJqRJ/iLdoetqdJr
+NXlTwW2NrFOhzju+cPOnB19nMrhZICMw7bcYMsDeEuhdBaxQoJUL9dKUSbDrey7CMIw0x87bRWa
boV6nSvMyCG7CvJzJP8anQwmO8vlFZMtfDCU57Pf6790mW4OfJJ2kmKbx93ildX+LIOOCbYE6OsC
NxbC4H0XmhM+yHLKSxcQm96ORCUCeMLCzbxZ1SUqed6uqeqgAQ4FRiDOCArlVtz/e18xL+RjF1mt
bwQhtEyCCPn2f5sW8ymjQrBA2RHD0L9AH+Rm1COQ7SSL5oE593YJM0ExDNgq3U2w4ALvk+dY9PqP
iiUFq3LcZRBdSArSpReSNkF27HabCX3FEic8BnmAXIOWCe8J3KuXGDm1AETHF8m3gDthodhKYNAC
JhAIOg3J3/owKuWIb3KRLlMneNyb+y5N/VHqoOIqRyql+4Fc6tnB+YJBmPpWZ/l1LWfibrGuMylR
SdEEYmNhsezHoFwfj8imXmn9Lxc2wOCrqo28s97B7PAwv99sjrnM26lhXJ9GevbJF81JjuDcaEo1
g/L1SF/qstBfwtRrfJB//O+P04NVcqc8CYcrsr5CZ5S7OjgVn8GBvwicJBDHI6+jjsxMj7ETERf7
76BeSpo8pT2NGWag21Z60Oy8nrVs8yb7+C+Yo4z9PL2a8J03kZXo/Rif8NQx/a2Z/QmVcJk5L4DQ
kHGvXKiVRe36RY5BP+Ejstw27pKWNKCbPXcdRKe2OZJ8PkW5NvxLQnac1uj9W8OKLZIxo5u9wDjF
srd7WUx0onGig79TdVETI6DdXiLdU8qjQMu49f6e4u5ywvQBkcQQigAOL5Ht8qQCInhUyV+iT6SR
/4uDsG05PvuCJ9MbJYRizxx9VZzQim3ET/AH+NpW9HX8NyoefHJK5Anp+jZ5c1jxw3n/X1brTQ9H
KhECCZgwXCjyLH6Lr1zpCmAyj0CpozV+pbjDEEmIql2vW71pl4AW8kUKuuec31TzSGNToZOfNOGr
cVkznfZhDuZSdYfPQvvVtzKpEw4BztnR7uxfYg1q7bPqw8K+QBrg2z8cjnaj4J5QOvZxzW6ZYdiv
k2vwooPjy44uH7eyKxvtslEB3+75RKq7kVLL1U41pOtBiYNTMTP+lyn0tY0ndlXvMIzr+bTyVkIL
uvn39YkhVgL1wqW0cbWvS8vQPPa7xIujVdFWt9Hgsru/H6OZjOywpsDb+1pfhnjrPPQniR5HKRC0
2GFIaFosW8Kpo3oPIOdGg9myZtl13hKaDv6UBq/I3MxJ7Yy094e5ttJTwKOlzx5OFWeXDtVn3G0e
PzB76mlWiMzqiunUOCwQX3yE3kfvBLI9TQuYrWJACGJy0EHVJbZuM9A6FQsUHXjM2MpEMcWkVCRI
Bkh2W8iRaCoixbBEY6uq4ch95XOp07D4edWU3XoSZnioKYtKvwDqYPvaSFirA2kf8sDyQhVN2jTU
wXnUQF5Cy6GBnEHC8TSWfh72/O7coYvxojvBaYYm5CfDjzjwRjOoVlmg8J7kMPyBWyLxfM2ld7VE
wNCRwV8GyBLuUZ4Zoqqn4Ju4xja8wtPOGa3XkN8epL4bG6+3nkLkxTIi49rKYUW7NR9WRi2miT0r
ndBUOkmUH99JdwUfX9mBU+8IuuCLcOu+5OIDxwSBu9B80TpYkXnj1wZiZmsU1dEs18zS6erpHrzc
5ctys89rA3Gm8XU4fPwPhX+AFcHbnbB50UIGopQpfYcYPqfnVhPhgL4ebEiR0egRBCVjVAoyFoyp
Yg4iPPRoxsGf1rorUeYltePptkj2JpbvbzBFs0dOcwXcyQ+RubeCpg02EmMbC6fuNkD/xZepc4UI
4dvPIEuyk2ozgDtsEDZYFQZ4/+IoVud8DiFpPhKFWZa+IsYqX3Q5PtChC+uSIwme6N2+xqd5LrI8
x0fWyt6WlTf7g86Hp7cE4eZTX3VErehgCVefNMSPq2c09PLkLX/wQ27x8D4QTz4o8yWu9+9RCW8j
U1du7hiT+BagZKt5Jjm65qUom7dytwvzSo6idHEU7ehRAu8GYhPQJm2R/jEnLiz34QXU5md66Eer
Jrq1TWkEUKMfg9DPrqzdH1uoacJLy25NJlw5yrRBaYT67zUh3uxvck5e3Dy9JAWi0qzSN57DEr8u
YhqMughngW4EMGWXD4SYjc5xs3uoIjezdOMbl5RGaq2avTZv7aKv36wKWFXzVb7ovM9612aLxgP9
dmZJy16dRXhKO/LAzwQ2DFk8/0RSuXJy/bylyiq3I73HcwKtQwpNaLbaCMDhSFtChS2KvNRO1TDX
Wi5lZfa7g7W3uhegicR+OUXTBJnhU4MVHe8jJ2BmGPfyFdfLH3qtyIs4OjzDQ2b5VG2CGbYWVVW8
C4IZstnpcErZspm+FTBzVzsIazLvIfIyFlT05Ade3U0bwrvbuhaRNIvsH5siYkROvzCIIAGVJhKY
/PngTcI1iK+3UikHNPeRIXAioulvrbbapUIp1VwTQ0DSWd1r/+zQNY/gIVdcjIMbofGf2DcKP2cc
A9QDlz3CXC/NmUl8nzuURdGQ/V+WTjAHhwse5W61/xz9/A6mtYI1iuUvIDgxa4wQa8v+Cq2NtZUE
3qa3Kw5whx4EKPvEo6ZFYraZyYiS5W4WHFnrTHfBEMg87f1NQWvBAWL3e3SoWDvwbgW1SLlHTbg3
xk/5LUcOqj+kHMXeeD9a9qERRjlLXxGZ1aUUiiaJYrR9KJyDbfFFE6OuXLohobA9aslkgsGhitBV
LUXnoeP5jAJ5KCNwAJMfwQdYgsI2Ra5Br8filOvZGx5CFDHv2RwH7lmMEQ524PDZRpPLUuOcGwha
2nJ49vheIEcwihYZEof06soEI7EjcTLvYOj9hF6r2NUx+1kf5cAsdkTxncncSbWvnK7qTkSD1LKX
Ho4GAVFwcG4kALjDAqmY8QuI+VMESjiI0vAIgfwBq5T8VO87uA5YAPYGpI59TB2D86PVx8Qxm1QE
tnDxXM9QJTC1rljNdanqpxnA8oHKNbATT+/75yVznoMr8GKgleYoI4TB82lWehsyYL0sO71wXKvC
eo+jWuTj2LG7d+hBB4XA9DmA7EFmc0fYAcnEKYi6q3UhOi+AdSqvtkTEc4eDcfs8Pshz2HtiQjpE
fqR13/RjmmHxu7nGsc6ZJJRGXS3aZyqoy17G4YEdRlpsEzm9YHHQzDOOWEBUyz5EL/B+/Pj0DKEK
SVdO63cTUML8WdGOe1E7tbxX68TutB9JEbcC/462+BGQEcmY+673Rqh7WH8nMibeu3m9UWMicAVG
ty8KRqaekJ+VqO11tO/OkFmW7UDQPkzpfB+8yqRMBPaURlis3SL80twFoMNyFECZgC76KNVKX5ET
PepEn5AhUzhNztyPPMgdmYMUZBSSjpXO9jl5rdf2/tArjd9LRs6RXr1CNwJs3Of5j8Jf8QdeUtEP
vp1AM1/ecFlfyi/pCMcJ3fOeVrUzwdAVrVmMt5xAl/K6C4oaViRIYlgfAekkfX/3bOUuNRyjhdkt
3wYnIa8kmpx9AbH/yMc1RjiXsGXxI9nS7E9XyzOxJcOJE14AqmFhloVt1fIKfKs9/tSpaRJtIUed
gcUV0jejAVvsa6XZEU7SESxgh8Z/6w+/LheW0Rt1CiKQxvzWwiKYtrwUg9DWRwR19lv6HoxSmLOW
R3qNk16XffonRb8G6KP8IuynFqt7vKXWkjm1VtScC5UEJNfU8ebLstb58vrFuqzW6Rg/KQlLGX1Y
LLJmK6T72vLlIlOe/G5KZxbVNraiHYDyjxge4YOFSOdMPGttIrcJZXdqRuFDYdZD9GKHtslPQWof
vnmpq3tfOo1cu+Y6Eelk+uSYScW61cAnfk1OOdwrkZQu791RcYmiqrb8g/K/gdxnk19OVmQBizfE
5AVyC8xx2GdI/8O0/7ZA/OT4FOSa55kDY55PxvdzmylnVxTzJcpzVSNrvf+Ak1r/SUujRsqFq1DV
3uTFc416wEleE9wN/kGqVHl6XH7SUbCXIraCnBLLrvol8Z7x5wS5Fuc6sSL1bauCoLPva774pssJ
grHfqWDrmYs04JVFiEo3uQsiJzE4ao1JE5y45Dwirads18F2YIZQOBt7IHfKEkBKEb2nPGwKPRJm
mJGyVVEasX6CwfSYq1ADLGF3R7f9TzaV/lvj/ZGJFeM+sML8ASfJjYMeA3c8ZcWfjD3eEBI9lHj+
7nYqPCf7dM4BtU+3aBYTa8l+U/VmNSI0poefu4a6MAaAO6RzQhpzmfYppXnpz9tL6CpmwErvTv9W
/q3EjnHYJ70RGJZUBmndBeCqy5wcWQ9XUMV2s/1pXHWbgX3KbVAlyjMYyC67x+ygCIYpsXw9eXxc
prUsEyoUPEm+D4QhzlUUhIZ5lEnbZgf7RBKtjbAzEuQ+QJVxdXxF6GkZ0jzAG5le3ct/43FXAwWQ
/6SUwIlXFgNRl/FATqvywFWL0QyKReBQZeiXvgK8Bzl0SqjqYAKeMHZUX5z7OvtLbZHBdCs84lsb
IIntXfEecA/TatRXu1E8ryx7GeGUoBQ2K8Qk5/OhHjey/vvezN7kYi5ZAp3lhtc49L+KcYi/2OJM
BaufCCINsQpZF2iPzNKPohXuPwWStjMaqyrI+iVoAQxP1Rilic0GXPEokEKJx2kY5Islj0EmDESZ
iJCjYblY7PSRFOSMQbjiJjXRMVYdwGydhV2gcuXVb3UVvNP5CVMQlRPBT+RC5dVuKQKJrMlqrQuc
BnaF1OvUFjjPDfHlXQFT0JRR5wv3j9tZbsszUrBGeuZxvgqj7FzPgPKKmK31262tfWtmUlst0sw1
XRO1D8+rT3ZsQgEJpEoL9JZ+EKPo9YiJKtKIgxaG82ztpJst/I0xfEzxf/BXwz8rpfaZgrr5XjBY
2k8nS0ccsWtPL7OV+V8fJCbaFmVfpkJQH893NP3CM379krOaLri8yDUQXVmmGFY8BUNiDKqXpQq1
kwHt+P0LXdu9dAOw+gp8keBXdFOEsDasop1wgd8qXsqlZejjoB1GhK7TLKIT49H7/v0mPTeTOae4
srkFTErCTdZ+ULy2mo2/d4h0mKbyusshvpY2lehNnCpsBzFgDr6HYPoJnh+uDg417txJLCb36cur
L7y++UP7mSFA6XG1kbioQlbITcyicwJKMagponBIM6QH9Dsh6d/y0yvOhp4bVIrOB81nM61U7lpq
UiqG4Aw2TR+YEOT3OS/dAbO+/+qqg73aACj5qG5+jXCfw+gSHQUSGMWkmN9+LdyS97lbOZ68aw0K
SvNtpbXHU4GWZAwzynUn8op4/+67v+85hs5+AAVU9hwLIyCU0w5/OOJlTM/RYci2zeQTVEV7bMB9
MEOihCvaKf/y5OXbvkccP7i7gPEbPdWQOye/CM3u0ugqWvXiWNen//wHfm9h8N4/aWNBd0MweMFv
fwao4p1PMLBqC2ehH/q06yGTZd5iO+wfYX7Db8vJeHYe09C9MQ16pFlt74dm3FbDZJvUdp4VtrRG
g4wiKKDm4UhsAWz2EzkXiP/PXsxWlSQxjPn2nWO2knbo7uux/tBzTOIgUqTknoVjq2qxhjBqzM0t
+/UWjIDRdaCmMtYni6Ry0B/a5t+QX2ZrLqLw/4wXcDYgjD6GEFJuDTAS3QmIuZoSJxD0frdlL08i
OXhA9SzB7tFIjQQB5Gb91dDDPk0gZuf42VMuF8JecU7/Cmq9xyOwBTdMnhAMpeenaiWcxjGz8Q5f
DxDQGeDRn9qpe9AnlKs7GN97wYJvjLAJaynQXOLKj0amAyPOEuJIw1fwNQtYc1XdEPz2Zp5Ji8SO
lbW3ARY4C29yv7QqwcStXhsNDhlk3w5uHR7lRWgt2fZgWYihcR02HrXc8pwvQ5TfRWrkWQhogRG1
9Z3OlWUixzNJDaYANTt2JmwlE97wbVlKGvhHNJCRNV/i/nqOWj9ypl/eDK1VAbzb5DancEQBFIPD
9zaiGlnEOv6eNOlWb60rvQ8awHl5iuthoECIpn15kjBJEXhizuxN4iV1zfjrSd6UhUIoJ/PiA7rE
7JzFMJdKQns4t5Efs47hcPCO7E/F7DlZ/yTPo8uq3VeaxAV+sNW9ln20W3RHP9jetvdzGBcvub0g
hPyoGLh/llt2XQt6CIowd/JzB4tq7omUGXIs5eOOYlrscn2wXrk1dJp8Uy6TTf142PMhs0Jh7vxj
JQuaFXGV6bid17ecC+53I2iDygYCPHeZlVx60395Dr8ZK4qom6M0fEwhX0Z8TTYfp0b/kX8UAIlg
vGk27Q5eysMkNatw087vj4P/X61w0I04UeN+IoBfdoxEHcXVx/eoVPmPYzcenWiaZlDIcldDkP3I
xF36iZYYZrY1LxgSjZPM2sCRuXvCGlSAiyEvCgjo5S5ORer2HWk1kwMTYf2SmXDM8FlvYOvPOBtZ
62ihOn4G2UXbfsEN6Zz3TnRWmBhb4wkCtSesA4DVBHBGWPBcNU2jdFReYUhp6LDlaaz+YDr41Ebr
LH3YpaNfwP7t2kX8sN0MRUeA/j/HrlP7WyHZY1cv/qOHwDHWjt5MaoNDX9SKJSGfSbFpbYHbp9ln
BpOZuUioEl8n0PhPcOWuYkKgGboTEji/7QlfangKko8e0umQIozfmvWrtvKIiAeAJJub+qAJ1BLX
6cLi/gsKO6FGXiK7BM/E3KtvGb43U8ptDEv0qP9GT2QfG5IR3P9ZqCWMvq7VsvfBBnweo1Irr+RD
ZQePJrOPzSoolTb6eggkcr9LoBk8cexbUq54o1T7Ld9WpMlkEk1FjycVEAbrIoTY/KU0bwLp0rX6
foo/1QKMX4o7bBSxWS1ETk7w1jT/FhBr2hFDbGqwSTXoxEerQnUTNTe0u54sDcpR7RymZiuvl68j
t5rx/gs0Bealwl7O6QBTHqoiPDTZp1/XE1B3G8IfAPNmxkOCGipArA0+2tj62C2QQojhSWLqAq8m
KZl7ly5REc3tceVE4v2+3V9QappuHVmg0Oy7UF1L+lGHFslwJSosN4xgueraVJ8arLjFX99/+8uh
MAs0sJF80Sx+ZF4GBMUbI7IJfOwuM+RjG676cwjDSL4putsyaFOL3BZlREGMChfeCXjN8Akpqo+D
P7fLWuoOQS2z4Vn02ThCnr0rbZ11gfAt67QmT+D8c3B+GXG8L2vrdlLv2Clcgncl6upbFauXRB8T
kZxDvX94VmGK4UsnIZ5Xq5wPZwTWZmHfeS/bEUpPDgEO1cju44vTIA9vcClbaeYFQZtM5NQz2GWQ
o+VRcHb2WaVUThnx5loHGNYioH+LjYdYpHmU6BcRY5/8FjcIetQn6uDZgw8bZge6mFUpTAS9MDXv
R2XXu7TXyHajm0DqIQH4/D0nqGKLVXPDbDHzj8IU73+p9oNsyr9T9RWcOGjtgT1cbpc6tbmAyx2B
sp74gjMeJopJBggel6ASpoXtxqOAmlPRtBzlQ/P9oSET249ZXIPfv9QuCLAcpRzP7w/JvR9pr5Jf
SSe25VROhBImxI1ITRNyTtl4uq3Zvzekizsw9CyGGMY2OfaW+BS4ltYfsiUEXvreIhMkW3M9YPU9
P0NKfw7JX+LczgJot8L2duKmCvqhmatKWtJ+0h4JAGT4Wl3EkKLIwyIxTbA/P+dhshDaQObMgM6j
dVdUxoxxEckZ8t+5WiCxGXTZRK65g/W0eOv9dB8+882KN19yzLdK++OuO1LnoLB/VyjYajo8IC7Y
4Az+VEpYnqGS5P9CdrSk46w2TyW2tj9ucZpZCHsTIZd/ml6NgSmr1yumeUA7rUR7AKOxufD+H+sq
cmix+VtUGR6WFOd+6SB140DjayfdquV8hjOtTtQEAUntI2lNLYQFVxsnOV+Ry9/fdZYaAX4FCv0X
vAF/a5IhjPs8wt5Oi6Zo3fBWwj4VvaxCf5Z8bB+PrJpxe8zkhPzqfn0ptQATzgSKnuCTxr/4JpT7
dUxf2C5St9em+PToSJDQp65KwcQcwcufmSaWc/ckbAmqpBcTuConQcHeRyD1CRpAix86OeUzcC/V
rKje3VMlvSd0U8HQMqyVZOIQTw//Q97YW7tau3epYHCCSdi3hIopYmRI1R67m45/gNaxOhZEnlzk
AYLmnyG27DEL0xp9cSFvQ2P8eTizAoM5du7DgiYLv7QtbGDYJZw+otWMt4EtlFmx4JrgrX7465p0
HwV1twAvGFlKc5BSZ8pgfAK8zCiGzGxyRpCgsQzGiF7Vc7UgRiPyWMTpqOoy1gTflDILWpWEKta4
zC1YsXkYW9PztpKJpY94q0RfJ8YA3YcLGvFDsuKVA/1IoJMamoz0IqOlVFpmDf4LuDMb3zTC0a2N
h1Gj9H3zctGu3E4GO2I9QRFwdaZwfeD6Q5yXEQYYsSloqppcKWCAkz4HNlkH1SZoeItTBCq94Zyd
TCZxGX9JVY82GatzSfBR+AdYg87wUlkiJhoBBqHha9S7R1Xsi3X38/S7QXkRU1EZefkest07ljtu
WXDhORydcmPYcVCPCNVs7TMtTCdc7byOrdyMiXHSxdTCD2c77V660cXBAjnEQ8Wa+/ZbEET2+bxu
Sf4ZeJTuOzgk8ABfHhmwpL9o2aj0Uac94K+w6gsMyiYUFqD55cxsokXkwy5MCinO0fvVifSWoQ+w
8qtw5ApPPw64z7k4B4SZ5TPurW5ZZj+YEB42jyzF48674HZSzaKvfgwW4C2cLGBgUOUq47M4X9jt
JZutm06ckbwNcAmKuxwYsz/g6qhH0tDVDjWIEzkzyEc1rKW6hOcRUnmxASkuP5m+7xkuRJeoAokr
h/hFzQaM2g2IANr7sd/rRBt0WnEcOkRWvroEJsesXp/UdJJEGOsWO65EsNQSoCs8K0G+qkzbmLoa
xgjJTGd9zcQvL1xkblR8SF3gXEIFH7Pz6hyHwx9SFWYBIQ6PNpwd7KcCBYVRiSbCHz5gPAQzvCLm
GOU3H/hsmEoaNmQognhIDxvXFccEBTynvz2Mg7vwOkgi36IVCqSq5YHAfA5Rs5KSfnmuYdQkZU0j
qcmkLPorge/6WmRBwYcYYTPkqW3tkNt1YzqfEYS9WGviJ3J50LDcWOvB9dfmZcLRPNVpJsy6hxfo
fzt1hknPV/IGn8kjqN7Tv8v9TcieQa88t8CuNSNGN5Pbv+TfhKzhQoDYx0pP9pPwXTwJaNlssA3L
T4Q/AmMh+aqXZE7gklqD1K002DHxF1L3PuXwZV6y6B91K4W6xHrfybG3UWjv2BAqVXDVREPF4hDp
qGZTGui9t4s1TLWxv3DpyZF6ZUUoD6axfZKO1ocTuHoH+7TCZf21o3d9UhF7gWDkYEH4GLX6njOe
OLpEtHyjDHOCM/YeJ5RUG8PRtFzUfTkGPYK6Oaw+5PnEW8BzcF7vKe5GCtC7dFwQY2mR+/2SlIp5
Fs0WpRqWfUSD/1tpvG4zqQ/UA92n1wfCZLnBQ077Rw/A/8c4lEnv/5s5vZx1HYr0WFNAoY0QXhhS
GQVsVzTtDwWwOeT9esg9tn3Z/dSFysUNx0/uRSREZs0yeGkaS0mGvFxjqrJqw9srAMKmaPZ5VyAj
OyfSf2/bJeL5mxVlExs+Wjn+kYlHjWFzuEOwO+84Num6Rk6pODDEV1TZEHAloiEeYyAvoOvy40Lc
+alOBOydNZb3aQXCsW125DHpHyVyBIUi368CZyIhZiPXmhk9PAlwdqhNrHtO1v/2H50rTPe2dlpC
zkfk+8wHD/MOuF2RY+ilVnjnReMsVx7Z/EZ7SeDOpnFPM8grZCECzYPVjl6N8NyZ/CsonS4IbEAE
GaJ6WCxkn8k7XjNOp2NZQVPc4DsImTBaT0QJQsBLNsNKT6MWwUSl3y8ys19oz48g5blzMR8CbQwR
ihWwTOHoynLbz89RqugQrz/yuppaZRrHq+7fkktyj/lyVk0KudCqZivjaXAu2MX4WdEtuc+b2weQ
rcItSNiUNbe8hS9qvyz1DAErL7yUfRsZqpe66SVCoiSD6lQBXDYBJ5Vv8pv6UjQ2NM9a766T7ORB
y0sfGuGraMh9mrtVndk0MELIvMsmGBV+0vhf1t0MhTsHMRSrXRZtr8cVDiz8KE5BLYxB/nWwFLwF
5BLBGyd8OyxHIC1D6azltyDiYLChX1C7DtjCs339n7TuOI5guCHlqy2g/HKc6jQckhe3YuIc4LZ1
DcY3qZbAYgxab3WlB9jW8h9zxvg19LOIGKaQ9re4pdb/phnSV92rZiFeN43L2Q6UZTroDpTnUCUs
tN+EV9figJP2YoPvUpgThHkN1EF1ef7VuM15JQqQyW0Pm5pwVttC3rlKINVGkjOOn7wFNsfUV00M
jQkHn5e6pyMFjjsd4py6HIvBVbP9u3+S5M5QjFkzWSF/7ipapLbnrst4gz5q5it/oHj7ARe+gNx0
9Z9J+UQOrIacKE+0zKlAlmJQCoWPjFmnq0X2qkCtGp2Ul8xn8wwx26QqpvvMQ8jP8/ixTnojKFaS
ILpLEYucR+TTcy1MEAS92zwJ5eyyGPQdDZurIA5dSu65XSVS0fqFvPS44knA2WxxrfA81n4DQcLt
pD4XAv92oE/v+D77f/+/nfJg+yflQiR19FDZQZ7Um4q6TWBYJ9F4OOEHr2WRDwkvaIgCtXzO9wYp
7UeToc1JyzZQSITy1PTQHiGuHqM79U63S2aj4UuG7tEJFQwav0IEgCnSRCQeoPpKgl1Awm+aEPYY
eYxIXwe1Ww4haCIPWX8DbM4sxvXrhmObW18Ag/J9XXWLjs9cR3ycClg5ceGNLZPCF6XOkFsYojhu
qPbpZsF4TiqZHuVwwbz37fFPXXPMVZy2x9Gh3DpKW08kEZSTy955u3pdqe+sKaslDVutgznXCnRR
LF4K/zsOBkqKbowmmO4UNmt4euh7a/6KDjqWKnC7q2ONiP/y4TM5TKHgrVx6Iofyzqb9jvqKEC8y
Cv4bSMSn/Gf/OTrl/NbkVO7J9d66kQvp+5Uu0MD6uc+wOaBt9h/6CIVauMbd7NvJzWdwSlWg0RNl
CVBGnfL/gl1G6edAIo9X6MdvWnwvyOMGSXPUVSZrzciDbqak82JGccyroiCJPTO/7XiSBCsZmwis
+QHZCKBidlCovY23ipCqSyp6RWY6TfHLrHYGtJ/CDYYMMt2rBkN0V1RMsvh9dXSgEAoD1T29ithe
FsR9oTjOHIr4XeyWxt993KvziASVW1vr0i6v+5JnqPvK532rZkZodYnd/H9M/F2SHAkmadMD4bOD
Mei4zzOYHVgsIGKftfvN8OHSWMKZcv5I8wZR8TmqZcl/xTstJVomD3nRkvIz1ss7aiVbX4EnZUjE
K4Twv+PNIpnTEBVTtuwiqJHe2w5xoV2veM/hFFH19k9LQTQwu2yea8H2lHMTL24RroT86YeiwsPr
ASWsP94af9xHZ2reyAsvUoUqNBBp6K+eCDi4J750sQ1zWEZZf0/Ur374XEeaMasWH9k1kLJhn/9o
W2XPOACaYv1E0Hy1Wd5NlY668Acc6pOcowHh6zbuz1mQfEngWRUL61XkCBZLmJz+jZ+5MqsI6v9M
IoFV9e3sqehobd8rROFwy+ofr4RTthXdg/Cbt4srW6I1L3OwFLJbPbTyJSvpciUHPHi+Sb12qN1T
MGyj4LYkgItdm/EuY7L2C4RAFxBDRZ2k0lftpwHPG7aBTguTTkBitF0pCb7vyaXJMBoqGoDv20g1
z5R+NJRX/MdbEiNUE1WFuWnaH4v32OFYtDeaAla3FpV299lRWEA5MSPRjOhD68782rvT67DXjItL
KIkU8QtHOZR4i6nH6yGUvnC8PKjeQHfr0Z1AuVRxXyj6nDfCAu7aHEDi2nSCZbJQriJ3uFUpigMQ
3ICjLwozjYgkvqve5YxJXphFNeCYrYHaCrtv0LjgB59Qn1YuxzPpCsCAlgbfjgd0CZ1fCJ3u6ONp
HE58eseD42lReBWUqBFoTwtZ0Fq9x2wVM6/jtDs3jfLSTvVSsUg08GWclOa7DQT+MgPPD66rT+13
WuUEQ9X38uXkVM9HTKjKUf2OPg6P2+OUX5EvC2eG5iSvWLOq8/L0N9x9MACZXuqF0xUkvPekb8Oa
4Et9dkAm6KnZvbFJIw0t09Wl3dASfqXAarKUsicINNN6D3oWhh6nXXLSDcO2WArKzEmVgbXQW/8C
xXozljySJ0vr1R12gUt3zQFDs/mR5PVL9mhlEsjEeGHp/0SenSlJfq6z64qciKYOkoiNzmOzXUms
+0k6/UEbXSxZH3wo9mC2At1fkJhAzJ3I32ItH9xvMYhOvMojFIud7ZkoDaG73HOpspXEy9/wmdm5
TbHI8TySf8vgahQr+gfoiZL5oyZZ8y8OsIInsUzMDfHQu1GGy38rTNdkjep28HWz7rqiRFVYvJD2
pIANDosppODKOJFB7OpNK6ScaeNzUtI2T1+zTI8wQKFAusndjTYwHYIUbsgC3TB8C1Dqpk/znNix
0ZAagk2lL1txy9VKzvyNZdeXVnjbLaewPpjHMZNes+C6BHDIThpyOOn7GpngM5g6xfkHYR/MyL46
buYtsBZqCxd1qAnMOZWb3VWZelyo45AnT0Ih+aDYFnKyhK19DR4x4JxpX9XInHT5blUKTzpP81Pp
VTe/aM/UNsYfaS2TxG4aZ3o9oaUp9KEPlOtr1+TIRa2PRROo4+yTLR5Q2SHmrNeDEqlPp+H6MUWc
Q4gjmY9MuAat4+ookFspZY2lCTHdK5VLUa4kejGanSSwJAbfh2rNr7HYQZj+ndEYctiZF7+3r+bn
vQEWWYtcIcLZe754Oy2uz69R8vpYkKo0rOgVU7xg1FoHd7SYlmcCxOTTJ6vQ1Qfrw65p+1r9X4oc
J/WtUybK99zWzWdoAtQUHdyHsOdFUTHgJztVWIsWAFqYNpgX4toZiP+NiC/MmGcq4tIy2Y/htk8/
5SozCDaMOYDQUg0gGlTz14fX3GSmoYbjqoilMEIoKQtmC1B6Nm9jfRRWK0BVmdclQMYpaoSPNG5Q
WntwrrDHS4OYV5xNfR7dlVI3Cgct7ZqqVNi4wKhWoMkuzQocsx6Wlj88Pj+nHt+6/ruc8YmM4sQu
X/WlexkYka0TOsqfrSUwAgw1dxP5y3UMUiyGvPkQZBuXK9qTq+DRdFD2HVIlK3XdqAszadbMjizR
rSb/VQQ683Fz1lZXH4X5e4WKKPSRqD0mAf5rbfRXxVyBIMfBWAroyDb1hEz3xYpDO23twlzgJO3l
8QYL24KWQbSlumHYaxZ2pJSzDD7WkDEH14XbPPV0WTBunKdeGz3Yg2cJVzlWxakBl18QkVZ5IMq/
cZMGPmodBvU7nEyxcPvQ5tPtsRUy0KnjsZ/quoGz18z2sKF8z6BFHNzIt8l6o+wfOnQNYl4FEfJn
boRecI6a9hs+OuzLgJYxvRzhajtFjC/QZV1dfrV8RUXw4IqXfR/V4v2HhdpSYJJO6WRyeH+EcjNI
bYN9rgGbQHuMQ0XPdnYp8WlzE6q5JxglCEGihOMmJEHZvygEtpGnkcNpgdhClUWp4tZ77jI04ixS
hVXWZQgYKG8uRxukGE9TobrofSgMrWh0FMjnvwIi01hGUwZbZgt060nwuIEJoEZp8gd8xaMsCaUC
LdxcU5mXKbAGaJXO27fuOkOCE4dFaSfQCjuUmCe2JVLhVLFctSB0PHY/MepSkt1ADxUsi0d3e/+x
pU4jFXMxINLvKmUJhysguEXwOvgMHZy+X3yIFnmLEfK4cajezt+yMawiait6zcn01STi/33iHvYv
tJMr9Q8FezQtJHddrHnvGA7jqFwUgH0/PCUzN+OOWT44TIzWvU2cTdUCd1eruuJrWI/zLm8zPyqP
Ga/FlorZMJ6OUqx4u3PL9IdDVfw+UuxBn9VrTT6NXZhj9eV/IYjUaGXV5XrbBn2kgK9jcBn5NGWC
rgFLA52+VI0hHePM2MzGJuscC7DzcViSXLqJ1eEhxlt5nT97pqrLe9NQPHyqYvVAU1XXtxhlKIoO
BNy6XFnor2PJH4xjwzo1UicAxtUY1a87lHa0PZpNN5OnO2VI4Em8Xw5axI148mxJfid7y9rXO8NI
sFWXdO8pO6+hzyugH6/Yi1lVRZ3XoVUG4RGyRrW7ZmFfTgRBlo6KJrmbba9ud/Vv9HsdBpM97RJQ
/PV31ird2gGPlHIbxi2oHvmrppIVCNJ4wthK8ps6+9Hgy0oZVIiyVq/v9KjL6dtq6nzGTsxERb2s
b1wFfN8OG98MS6FMZBYyiPBIlT8W8vVNb9ceEC5svB9yqzAl11bf+Vseg+GdNc2TXurNxiLdLZA2
KWDNLzbZD47Lu/Btt6H5b10u7GwYJrfn1QLCX0LyScCF9Gr9PIMZVLLPlvRG2IH1V/5+1LIX7Xn+
JrKdbnES4BSrVi2zz0AqKw/fm0l0qcuUV3hKpA7tiJiUUEuyiJYOZ6SAhA5QU9cFmK39VSBarUb6
x4wf1RM6qzIkibT4OnrfuwdyoDKLeQ7DKcgWA4eHzDj7zgTcbxs7+1eIT9do4DvFlLkrzRVZ8Axl
NBy0GcLpEwMWJgAr21oQQIFSv+5Wz+FkdJIzukPCf6LyvydfjjM6OCBDcx9munoxluIfLS9XXD3B
FfO/y2BCH2aDOq/0LPzuzXT4sUOzDjK5KhVQ9c5tyVuOfk+neVaMnFHxHKFRIjTcQoMkerUQ9vRk
UGQma7rv+KW4PUtJSkQ+s0r9ZtlJqSS8TfABYAQigiNa1y1M6ozx0KFVipItS6yY48z0s31SNcW0
9FYSkiXL2DQV3YFd2tPbc5UpSJGNsWxMrFZTccZjxtBS22l52gdoYEPmpmaYpIwwaSaCz2CxALcs
KDdcQXkT+VPLiIdFxqCLbnRyJvfROYPjiWBOAqJcYpwUZul5Up9nEmAzfJLXirTlkdGZ93JMpe1O
1yqGCE8ToaTS1rTR8eASNDtRb1/3MkOKd0pFCd5GmPm0ciQSxzDEdc+szOYfsq+Bw116uzF2dURM
WvtFwJwN3Rtf/nFGtADFRuzwfoFFAjaYLIQ8UfgoUAYBOMKXA+dTH4wPZ6B+cC4B4NDe5oyxdlcH
JQLS/3/c0Ofp9bYy9JKm0d3gZjUkb8c8CbbHm99IWFsbLw/Ihqc9mfp4b7eLAdTf958J7EC2PyZ+
0c0dgPET8U4CB35g8AR4xyjOWSCf13VdLEsvXVguauSHtXkx8OGzaLAzZYjix+0o/AaxyufSReGp
HnRy9lbc+zpuTfhkYkld2BbpWAbPj0Z81M5/b5VBit0bwBQZ6Vxf1tWrvi2E1km23i/89faHGVCo
pLveWQ0G+S40Y4kfRGyQY6wCU0zj9bfDZjcl50QRG+Z5X+LqtTJzjp2ascpQmp+hgYpfnUts0erk
usKqxumm0rj5KKYO8OPEACaRCNQnQU9mSo+mv57abDRKvqFeboxvc4fxyCpz5rySaXrHeHVOug4f
16XDA+sPeB0uN0Bod4GSGm+OWc9boSYggHQmc1Pj6y3ZqSRmk/OlQGOmRD8KuI7yg1h8G71kmZFT
lKzEPhZWBMCkYluiuw9tY2uxE7u80JaPHRQ4vBFhFrTOm6V5DkMak4Y9S7FUH45cgvvZ0nqu1Lfw
CWdBvPX9l4bYKvj6RST65o7NOdgQSE/YYFwzZ2WGqL09WnjXXd/UPPUfIeJMl+iPln2fsWsk4fXg
V8mBRb1zgTlzLanhZ1qobTIUj/xIcZi4m4fAVXp9YLFolNNVq7/e3O4XgXzHmTB14a4Pt46cJaj6
IDLg0/H9BH2QP1raVnyPp9ApL7FjozSlCFatoXRQPUpkm36saSv8y+UtbfwNpCJVsIFtzT01IAM3
SErOfa8tdwNih8WgHW0YQat9wi+mwtrvnY5J4XY20PUnZpEDl/aQxrs/XFwD/VeiGXAYCseNh4gL
5yM/CNtditTwAoxKlriDEzeOUI0dSZdRk3yIBFq3/oeKo5NOw4MYi3CMN3+DHzatiN1S0O7j+Uey
4R3scnYY/lmdp6x8BVHP/TqVoONE4gBFzWuf11bwoyVDdJbjbTieVTXgExL58zS6y7G/m+YQLQwU
dab4mWI3rcMcoyuXyFfEuJ9qVbj81/Y5qo5wr6154T6qcdopgzlKw0+R5MzK8RLWR/535kYYF50f
2z3rpzEkAOtFKPcsZRpZ7Aa5fOJi+WR4BqGdk2sdGGg8MSQenN9IkL824yvES4dAoocjVXL+9cMY
8Sh8uRFQRgIoF4tteWJc6ZbNMcnnTlmJ4M/xSkhEz6KUtG2fT6QJw2WgAx18r1Y+MBN1veo5Ww6N
7xvzqvNwGH5Jnwnjm+kiZ/fSwpm2qW4GwOUoHHhTw7gkBSQXMglbqmVUgICq7vliheUWCzSG8N8H
UFp1Z6h1fAAATpShgmPgtz5JLm14ksnQRtT/TFlOfguflmHs7r2TkHCizqD2AJSm1KO7XHHFV/Z+
zq9hczVYXIEifn50aBKXA0Znp9Kf6AhaqsKCK5pReF8goduA6rnGn6bmf7WS4H6xEsiNdP39hon/
GrIsyyTDMphEqZEswADWdyKPdRgaXJ85oXwRe/RaX1EIB80N3/DF7RU5v9vORJpWboXCdIIgV0je
HbqyqiOq6WZQ1lCpAu9GuTlDCTOl6juefpBJhlojPzekm6XWr6D8AOsJ4t/Jhnz4ObhmsPipOLi6
Zn0tKPCOMSsf/mLHbwSRThsXI938CmaFlFXIC3BJHEVdQTjUSLgPmbv8RS9GecNPlVPcUUHjj/O0
OCT59cNsiXFw7gn9jr8bR0q0mHSXNsVXDQLmmXzFZ3MIKqXDI7MQrZa0WLUgAghRp0MtNn+wVfYh
+7hJ9iG9VwwAffxWfgTySZMvMi8IpCj4X0xOwsjh1UppyOGK7jrz6mUy4RZXdruOr3EifOCIPScB
YWDpyja8Ro6+adJOgfZqwaBsd2fpGMbISoy2S1viCEp59RfL0TkTKFnUkayV/IbfMuV4Rvgrf1uH
/UhwVWSq573RwGtkEAEBMJWUzB2dn+7+oPyiZx9T1mi34dRzvMMtuf7bM4h5CrOkhI1yHfiQNBZ3
J+oI7Z5e8PiqvTSDaVj9q4t++HYFTWCFDvmhEF4xrmS1OnIrZ9V10pOWvsuWYTbg3ZRGGy9pxlM9
c8Y7nQF8gLbIE+O4JuLXsAtR4brYGZ2RqYhycF+LQAapfYKPa+/D9gG0rf9Nd/PehGwvX9gverFG
3nlP9lkuEyTXV0gHxG2C75rnIVuLtg12+xwrhOueAj7loSSiAzhRQ5y5MSUCyo/rDup4d6zRDRPD
10OA3TxNybm0m4mVXFb2baknalydBLr6pOHhGlkD5DXqDDkud51MT1/Cj0O/1Q+5TrorNHnAihYi
hcmopYbhm6/A+roY6Rx7DeT+a52jAMBJ1tSHFQ/5Oijx7b02kS216yoZ9ZoCCE9YZ1NC0Y+esuqJ
bZTNZ5A+FiMMzG/uNuA2qR+O/ai795LV69WIMfDim7yLn1xiCT6iLjJU9Ol7H9hIg2CsG/eESAKK
PgnacPsen7+crEUVIsjXnhNUrN4kLx6XxfWzO1CkQDiWxXNyXRHvxYzaexWPoOgB7JgKWwoLnHWt
hOnMC+TgPdwTmOR+XrL9FtHGEyNwNWB0pUwHIWidwc6P1bq1Qnoe89GdxpEaKmXWfbOwiIZ7PPQr
sEZalz7tA/3viAI+e99ZbqMXU7SFwx+3gvuJchtY3wfcSBcNKNSHBgePByHViBkOwWf7u9/40b1e
4LE+5i2fxsyKROfA7yYNCNyvCy99ipqUsOAUMJ/Ubqn1nlUu5f1Y5vYosas7gC2riA8scRByx758
gpLYXBg5L521GnsvbJZmvsqoJjz1OrZIaNo3IaCYmgxwoxp/iP6CzmxJZAn6rrlbXjtrxnVzw4xb
hCfUh+yCwfRbUMtb866p+9APmbNAUrGx5SnJe5iJHMKR6Eil7VK1DiEDx4RNonDQ74h49KBnXR6/
i9Q8L0IDUEvHZJg6cAh2Ld7X2Pit2ENm0P4hqOztxXSsPbb2i0Q4bTcOzkxSbud+xTdSGWPoFsYt
Jn1xKViVW7OydRFsP3UjhAUVixLGqtu13Eu8yYO5IvI3OPExppbrZngfxUjMoIDBNxW9ZkfzoDRv
oIU0XmfUyDv3o1MfuoXuOvPxVNG5Dd3crOyZd708mhnqSqDv1HM4c7yW4d1n+E576btkLBnCarpG
h0DhpbnzpZ4whHRXqbi/dijNeubZknDGpoNYL0a8aDRlzZKhuZm4q/77yGhCP/amOm1/KtEOQDhZ
Y+IO0Fm+/sTf8rQZN9ZsI/aH7WLkNCkZ2KTV4u+v289eySc/Nma0uDbzaM84GLddTXLuRCjF6c9X
YNPiFJTiz0wQ6mQCAZga43f0l3Lyw8F08Zc5iM8s0Ky2lXuq+yZ5clGdRE15F/Kmhr4QpzUVrD6c
QTdic3Mu4qOu3hv3wifIHUGbjGJCP0fBdgvNLRY5QJHNn5lMsqGgmXipM/vnkeIOqikDRjvxArXN
aeAt/yAnpyDV8TgRUqPQei7FCo3DdLh+XjLwNda9a7MmMfI42rzUwA/O3X3ibhP86oHhtxip527V
TJpHZ9fqn3V3Ss4xRkHIL+FuXuCfq3KoffnZFTAouPOKs436vn/KW211oYcJoSugUau2OoTkK9tm
tq+ml3buUWax0ZDPTJqADKKgRkgoJD2/ojrzRPyvE6QuyHJHcL26I7DzaZ41zaxblFPrmau0ZZC1
W5n+H97GaDo+zVVBDLbrx4xpEMKJfAJtbTOFTP643EC3iQzglEJY5tE9tMhl0LcJimQjqk/HazSj
a/CcX6YuABeJ8uVOo7nH15ucjX8TD4/9TNOz2Ho0aZ8n35Bn5934vzv/LOSqqVSN8lWOsu+NlzlC
yTeFwHX2k0WcLdvBr+Due1XMPtYLo+NXpGOCsPjUAEVewhF3G4mfHjHFsJyBZbtz58CmyQmt0MNW
uVJQvEcxptDMhHQiW6EI7rD99SWgt1Lg/h7AwxHo2JLpI9GrInfie8ZHwqiQjtsDxqInIHSOJodZ
eg6pNuUiy1IgUO1n5yb1mhK0DVqGadgbtLTA2wTw+U0rugDW8NnF/3hI1nAn48pVLX1g274sGtrE
hak7idNXr0SM0k3yzXH2Rb4aHFEsKIkyKGzxsiXS+trohY4YbLnCEBIR4MCgH/rMXwYDw9oo+rlO
nyfZ1Szs26t7TlM18ZkwxwOfhldux5AQ2c+9ZSGqN2x4+lXuj8flrjQbeMbAxmJ9JuvodXkSL529
vMY5HSKtZlmD4Hu2Yzli2fg5fSG2tJSM4s8raOfYrkuV7QQRTaGuB+Oz2pKeB+O+F9mPjyUImNJe
NTOtM7lluGHwZqGXaT2slPHVuinU+hrbMjBOYF18T9csLPbuKk3s3qt/yb4pCzpun0W5XLYIyPPy
ls4hK7tkLXs9aSmanbxwHp4uz0GO/bUvioK4suFZarAgOp6FSsGPl9GebH34e01+Sp9tNRRVIcb3
orjcCgxJmHhFySgVVq+6Aq8Z/KgznCkC71n+m4+pexPteBvL2/RMzfZ44UZsl9gNApaGkji9s8MS
Of3Em9tMpnJpxeCAzkLfN1axEoOeXB2p7mw/iQIcI8tH6xT+yS/X5ryFrQTr2BiG2lR7x1m6Dx5u
y98PQkQs/KFYqhd6Y1JcyIjP2Bhs/PsZz7lXoSEihCco0Or6hzFSCfeZgvWvZOUimROosLHI8pMB
A9jp4fUClRl8ehV5wiRyS77SZZ9ZNNv/dAmlY3kpElBnlDbJIzoCYd3/cvfYuRG5pUrMr27D5GhX
YzA/A1WVpOH5dZAvLZyofKNXDTxKzohBikLvEsskQzmsRK5r1nNywxS36oLImm9zlsBYfZmxVR6/
YZFua8FfuYj9t04P+BHU2YzZkRTkDm9cqu9EaqZbaZqZAPWW7AUjoYi8UF66yJ15Am1adMu7jwnC
37/tEqwtpIg4B2HkRDu5WG+qWdK5Cn2yknRAIcrDBgHHaktcpNDRxJEOXLz4Zk+/ZFg+UW1Sau5a
zGw6iP8Uwq5IDQAhDPTmcWTTpvRnVc2Eh/u4MO4nJfIquJf3sMQaaUZC2GrBK8L6wsCMfg+3HaMF
n0G/FGg/M/WkDGGezBa9kz54Vmp7HCcsMb5b7NkRziPP/qB/QDbpZ2NG3yw57NvBY5QO+XOsTTwS
c0g/ZFzQXNZgiAKbyy/uHbvGwq2Z7UD3/0daMtmGxyGWKhc3WWvhCd0jVnZ8dk539k1ly3EFMx71
Vaz7UDoSxRmTsKSJ2brLz7GuY0EtNFIUznvOUgbK40xwM1JnrAk1N37qDDMLc+fZdaAUucogjpxM
RFqBMW0fV3NBPaxHxSXBJDCdrKpSrTJBbte+XZwE17terpWQiOR9t29LlDfuAgG8MDIO2fDZHs/q
fdpEyxAFp9eneeaPzJmjS56eY7tDTj9gl0Orf2gQfpTIjpXxYUFxe3E1kJe7z6jnQ5pP4d4hUwRx
5IVbuTR39GpViqWdJd6RSB4/i5htKINgZNeUk7VCcMbPaBkUcgKQSqGhUh1zRISDR1yaOPQMRE0o
PzfsETlKiu4inbDsHx50yaehszXeNPuliNcTRbcZTyuBsby3/W643L7tazDn4FLCF3YzS5Y7nMKS
mGgfIFWLOG0VDGrbJHt09ntdLNiCE+9biOeTkwI4HDaHL97U/xe6n5s7HfbrRXeHDCDioAY4HdPp
5LSwxilC7gOETF/pMxJS4dR6VVGSm/0TY8+wNmZ1J1BHz4QsAdMybuvmwf+R0Rr+QODS/lGxultQ
TXU0rYhidyy1CRAMJvhk2NZEhu7a85MhQKQN6NA9dMoQEAkWQbmOkzet4cyprp0AgKsazHGzbXRB
Q8p0ZHGzIUiwVbLIOVNAyG9bUsfi98/A39SZUjXncatlOzTvJgqjPdej1cBDgjAmFX/ETHcHufQ7
Q5JSXGIil+DGC6TJKscRM5gbDzPH/E88yG4io69QlaTE0tw8ZBIExWNOZ9ME8P113u7hMvi9OAVg
XOXi6JhKnwCCNUgt7TjvHmRcLxMzO3hhZf0k4V3BWAldGcoMbQiuySQNm/ZW7k0zHXAIEKiSWjCD
mprGASGHWBJDlLkgr1d6JT7x8f9x43V9a60iYnKstcHC6CptpDPHuoqzeA2mqT23/O7ea6njQ/7H
yX6cKDrKzThcwbhEL9PjpqXxylXfO8YmQ2jFByz15zTJXE5JUH5sKrrK8SildtliK+39xgMU/EZD
3xIX5Vzewp9UDszTp308jap8ii003eGygyDmc6tybQBopbLffQugfGIdr6kv/4HJJmMWw1E0ocof
RS2fCDTRmeiKJR6FwMDJzUji1Ic5g4Kfy/yPdSZwRsKfd5KsHy7YMvuhes4SZEwMT3rIBi0YxVRk
6qWoGOvKKziS1QLQntu93/R08GKuZXS3+8yyHmBNNY4luu/yklBDLJjfk6jw4EPTdyclmkwAswAN
UfAaelF1Zf1hrinlQP2JEr85sjZbVg6t06uy+HawpvOH2YkIXWnn7HZ4RVvzZoNvJUrwbpRnC3y+
dImxGTaY1iAjxHi9XWGllTiI0uRVvAviMXG3aaSv7USrP0eb15hAwKhyuDxO6Zm69Q3jXQkRVsb2
kD1HqwztCHvWpbDEP5izbCHmtx+u+pyR8lHEIHv9M+1PRLCRjFcHbxpCfmNVNcNbYUAL8I84UMti
Xg1rdj2Jrf9qJZTjEsuJ/l2z+pz70bNBNSDdqfqB6Xo7rBPcf9vjeLrd3ZGd4ZJuxbmfmbT7Y5uF
258A+zS9fwnDX3DyTI5rQ006PHZjhsKm1oyCvXjMpVM3dgEPMgp2CjrXKnwuzVYPKqr+LUUq895p
lWQKyuod1Gau+QTB5dnVFg6RP/jc/16W65ThuEHkFe6sRVRztMGLUnkU2aJQ8Ohbj0J3UzA+6fOb
FQKnImSxTA/Np8YiFZT9SI78UMc1VIO2htKRpLkQ3VrYidG1Gpo8Bu+yLlyK0hyHp9F4XSduB6ul
FrmbQyeY4q2RNjs6758rzeCBLAi2LndDF2NOt79LPhpgZ4j3V3eJI7PQwenhFVgz+sidZhUQza9q
0VZP1i+X/sm3xvGsurnlX1Q7ffFkuKwRQAv7xF8pPzmLpfuEh7uuryefgPn4CER22Y89jIhBoZpf
ysOLuu0fN+A5AR8La/EhoUxU0Lb32NdTF41zcQT/H1EKGtabG00LBvUTpJlYA14IgEo5qDOjzC0I
Y1RFE6zrI1xZdVZX9VaY6YQegFUWdlvAXJ22AmpEvE7eUrKGkbes7/lSky9lgThH0lPXRygGLYWB
NXkmj5ee4cUzdh5UAPYfPdQbopIY6Aj7DUYLQmHMhSXVQl7aBcS/qxdhdiOS5hYII8hhek7SCz/M
rFHkNGqLpvtMBxaQcKeSPcDDmT4/rUioCo3uk/5hMRB15SmzaAXfo4lfLrepGQxaZUjLjDH4lLan
PRx+6GZiuPCTnLRz9duAd5LxRbypTzB3cIXiXX0XOogsWs5SSx1bwxuURwGtK+SFhp4KMi0G7azh
1rLQqzWX4j/xcv1El4K2BFXnnzQDEVQWX9lWSr3NrQwCL8QM3waCOEsnBJiKCOSzEPzStaQEaNJb
53j3BGO/oOZx4YGm3CRpts8FwX5m2UyxXovGhq9zEAnRc3gecC9kLm1h1l/h2AKhIAe7CTGYCTax
Xbm0yiw5bN+0UFmBYZkP7CBfLBCGuxwNb5BN49cPeG5s832+nY+B7RPZcum9t6cGd7JG8SFPkEH2
JmabA+d7oOWsY8R6hiTRlkKmnOf2Wedo3/+MpPERCbT2bufinDqIzlezEEkk+u4ebA3tAA4skjz/
auDAGD31RNO4b/zKoUrbxI4qmCVYc0oTGLYbQa/c31zim08lEplO3hykfOXBFz/zMN5WtMg/BiOm
WaAbzmBudP+PBl/Seq5KznZOT/mG21X0F0gFOPjnU/4ZkfuhTfZNr3eZ6r/K3DZkH9kGxnVHphwz
kzhjUm/7CbttJP0lj5z4r2SuDai0Uaiy1kqmPYQh/6o3ajQdgTpoCgkIsBc1ISFVbPtGk+slK6kx
hVsg6snDXxI7HOKVPdl7oPSJ76xv3S/ZlbbsrJb3m4SGQZxZLV0KDibkUU7aJQLg7OC/uPxUMAre
I04mJ2MLNjWtRIBZ90DA4efTbGjfysXwP9/NLVbt6CrfE/ZvgqhDhK6vW1NXu4Sc3gwQ1k/oU8XY
7tYcEHbohsvTzMe+d3IbyGd0ea0XG3peJ5l+P7+GF1Vp0vnYmWUVJO4aTg4IfjJotIEFY8W2GNH9
BDQSBpGk1/JaPf86xR4u/jhf77W6simfY2c9uFI3hfM08HN/Rka9NMIID7SxLbCZ86F/SsEi0zxu
8NJ2JFYTH7VBDtou24TfoHQf3k4zYPil8gPg/yWXGLuNyZY1MB6A3pgS1m4Ee8MfkukuA53Clv6/
c0LzEfPaYERo6zf8qy69Vu5EpI4CQRK8iSvD7g/ALND3/zrStgUkhFmh8p0OC3gwm4mehV3gZxcD
VYcOG5+n6DKJvdPQh+3inaWJNd4pR6BGFgO+DhZsyZqk0khX/mZ+LKHLS8YrWVnU7YSA8j8AVVvQ
i22RjP8zvHnT4sxXdhsjea4qaDHCbpX04uJ7gqg7rgwVsv44KIuOaaHFJGIfKtey/Fh5bqNl/Oqo
toqPd21XoU4lrFYxpfI3wgf/ACI9XIsZlPcglbnpVtogyEDWQWHVB6/C6SviV68KpZEYc9L73p5R
mBTIzabPoSGVyR9Yx3OVUE525gSM016bhwF6jlZX9aVKDm4m6apReHJQjCYwRgBY39Cirl+UGuw6
6S4VkGTS6P9DTFSB/xeqcukdc+No69R37GmGvpiwl/lje1lCnTBtHJ521xOM+7YqUT0gAa9EV2d+
BjlczJroAwavTAW4Fy5GcvYFXYPkI8SjusO/PUxDPz981Rtp6+5yZdIF7WTabO2XH1i9Il3aFCNf
s2qkvajYS7+jkpxu1/HUVMHlk8pmvji26+qyn1Nw051SudmChrFcqLD+r8E3r+LHBMIrEAYeHt99
4q+vhPeZw8cw4X2NwmwWM52UrUejm0uP1+4PdxB+aGhPvy2nRttzSprjzDVbn5yDjcM9hMGkd9Wi
7E9JoFnOax9WbA+MA8zD0MlMPXEzaYdGAyX6aKNjh1Xdt3qqNRWVBQ4U+84hkwNfV+Yz4vciUXIN
KI8kSseIAcJatZXoVQ2yatEtpB4CeSkdWB8/SBRqz+c2DVm9iJjRODw8zQZ8r5Wb8bFunPn3Hzz4
/UCKfVqLtj7d3F0ukcdoQjC74o9BHx6QtaNwDhqmICuw2gInQ1mPw8EOqoeZ7NeSHvhEPY/4RF5J
w9SEixMKzXRMUXHp027zzCG4KF9kwf60WS7RM4YolaqErlDQLOvzlDmBumLrYEd7S61nN+qsaQZa
8Tbf7ixbRrxrxjGcIyab8h14ZZbXEf6Md25d5wRxF1qTdf+jBUeOolbM9OLtZSwHv3bAXK9i+MLk
vXDIrpF/TBxScszERUrS+6hpD7jCgW1CYUmdrMeB4tic39mAmpJYaOX0rodE4WsLWhrrjl2bJ0p+
olJhzInUUj7oEPzsK4Zke0sK/y5rtWHGmWBZ6h7LgMU1Xlidq8ZARINE1W/2C+pK6q9ochMNIS/Z
0TXnApepvaOL2C68J1cLFwTmcGqMAkYMagVqvYDzT9aH0rrQf6udS2wzYrt0U9sN779bX3y8/T83
7IqgUb7PM+P4GR+Hh9e2qqvkjw7QuMHU1e2fm44SNwl1iwyrlyFKqhcBCzAx3enHSc+7u79FSXZl
usWC6zxs0fnc+vmweOLQQfAfu8v07GXxZX9lhpdjQMB5cNVf2gYaxInpHW8ExtvCYe2SfUiRDcZC
jmIWtv8HeGYQqhYDA4bqMoRhjbcT93afm8pEwYD5IuCe8m34LY0eBoSEEPJh2NEmkG0jsmkamEZe
soPJMykqbADOVi1m+q3ytm3gQJtV0RLQGgCQRiprhvG7MSgoCb06q6g1kiMziT8ttKB1ywAOla/t
ifmD09pRIHhbjoJ9IyLupnuhchfu3dB+n2sfsToXakboVqmEywV7xF4thJGSBcynz25tJdMLh+7o
9oRfpDY3RnlsGRISBnWNnXyf2FLSEeRx4VIpf0SsZeS89E+AQzPkL9uOSOlztOLQADEpdjCnQOJQ
jC3EeAZ99Lv12zjSTXp7xg5qPzpVVhtu24OGeJk0D6MQxWzTjRfthryIyEHV0gzEKTV2gkN9QQfZ
C0NdmbMq47Z7jCHIVhW3gOrUwvC+tHc/xV+E1PzICOOBPy3TPRC1jBAV0Cphmzuoupob3bWj/zEv
0tWRd6J3X2olUtN2kIwgjjH0r/29vfpJty77YZgymwB4dDyVCZMFKlQwId9mnvD+/lTW+D5x2zH0
E0z1SM8hGskRWpXbP3r+npyG9tPXujWA0RoQjsvI86JcrntURM7ktVZy4t6OmLYAYvv7YmQeQgRG
yDb2EExpL+qmmBfHw4gZ3QJt+fO5LkpeEVMXOPJXQfUyZwSVVAD5uEu9cVqwcOzTfXkNDsSqPRHz
KPm34dxXAtN9S9WS9K6dW3c7EqN17g1/jxFyGCMH7cJwkYtOLoC981fky6MYD1ndBQvAYVrztGa+
8vLpCgz6si7rHoKaFNx/9lvROtEdd+sWrBh1lPNMNatSMwv3Erm+WKNnV792ws1/K+DIxvMGIU0B
itgYWyh/bj2Wp0cLpue4GdQQB/l0/t6Lw0URAVCVgJtoOYsXi89Hm8nn42Bld3QMNx3Ha/ndSS89
tXmBlwM8U6JkPqskrXJkX26djI5Hh88JdtTP4gnqvvXInTAGX04Z9UfxegyGfE19WeLi8ksB1FBE
hbcZ1nwlYHXioMxVY9meyaRdJmAE0XISfVPD2Dfojc19EjWYoL1o1pR/HyFzlkEIWlRNBhvaL5GO
PD7mBg7DF72a8qzOHlL1hUAaU8w3ilHGwVGJfyjwHdAZq6AxWcsWP5hN9yJWyXb1kEYHVsqdMDpA
kP9ADGy9JqJjv1i9by+2k+P8BmY9i1bO5PUZJdMYelhXdH3tWDZFsXlLF4qpQ8yzUUMwAZLgKjpH
7+UXf4pEz/qPk/hV33yJlmZu1Q3iey0jwkYIRI5T2r6aXkq6j/+gpsrU0OIX/w5kiFtOwDxbWrc5
ig2iaZifMKiMdD/+QlnyQV6BkfhIwlhIZc6BIwK+xXWEImdAo8FUW4vK2GFXt4I8l6lPmSdgl7Sr
5Es0mZnGt+DDxTB0Zl9RmVW0yIvFO3iSjAU2UZRB5KlrWuoGJdExyUOh8rCgNOlogoCOmFVGMvIQ
jOKDjerOgzo/FuYMRebF0B77pC8cqycKEajWAmM6gdzoDCFQhe4eg8jn27HrQ1E0xcZCwv4eQgRX
HqSh9LJhnJhDEodOQ4IFa8XRMp6d8+4BtGXqCN4D1OyZpnv4lAkNb8dII49vLV5NEpVHJlhnwkzV
aRq5/kJ8loU8g2a6hXisdKwuwkUYBWLCluhnkoW9/RJoa8RsZN6SDt0DOlC6kcvOG8yn0Q8nrR8V
8UAyLSGWXkN09k8mKun476ffriuqd/Og6tx/7JTRIOJXdCOD9WlrFxDKbh7lxoqnLdBbF9SoLPVb
EqV238fKtQkk9krbbugGYEGnb+polgkq/zbGHwlx4Ms6XSshOKSfCi6+y8H88S2wkWWGPEeMX9NH
B61RUjjTqRusAQw8KKg2WdECfdSRLOif3xOEhmyL3b+gQbTKh7U39smXdbtMhu5r7UzEBPdrynLp
JCo8IwluTPBBqJQf0I6aXVEsNN75Pa2J9LeliKTqmioTlnFAMVUT79bKvLiSKbsQJ/evqYZ5Jhg7
nsenZH5rHInB4MG53shd4r2qcrZ6yiXHZ1e2IZ3RXGYm3rv1/DH88iMz+1jzxD9KA/eb7MzcjLaS
YlrEOqNyvSurNeXU0UvUhbDqvTe8CtsDIyuLvrAbWBFtJypCFdhfih0xnoxo2Pz5HFDlf5wYxaEI
IRDJI7LrsVT05DOrYJCNSfQVBhUrH3O4tuGNJhspiMllHArUbfjmywdetZmsKjCGB3A/No+7TL1U
6OSZI9g5RDWysVa7X0jLgQcNlOspELOdEEtM0NOUsLfrWJfgRTDOSltTg3e21yIwtx1ry2v/vAU7
DptVTiLX2vqmBRo2ALwoftCpg18GohH+rBND0zqRAKfT7OGslI9SVhiMqDus/kWCLwv1f6tHpFyk
C/W6rlZHsQ5EJcoXv5R7gX/CbxM42/JAqV/NLdDUew0JyISA2SwBXsIG8rOB36OORwedL5JwtOTq
8RRIcDKrmdtKqn5VWCvWlPWXrO3OkG9LcvfD6VDAYXfx2BSEU3HmoMUFaAGbWw9eC9m18jQCGdqO
+cORniHNLBAXc3+0NFmjS3DnhdT4CSbB27KMv1lUdeEh4C1aw+9QuU3zyoDpkh759mboKS6K+/e0
g+e6x1wK14G4rde6fT9KBWxzwrAn0g9vcqa7Hs19trqXfKfwslP3WwuuOoiknolxUZKaDExNwGRQ
o48erDCGf3sUfF3heX5gQpTxNtjgG/z2SkLKwx+9hN5vfqrZqKNf2TNlDYk9so2oOJyOn2DSfFcG
Zlrz+AwV1jhh6/i6N/ZG2lcpl59am0Up+PYybuTYvpTFpdzbVD1+NXu4VGDgXdqCHsFm0G3T3Jsj
O4En4bdjmlOng20XsruS+SDGlnahsy+aTpSC3RyE7GNf13m+88QGGiM2iU3ShA006QvSukd25E/j
0Q/TPtS8oCbStysq+jERgWckf41QcdHDBK4AVdrNd2W4srGcccA9+lmm1UOmounCMDfMx4OSWDgn
NE/U0cUehY2QO84ZkP0M2clctzgT8xiQ3x2kZfXG+oe2ug1Ya7xpPceWamstwnl46HydHuiFY8tZ
Bc6ZRkY+MZ/XX74aGFWp/xstf9upoF7oCErHdCC64qK2GCejQKjZEeWk7i6Sq5A6aBIxyDrc2tAM
7qD9wIgyh47p7irW6qb2Ty+dj1nV5osmOBl7ckQHrI8391OMm9WqjXm13PmKC+XCdbTz6DEIT9ZF
5AYzvTkPypvrEoj8KZCurLYD3ob5Z1/zcA1ifGLmx6sexzff40ULITYizBt0zpZiEQiONGrMRf+h
gtdOAfHWpRtN8aeU3BgELCqGZ7+3rTFIqP69TaGD1beDokAlTVbACLC5F3VkMooRtr2t1YPP8Osv
1M3imVZ7ggK/3iz/5zDqUJqu98RunyqgTcqkdcUSB6WekoW3hg4Yzhw1wnLgRq+V6jIQw/yGLkq7
B6o8+dRJS4ppBe4eqonsjFneaIO+AeRT0bsSD371tTW5J+JAkSduSTU4adp83XrIet86z1jcSpLs
PVSdW6C9LsqUrC+5UKfQux90xxVBEgK5yKhdnAqDhpYgpQGSsmJSMpOkHWFScZIu6XZEodc7SWY2
0ffVME0fGToWVv0qgKzAJrhEYtQT2K5yEMMMOOPZHHSig8mhfhvjgIgilv9+jEMoK5GxGy8eGU8O
BKYe/nxwXiCKBx+ZGgoF96PI3Ll/VbOd35nNFKzTEJARKpvM1i7aOlWphIyy2cbNbvnv2KeL69Ww
jgn1GkJSxcofgxOe/QVKQfnKyISehjxFF+u3fTvUh7nYemGYU5Hn/2HTqREofdvw3+7ySaGFH9Bh
rZIkuGT16OiVVKLlYggxNcR2oUExLlPwGEKCH/0F+aLR4eqZW2g1ddpKFyJAkI4zd4dcYAtoRz8+
Wi+H+TQFH/TKN25W2v6Mwu4RX2oUva3BVwwK4gqAFQH+OR6XnpJwwPHHlDDbX2ZHzsQSMsv23DSm
wBt0dFYNsreq4jJOwnJkAhVarglxmJ3kBiiR1ZsUA5ahyr9QYfGAtxyC5liA0eSH7WS/Wtx8JN7k
4kNaTJwoHRQeCZDoWAy8zVOs4wDiSNfZ5/X6gb+55/cdvfKftg6j6YtgKt6TfD1UhIH3nmyDHuuW
cllhqOEmziLluiVcmkG/+RDGqLFFLIlI+bxnBFEv3r+PcS9MwUBgfOAUIHlPLaLAqIsNlFMMmBPH
X4XUs8BDzrY/9JD0RoOW3YGBJfWxVCs9WKmRtmFTF/t2Xfv+cDPThuNnDcvjB0FaKsvmVF/U5gaG
f15480J/KBvUpMT8HMtQvfJof7DaWIcATSYY2HI+sd89NDgcoYqsp4rUYNUFpS6KcY8C7ueX1Kkf
XeHUMH7bWaPpWeA0kIaS/HDYZOKttDtLRKf/DrnHphH0S/+oIV/DGd1mACXh5S5nCFI4khi+Q2+Q
UwyB5IbIXvGU4o83Nb9bYcIsoXzBsPO3FZhAQba1Lp5RAN5XqZWXDKG5w5kl99xR7k9XweUfJHve
99IOOpfdA0TdnzFZyWIKdkD3G+kiZYaEO5rUaT2YxqsdUmEGt/xHlIpWdCjH1OnICg6OIog9jt1w
mHNRoLDJfKtqYbISRgQdcGXdEBELLy55ihslbCp0YVSf1SreuNqLB+TyvwRJO/y3gs7AHJtkAEsB
ivfR7zSdstFA5TG3J/w25c/eaeq+a4a7wtmfFNpcBzR8M2V9PjAkGmlabBVAaNFC+ZnoWZ9WM2SU
t4jv0P0EeqOULdhyicCfuwFCuMJOD1ml7fWcycCjmHOdcFGzS+Ifh05PFgk3+MK29Z0RbS+6U2hT
0HGhrFqYgT0hAu2zNslb9yGfATrvDjB5wQ5ELUEjuSIFP11KFiyY1fAF2BPP4zPlxVEP0O5j3+UO
1WA0oQkzdxOfRdBrbSaFs2IICWm9iPPaqMrg+al5J9dPHekFnH3c+qUDYdQ1tdaSO3hLE5k2HJCV
7b3A/QxFi8m6RtfNv5nT3HHiijSdXnNedx7am3tyANwS9iSoMtDAQhj9mZiWzPAJDLhPi+xacv+6
de+2Sk+cZZefCvN7SU7gvcXfP2vnSqK/uIjc60qmELaUbH8OqE1VeFAW6dHLrPjtsFByZLdLwR+S
yuIZtN3sO5okeMXZW5tt/ihGGu1cfE9ZqZbNggxS+J9P3LeMGNAQddZjrVtlbOEDr4Qg1zisSCrv
LAwAWCwiyWXlndg+Rq9zqS+SkSdh21sGQm18qCY5oSYjGnFg+kPdR6D+rqgf0SljQyhUuJIEq6yz
CVAN1CXPOzyTyjrl56JzzjOaO112EEVprPNh2Ju2NTJfH5TQAXfKkYYgWe1xCTyfIKPp3E8ezKBJ
/ahRK1htytxn/tgK9y2MEcfLx06E0xSYOq9lqlP7YNsxm8MaxpObQlGky5fgMKHGgvDv1uFQPQsm
z+pltUBipyAH9kYA7ZRw5C18m2IdZkT48NQgFqAJ1b6QdfuUTVTXtJvcDyao3JhqnhW5tC/nwUxe
tG9dvhWvHE0OfeJI6MgKd7H0duvgei5zZw1DyU6Ty6tsgJ3hQFZ4JkGzq+WkFYZxKgI9fWN9pdPh
Mc2sqayLTufW9U+LsB64nTuxb7CbtZUQWhUbS8C1L32vyjaC+PqbUWIkRYatdINpEVe+RgWfFKMF
eR2AgUAIYnFr3g95afp7fgPqzQe2zjEkbVleU5GabikB/aZFiEgMT4Jh0ESIW/fEzjzoYYaSlcO2
zuPh+Qacb1IydT4/cRxVIzlBCbUSbI0yBFZ/te7UDaj0YQfXneUzTZ3+LIrhjDUC5SymgFt3dLgd
IyMrXg3ipOnM+u5y29uXWLw7chcvtTrAKFIiZMpy62kCm+gQ06gFL1yPEiBRQq4HCdnqRlNrasaK
PmlknKtvU8+3TTIjEr+/gblvkFln8FzVC6Z4Abf1xVxdEkcEexXwlXbeO3RWFYFq6rCh+fLh29dM
+/OpJsKyN/YtJ1QMz4XgP4Xw9hpIzJt5lcjIUN9SqLlzpu+Z77OOUfxup5O1sZkLW2EarhfWKx3l
qE/JJSfyU9NDLc/MBgL/1lWlRz6SfKCbCAIKX8GzmxfbXzHnqxPLURsXTy9ogSBlUPrJA/cdMzDa
4PpK6qHtFgObJ8bwtfbaPxScCTh0mQCxN2HkeyoACYo6uJbmV8Xi1nbWF3Kg+aOgBYYaRa05527r
sCOPwhlse/KA+EDt3nAV0ApyTwykwvT7dYS4SFrI2ucbzW4vqqV5xhLmge8UubIHUV1AsLdP1dwK
CH4Vtr8uWHJDBVbVfreTgCrSoOEdSuxvovILIWEPxIJb9/LjVdh+yOJIO0HHpwYONoAPSx7OwH+r
7cktGEHRUG4Ai8NcH3YXwpDjeK0fUhkBwrG/Tyz0GeNtx1XlSV83F/336oKmTYsMsWwB2maV8dgF
WR9F4c17h9yMIWP8u0AS4uAx6PzjMmBEbL0IS/b86NgTSLSfgGRp1Ebvl4bNNXMRoN8jEqLTY/rV
XIoE/RXkqn8ROrjkPE7sHplJcmZic6mjONJUDeb5Vg040qj8OBbD1pE+rqNQS6wWMXNNqMFfX4WQ
dhxO1h4ZyY4GS2oWMV6VVNbzVKOP5eomzY8suBgSXFrwGet0GA4Jt6dLOtNHMIIOCyEEdLcAZmCX
xixY2Rw6IAEv5LBfKkjdzfal+ZcW2AcFcMHbWag7DAgkDWfCeTOptcFH9SC+xJYx22o2tbMySZ6g
VvfBT2Q38hQGiaCqcXKYOZWohOgcDCS71ZEULL1x2E1Z8Jz8UNcPmjG1GC6802L+fRZj/thJOK5X
rIzGPehz9HqjhvcUjqicY/s+a5h6uECUakFS/YtB1JRHu3ipzl9HvwcZz0+Rj17/JzFziFrUkI+6
Nk180E3Y3l9yUl21ksCE2Wrz6h2uD6j0Q8v9zz19ZVNdZLPFLCUSBj4vRf2x8PrJKz58B6lS0+Lw
uzKsNyBSRqDdosedAU2bMz3j2YYPfb9CeaVjBgekxu0RnXj1AdR+UdF5Lj3tNcDcd2t588AscyjI
+BSPZ0N9+rvxTT20P6v3HrpvMo9sI0+ZG+fqPCJrf5SD6TBsCW92Gox0eD8kHyC5N0ZxxgB0JjDU
qUaoQQLfkxtiUOiS6ZJCLPw+K6O+ovu+m//l/SutlIQiGghRLFVH26nVV+mFep2unEhSxFlTdWdQ
Lu49jemWlcSHELFqqJugQJYwZeGeGFGjjEAe9ZqqXoBkSSvqaOBMno+5Rlp1PNvFv9z935WeHlO0
uhQYxqBpzJzFAm8o1WK+2Qsf4Ls0PXDc3wrhttyhKNegeIuoDRRBjIU3d7WYnqiIdJvkNPNsUNes
c7atnij5HfS/2U9/ZIMh1gdnG9UEwCBXopFYJ//Y2TV0LezFY8yFyIvDylTLXHtcly7d6T0pKLLX
ZVk5t2aul/f38LDrq+XAPpV9F/GTxVoQYMzgPIMWZOqJjsXB3aMHgb5X2Gu4UPkjKfK+85fCafYv
NNMmHUAF6Q/JPTTSsRBi7/aMX7U7dBRlxP0YFivN/UVFuFJQLG08vK4Zp6/qEX9Ucn27MYVUK/W9
7dfRaPvbyszfvwNE7WU42Dg16F3LXi8EbChiqlIvB26/PFwIxXyGt6CBlggqKwkBzECOhJQgfbf2
/Qx0YIcznomlYu9FHiWq9Em/a7E3FwN1YBIBwCZe19YTSpiOd/fCZvG6fTI2ozo+QlIYuV3Yu31S
nbRVwQwUh0zD2VHSQEUCqT/9OWx2zBkdVzJZPJ5jJ5RcBhAyU120kE1No05MGrXVnk7qd265f/75
dVWU/4hhsr56Kvqls1lPyaJWb1sKu5H2B2VfBD7d32u+nLGEcWhL4tr57CdpQEyHPKir0La0ygU/
z6xwP9p11Wdbv5THq4USwYHe8KnqDf289SyzfngXDqaFcZsfPXDH9+E/bwcSth8H/VkeNJ/gTGYr
Ca2B31c5vJ7Z/UM/nyWvy8Omlq/XSb5tOG5ie0DIcuiN1pXJ4CHo5V2n/nUJ+KdoryuE5/uOsAdD
CIIs5XJJWOYuVWpRM6MXbSCtSk/08553tY6irvDLF4P5vDMjKtt2hGaOAeuX8ZTCxCkGxKovmRnc
pI0Mh7a+vbA7M1MoIJ2PwExnUO1jqDqOb1DomO6Tr9dUIYfAji17YzHqmve4gBtPo4aduTyn9FxK
gRzyFort2HSlOHkQlH6LPel8yEV+AOFefz9FsG4vzxeiEiioV5S2ZPguhorL4GAC+oJsisY25vFU
BE8AS7iZaGz8t5/qTG6MmqTsJGBwMq93SnwUDqaa4wbtPAqhE+WxI5L4ma8XM5L1BwimAOQKBvZo
6/mpxmj4rlsE5X6hfC0uiBRzxqijGICZ6Cf+ckzt+N3HAcPMZuSDBcg2ZzKMk7dNka6EU1Z80UMQ
cr7WZ0qvonrpvmohMT6Ym0nIxMjapuVemL6OmX+MxKVl85HF13pXmCaEAWtAhTzJ++AlINk3nBSQ
S+6LIVPKq19utmUd7SvEWHlNCcwouujQ54lQYu/zGTwM0hY5SnHbLkqKsKQpvYTZ7xpuRkohzqtz
bJs/PViYJotWsAFs7Yx596OLRMdIPnWwhci47pvNpcMIRde3TTpcT5WvaAyxMHzUwkl+rVtXg35E
bqlZIX9Mgs0ZTkqfP4Fcy9GtGUaaH3SGwgvMcbb5twdjkBxbNcGh4p7SdvkZhwHp8oyuyfuEhNNr
OSyNJ1YK0z1Wc6+33B4LOS228KLVC9fzy0WoRAc48H1ZGla9+b1BgxoNhuV4i1/g7xvGah0iiZ0O
me1vdVhbmhOEy2isbIiCKAtdjSfoX1tNTFl6IxzQ31mxyjUtSxhNUygSRM+0Bc/uCGrR1dAnQsMn
5Ysjc60Kb7oNxUmyBQOfF6dVmlwoz0PnTnnzvwRHftc770JA1WYt2q+EVRwyGMEsEvw0ckmPftpW
yCb89tkoK5QCMyvQihWrf7Hu9M8a4oj2ymRnj2GH1m7IYJPV8ctpYGbAGJhzmi9cw1u9lAm1Sjqs
Nr06KZU3vUrKy9Vz5g4yhx3v8YO08k2+7NylNB0Z/iWhdP2EYUh2ipISFUuPnYUzU8LshJc2/rxi
AdDc2qg9ctqmvMVhfombvsKPfc2zErf2FD9nnv7dmTAqvCuOE/diyKD5zMR8+glbb1+e4r6/gyeZ
sFY8da0D/3sm+CGsaB4a70wcADGfE2I14S3oc+MOGKexrzOifLRQGv3PRfKgr8zEeQWDLa10ov0S
q+93h+7RYSyQigr2i3dBz5TAnn17dleb1IQ/sPgkdu31sCw3uTEQRzP2yGQkwAepq7QUqy06jHCi
1RqER0tIUXm4RfYopShegZGaWL2hjeMGzYHxu5TV+v6DS2gd2cQZyEBKpwb1cBvjte+qIz3kCHUo
MiDlDevwsfAsUKuJD3Y5xhnG47VlNtXzZIgJexjnBriA5SXfO1rXphfToPZckB1OgM8s6R90puDH
3is/B/KaHHHpRiOgZEcXAeedDnKOZjKrJeUCH40p/Ih5Wac2Xxd1tpcj7kvcGdf5mqrIYG9RKXBS
5OQ4CDbK2zs6uUJSMMGYHoXpfIoBAebYzBKRz25DHl8ZV41Hsq8ValGktCNrWzh4rZnF+s6s4h6G
tPGdXUdg9IALqemFVoVrBpmJ4KilypXKFEftn7lb2/XD+wfyl2BIrLQRCCf8L7n8yBkC9BUOL/AW
oT3lK48Rh4ekTx+AE/Kml6q7Q7llKP6cNh3OoaTtrqWMAqA1wWYmADr3EAAXZE5TemeOqmTC/UeS
lvvuHO/KEuWFGRV8v5tGdl6hVsBrJgQe/L/VzpXQHSE9Y+VqmHhaiRUGslQTBADBoCQKmlcNeWyK
sq2kqQe6RMOspYQvv/3eJ+dByarr4iwD7Bt27VmX2UsUH9iFxA8qWofKAaJ232iz3lvYErp3HMjP
5hSXsdr8I3pzlQHYVgXCJEYCLQ3SMFo4KrSgFg0T6JkdRJGb56G0k5c41zhwBQ3cKRnpq0HOFPBz
+sCffsYszqLxYzjVLgISWe1eQKLlKZBpzVwky9LdQtu0CPoE8tfEi9PNAtO6t3YjWhY+nUrWdRx4
s5aN8JC5DpLm1ONzsrzT0B5my1WsW+pQOOlPG/7M1rC9F0Fjwb49O4lqCWxGM0AA0ZaiP/c0F6GS
1q+veU4BSl0WUYZhhT2w/DYApO08x3LhR0NDakM3HG1exXNrF7SAJ1Lfs8LvFnMOHyDPNc9t+owa
yfjM3on2kwsv3QL9q1v5ELaOfKTyLCHJtj13nOxKwjsDGTrswy+I0oz2kpFYHdDMKGMVOJxHS46z
Jjp5fcPkQwRfIHeTqLcdKL95eI6YTrz5AgJ7wRTitUhOeXmxoNwxysdz92+nX1CLx2fnFawpxYf+
uwY25sUIoN5kHHsdVACuhNKHrACjlvnLFxETR1Ktg8Fqt7t8yJpyIbyzi3rjP89GuT9gPqHeGBZT
Edv/3aGBeyUSa+ddbDaF9LBvFNkKJ1wmIcEEtSw2H/MwkcuUvj7X8WPlL3H3Ses9EwhmerYnTNct
pQw2viur1WTgHe9Owqj7I2SeDKFv3vdSgTXtqw/FHGGS6VK9lJrvJL4DdDTv63iSC8Cg/7rpLXk9
TXar8Wnzb8C4vPSGdblKJM/kK/zjuWfI8kJQFJtDdd3Vf3nGy8aizrScDjP937KXpLVTtIKH5PPO
q8iBdm7nFUy7RK8z6vx1omMsdhflCbto1FqsqIsBiP+qbAKaX+iychoKo+oTCa7J+60VOIoUK2R+
tBmkmJ0pxuRTckxZYpYPfrNj+9+qOBFq7AIjA0BOAipIOsig97LN5hU+7x1JaVQTXPRTQdNwzsEL
BJo7bKlSuSpEJwm57S+nF6TTe5XYUyJPM41Zk77r2F8Dcs//e7/f/RJCap2YIvp+DKsOF3t4DivI
3EYmR0JGONNDrasiaDCsehtXMt6zqqG5H5j5tmMUlDX/MsLViGSz1NMEf8vr6kGjgu7RggwPx+/9
DWEGa6VlchuSu+JIc1qq4jhKNTdoKhijWLLaNsK3tRHA+MdGQjWsK0SX+m+b8VNnEcjMWDKxyn4F
z1v7U4hDDuSBoEP7Gc58uQdXVbZD9K5+CL15OtjrzZKArJGLLvksH3R3gINCr8RqfkHNjDv1iYXQ
aTx682gr+iHgk4R3ZzP8fbexiwkWq6S67bdPA4yCFErlUZwWNPnixvEsQgEf9y2PAP1+tyb5THRg
YgP9pYe2CiQSyu8DRGOMcYWkb21skJDQ9y1A039hVee/nNTQNDzorsWb4UYIUpRebHvKHVcPoICL
oN9j33Off4gzBq+gDK3ZbOwOieJmPSz6licEJ1/NkJkXcdQN1NWDq8YjRzdhc2zftFXq/9o41tlx
khh2+SGaJYEKAKPrQXOddeXSziIJSCJVeL7xRKowJwaSidQwBoJdvstASE8/mYstuDI9ssVp/6AG
56hU/IS77I7sIP4EZ8Y7il9lJo7+b57uz/jZiiXVhfPoZwRfDNKt80JIROVhgMd4dYMzNHiB7U+o
1dM00OCz8q+gKjfhRNK3oxbnaBpG/GRowPCB8UopihW/f1hzHObxOu+19VygzoGjjyQdpdpnn3pB
sWxDSuiAaVTQXDk5IFsS/uNDzvB4e5jJe7LfWszGAH4U8bGQr2wku8xaGxLpl1gzdqoi7hf85266
pFRQL7tvWBZ7E1gHbcyL7BeRqBT2BUpT6txhXi1b3QMLlu26y+7EYknDa0nERVPKe3AOR/PshcHX
iWHGGwYM55t/Jb98LhuBdg+qcoedBR8Q1vK4zvASY+uRG7/0q3O42suGqw+01kkD9SOxhJqE7BNu
Hp4ijzrTpaALvihMlMBEadYVAVwWniJfbACpjEaPSNmj3QbcoD1CK3Li20fxvK8QJkYR1obfxman
MjKjX95sisSYWymqaZuZJDPhBirvuq51g/J4E7gNzh3d6Ue3MRhWOfrGaK67kjzS8OrEgquMnrH6
4EU4DKU8AkQGI8/hzTQSLNm0udtAMJ5s5z0F1FhzZbyF+PRIaqyY0ht746rFoH1Wu50Yx6i5dMcm
s+DEFLZNhVidxgh1d4EjMDJ8+zTPbF+byR55knIbjuURXAnU1zo/fTPW1KXcOX3Mmm2flUMwV20z
kCwHWX3Ir0aJZaaXEsr4D+XQ+yS/tGhgqHvcXaPc+VorxhPoOeAOrAgJ9OdC22/UmboYfCyBBRNb
IuvIvU85CdsYVNWlcL54xwtVOF54lTCU9DhOjMPcbZmIJtjuLCWGZAoR3BlEJ+S/tsu4GH6Fz2dD
Q8Wcr8tajMUC6QxL37CVIKA5xgEGhCciYARUUL25wjunClKWkVdA8Y/qL6gPPqPktlvR4UWTqc8B
BnvZ5hiZ7uVBILhyAiD2i5yLQk8ohrV1HqwyxSfS8A5djlPimNZehSbWtMJOuHGVdi1DE7Nw2SAk
lvTxiKBcGUZVdJj0lt+pHK7nY4rvth2Iimo7hQ2zMJyjyYhEY+bIV7FgHzWo8mL+SOP4DWc6SAps
QGDq3E9FI513s+SAjqTLRrxUHkgV0f+BJclkTgHkM4PmJpDACu+Sqa8UjxetVL/qv/jWfXlffO3W
gRdI7VfwSuBeWsFFTmxPuXDgSkXyzl9NcesBNh/ra8UXmzXbilnYH+eQO+UDyW9bg/fgejYO3dgs
9un2prK34EcO+328NCi3Dbea32qfHNK3ZTSO1ASJftqpcvF6qBk5koshcuSdxBAoAINm0/+Ine5z
JLhu1D99y5ITDYbEJj9oFZdZsXcJ4ilhY06jyuTZ3MWtcIvH+GLK5cYvyzhfsSKndYlKDhw21Cy5
Zf6LV7MTnm0H5hyNRT+4i6ehrkrgLe2Gef7R5gJTCj0rlrAdhOYjzbO04LyCizJlWA72w6jBP2qw
0MAh9IRKJNaDpPVyCzdGSJhWgPfv8pvDgYygAm41bzOtSVmKHTkh5BJQE0pAFemhA2fCcHAUZHsh
S7/tW3tRqlE7fRemRy2noFvrPmZmzg6Yz/m+Kgv8Fl7zNH2Z23DDn91x5mVYsNAzgxcHKdPMTfB7
cWdgPTD1FQwAL5hRaPOv5EYgF8jUm+mfOpB/CIUn3QCNk6NDl3szXz1OiwnSvnJNdH6Vph8JV18H
IlU61O5kATVGsDNrI5Q28ffiQ/emuW+bsLIh3fLkP/yYZvMBTL+EcUH0mkJJ85JjR7R2ZPTswRAE
kyqjPb3FtLQG/LuRGqWxZtpnMkMboD6scwlD1X9CU064bBBNn3HoORPjhVt8IH7veI93cNrNo+Nc
FGaX6EakrhQy+2pots0A9RUEZpvAdr5EzNHSuhk9eKv+IohXTfZqPHgaM2Fs9ACVE1ueRnYwiHRe
0ko2FLe9Z8gqr0jGolXOvtgt6HjZFwplUG2TKYk2XjeqVOD5Dh5kxM8Ci1YjqkMwL5IeReDjN9ky
uMAiqW3muoepVah4cd+mN8a/a31utjqL4h+RN9HUxf53jgTsJy4wzUd8vICjZEWpFs5C84ur++cg
8NYwDgyRXclwuz06AHAZnFsT40hUWxPT7P/g53dvMaSvB1EbeCruRs7CsyEnzOaU8AuuS3h9rx80
pzYA87vW2XiU7nZKVHJi8LqOv/4D4CRRDytcMe89p0dVkznx5IFtlFTtb9OOaBCZwhEkVeWKIXgO
suWyCLGyt99pembMeQd2w0aEBJaFL1jlkJJgmsiB26eFhkourybiG+R87ilQ4kuBCI9rwaAacHFM
YnvHRog7Zvm/sfkHr2LD/DjyZT8RZgLFmpx/U3zj83cjGbAiOojZvpda4UvLm5ZAbHveaD7948Cn
dVA+qKJNhF/BN3y6AShjEBCfZiKIY1PmA5DbPVs0wc7W84LCdTbH/xgpgucnD2gK7AV6Z+pD3TyY
aP7EzFly5GCA8tYQZ395bSWeh51rr/TlaiT4w/2nxe0Oiy1dfcwn6sHMtFEZKDnsZbmZq1vTHMvN
j/rnupdZRLkl0Dos42kDhvt+v1CPbwEl9j5Bz1Y4+ZMa7xsPun4QcfJcLaQ7Qj6GORyNtkzRbFht
XY1ZL2dS76ijMzUHl65bD1O13kDJwJBCUrVu2oshIy0OFU6+c3jAJYj1qDeEDchyMZIPsz8FQ2+M
ToGcUU5DWZwDG3fuhR5aHL2AF/bRoTw4t3Tpt+ap3KVAQIDxZ7R2vGRwojmc6kR8/O9godCPoNu1
JpJgpdhkB3AA5B7RmquO+xeM0WNBfDbCNOkXn939/QBr5TbZe/dNYpoJgx2wjMAmWtjH7kwZGcpy
XdXVoMcZKrpKrYxl7k1cnLCa5g5Mk+4z6gWcs8lGiFGj7XLQVjnp4YgRj8XHAu0wk8XKE7jmaMLE
ITimNz0NynS9E68absbECBq3Ft2PAOnVolhnlpcpnjMx5p2mDh+bQyqjey+un4s3119MDZRWODlv
6/NjT8MfrgUr9aaIjDsq/6KWRLIan1z/1AjiNOmIqq7byPK8MypfOTwUDuHMoDKX/NS+KibaBeeY
2Sh2FYhYUSbI+6SjOz7QG7xqgZ2B3HCsGcIbnWm9PCDDb+WkZvYOu0SPqkk3M18KP/VCG0H4lza9
Gi2Kg+9T5rTFimB4VovKegSFI8wM/DvponlOgIL8e8+bYn3IaD8GQC++ucrh40YQsdy0kimwTCW+
q+MFgDlwDQMt+nhD3oMB+XGP87w2o6kiCGXe5ICw5eTpOLmmZ2048i4A7PPDTIHqAn2jQ/TkHgCP
nJxWRDl7zfpG0bLB7rwHIthtuji+9i8lnw0BagACDTMwIdBvwdJL6GLWsOSWtFxAjBSla4kBxVr+
CwRC88fj5ceP3ZRgBpOyw9dQR92l6nEirA2XVys0YJQL79b6Bqizu5h5AZHiH/I6sp0R5AlgufVV
0XNtaoQbzfdssSI84tUFdmhyIAVjQwyntNn9P8vCikbW7+b3cat1kYfMbKZ/Z+dYTM4X94SSAZKH
mAmepRq7BNtjhTLIic1ZgGRTpdBCVT8KBs19EsEqwmc1PwrxyNuLGRJtYen/2wN9dC3SHQwSatzZ
WIlwjaUVmE42WQt8OeV9xsO0ryShkTCjGuvSUVFFCGr3GaxeaWQgfSNHLJ9xoQmHrp5itBFPOJ1Z
6dgQt87iwZp0X5b6eJ6T7jKftH7cRZ6kVbhzHeb8AsbcjVX9QtknNMU3uhwtb081h60nVRmfsgu9
CTvZpuBcQ6BNX8rLvttHIZN7tGP7AicjJF1gqBPc/AvL90RYEMJV9mTZ2TpQLrCEEa1pOoLdAFHq
qE6SHyFMSKpwkj2k7x8C2pTNwYaW3GyeHwYadM90HUkf3VOJxH/SwkLqeNrAulilJiJen3iXixEN
JNvXm8Ro5nhudXSoYT92u4YY4S9/h4i12QxRSMxZsm/kpF/BsNgA2Z7PzmiF1GrbrA+aF+AzeoGh
V08ikiOACX6YcEWydm1+q2c4tFY4oSsmwNULMpF8yeMrOfSlNkqeM7IHBXfbqzj5+O9QkMGve/9q
mwHLOrpq4fp0L5Dp8rhopYNItntJgFnp272aADeDxTnOb1DPY4WSJnlZ7WHeig5QHNEYWNNo+UlD
/k4RwlZ+CM1M/IHNE7ceUdxdfRGhNTLqN2+9vLPJJd4iKZdl2k/NIj9d0peSONd1jmPYPzZXvbb7
Q01h6UJZlpy0VVThdoS3f4+XPKE1sfJvxRlFyXWvOPjIeJpF0H8NmaDEXCgPN0qA20E6QI7AqRUR
LLHMICgWOu5sSoW7+u1ethoWxoa/zQspWmtnLe25ctPRCzkpI52rylNQjw8DUa+mwhaTNk4y/IX7
4v5fqPePR9qyrnOP2XdAldzTH4Fce4i/O6z4srIq+xh1nsynNPYQT30lQDIkc0pNAd8vaj2zVxwA
Lfgg1jvH6lnb+DT5axmoaEA1iWFitgOAYLj6R9BSiCUvDQ8pi3044u96PvzNsR6XqFOHT+/c38sT
ebVMFAh8TfwyDtVPNnfMYk4ZoL0lNHo0Tglp+fAvxwm4YLLu3j5FiaDV/73gg974CDHwtk89gKZQ
m3tO9DjwLTvE3+7mVhJeGBTbEDVAwAg8Lp6z98b4Sop9LD3Xa6W2+mFSJhU8rgbGpbJB52B0PQL+
OWhj/+xMHSTSfiso+TXAfLmupzRicfK6IxECN1D80E5n7K3y+L97ZsmmbTwUAPH24uhMNqhXjjAb
1PuU3ho+MmuaqkBwTQgukyJ2kklrSBVPnq0hRVWyWVQc1Qv95yVMv7kFJ0jEA2JqNE6TrcnR5dc4
X9CeBZQeqSYnK1MGMURchjdC3RRjH5ZWM5LKlg9x45+a9rhaI1IDmSANgVxZfdLbXfChrmfgMKNE
O95CStGPI+T6KR48Sw91bwB3M59hCjpSfMUHxy8a9f8i6/URbdCrB7SOhDMgMBMLPo3hxneisdoj
auM0XdT0omICw9k/vQZ9oOi+gOjhEJolWxg3R56umXyAHgbutQLzt4ORzJiECkgVXo5HtedSCQjW
Y6hl7iM5D32THgAZwHvBdXJiChW/UDHdGkGBn7F5YgMPtoQdKOuEru4MY96uRZv3UufdLAFZadmv
rRdlH6u1kTcr5CPZ/RXAF7bnXF6nLDt5E41ZsEa2OMd3bBai7Ty58sxLJPv5YenpkP5XZXbyG8wU
YlC8/vmW+US+t7zmBTySO2QurGloBOLu/UM/lY35zz1qDUzDrfOIntEF9xOMkFLaECnu6JSSxwCa
39QQS0rGQXLxtIOwk2kLS6WLuSggD6zhGTRTc12fG6SUTrkLmxY4zh9oKSxZ8cI/FJaW+82KIiF+
V/Q8A4odjympiYGB3pX+SPVxXB4sbHHvV7lVdqa1iNWNuO4qgNBjaV6vt2vb6yjqLEZ6h2LfEiXE
bXWI43cQ/3WsAYnsEJJMKV0dSz7agUSgzF+YnqAG+1XVPXqWzF7gGWml4IpHVvdcKT6Q4tRxPPKP
ZJAUoYdZnxnKWQxwjQIcBj1siVLPAusyTHuDrAzk5My7l9pydAmOPHoS5TTKOPjLgzugdiF9jYTg
Yp0mi2oWNF+Bita1LsmGb4VJ87gD5FRCHa/VQrqtc63a4C168Te47IaqHgU9tvKZ+ZjqlWhDIqBS
CxLiJNJswMNzJ6/dFtqwlHvrlYvBixs/9AzjXhYRlCR2rFExf+cYzU3BsX0N/jTIW8Q4Ud0rMJVS
uoGWstl8fJJKA4fMemNKowRdJF1LDVz71vXR1Q2w8swq4SfmtxxW9uNSj0teG72HiDn4B9PBHj62
5JoeCaGR6leFbJtasHZyg03pXL102MCZWm/d7OiM921uqLv0sHF0ESZ5/Q9QPi0RH3qlv6r5CUiL
HeGK+dcsj87AdPLruiVgP0vgLp7jGH+dVtgOhvCEYQY04dDXWSvqtpw7aY59vgta6CxgEf/zbKTc
09BAfqkhnafH+RyuwA606rS1QLEQFTnm3ImolWXDQuUdA8Q16/PLmLvQdBBYwveEh8Y3bxwrAMF2
XnS+ZhuaMt8DWIiAbhPmwdYKW0xReu8GxMEmR5YkeQCJUHjNcYe71uaGEdffE+vlGKdMYvE/Bw+x
Vsd4KPfiiq/wmR4LDGG6PLf2eKBpMdSlBDKwMXsX1L+/92VmnlQWuE/Xrr09AAsE1u4BusGTFb1C
oae4GcHnBWOx3EnQdUM1FitTATykYBhS+ucjKSfvWAne++v/gtXRh5KEE5Za4SeTTac4RGb+6jmh
vhZty3jJKRwJwLFChCpQAju+FrSn5nkTjGQLky+bPu2+23D5AGU0jQvK15+KhJK8wXw5L7ygGIda
WC+v2JnOJ7NyYJAfmzmH9wwJHignwQJiNtJIpxmiuEsCqBHuTJ/3Ke6X2x1A1RuRzsC5FSKrf8WJ
SR95cDaqX5aIx1sZVWbl7Pp3vJvCiyusFtNXhoXu7yrDGXoIk5cAucl5crPg5HFWMTLRiwbcTNd1
wTd8l0lOwN0Uuz1w/31LvAQexYbOBD9tYVZufXfe0GR085fXxmpS3cpFz5Q2rc7IkHLy4voA3SZ3
6qfxUBpASkEkQl8IzRjBk2Z1yfF0CPg7XyhIOS+fU3JmuWnVVnxtl+K+yFPnEogELQfjpI/MkS06
kp3QIFGIkFoo42nPHpE6+fd6Zv1MNkwf5tIE5+qa9n5Wa6H7DI4zU/hFJwDr0ALQRwDXwHLtHSCT
8zPZ4ojWE830w1XaI74KAwIwXsdBu8dcHSUmjSiTk9BpF3uQwDlGagf26D/W/zJHFmUgLwOYp7SI
MUsBirb+iG0XBYzoC5y18H2VkmH0a8ny809fuhHELqXX9addoxrCVW2etyGMtoqEkSo9dIdgnqNd
nlh+1G+MMdoErjRbqVjOqDozPd7vnuhDgqX5QEOkz2lygemlsPfvELzQNOLIqXn2SqlM2wQIB2BQ
K5J2j3CmYYP01PiuQ0T343ZEPoMz6tAtacuuqPI4H1kwa/qmPo3WyN6InSvUafCzNo8jugGTefGW
dYT2BboQbsQcYYd+CU2wgpJUva0mLuf1ul39HqataanPFkqxE92/fzq7bXjx3adsfnf97ICQHkdu
Tc/vKErfKJK6X7bDANWkqbx30nD1LNgyq5TGmYVPc+cQFdfPTviFHZ9P39ClD1n/oOKJBAVJ+x5O
JNDTclu9chr2JcOTHU9hbHLXkSD8f9ajk2knf0y+OOyxoiy4ceNpED4G5WAYxrbJHbdK/NJ6zUZc
y4socNNAfcbjTGUnMb9byvH0f1e+shKEEZz3L3h5QEEwawRcjWoHsZ+TcOHp/Kr87T3PxuPF4rZ1
vJb01rEVfcnaMdveHWx5JKdPhEZid0vzvN6u4X4gWQ682O81PLdIA3t1MRehjpINT9IPYH/CmVpo
0WiD5L6KqVPIjff4K46aJPBW+m1813Zu3gWnsrQqVFEomPoZ5263pz71PEQNjWD3x43XqMRDLANX
rNV8TK2xMZEp6Xf10oJfzMh5e/ru0xk47c6RIhhvbf4rMk1kNe1S1vrK2wcE8dFNAPIFzs93kf7R
BT/0yFSU4RQBAMAApLXeJQ6Yrcx8IyzjcUwDXMMg5/xoiowMj77dz7Qs06VzgnmR67PHfxKvvi91
dl3bJbLRYcQVKr5PaCDLYCjgNGqQqwKQhwe1OfAnJc1ALzlAIqbsyrA2pbzCB+QyealRL01V6ge7
dqO11zKsEm30DrREUr+SS4x4eEgH7rVo9S8TIPoIU+mLo3JswIURS6AblB9h6Wj5euKiZWzo4k4u
KOkKdr0pgXHfBcC2G2KsyPm7rzqvXG0+1bc1PpHEotfNZaMrUIVU2VRllB91UT6F9YIvFqVnCZYB
PfdYRIg6iEdUAWj1OoWCh/yDM3rS6WFXG3ZMuNPWahnGwe5P7ndo+phXyEGdmmuDDcxXgSKG7myi
N++eqjU3Uf4ry9gdR8ycTXNk12Bz+bZoIXxMrZX0vOBeaEB8Dsw8zhIRF7SiqvL7FEIVZihpweRJ
ow/1W/BH9/B8Nd+tRIDWeawA5HMe9qvN7y0YJxRPTmQpm5yUzwcpwzIyO+m3DqUGhss3VzAGYWfS
ftue8zitbNopd9hWsqjJ4ryKIeWlCixoLvba7yqhZO4wPQvD7kRsr/Kkh7jF6h1Z9glFT9G+Td8o
yBYdfeQEiBTtohSqJoAF5HzlJzkExpw+jiBL24irTxnN6oB75HmZh24dk5RFZE02cWYHq7ZKrHIv
lKwg1DavrARo+jSWHTxb1FIwpvl8uzwB/7e0eJaGCygTDmICM3tGmp258aW/N96dLHx6kn6W5TC0
q5FKfke3Pxej9YrMYZd1Ta8tO3NwZ9yTtOXHNuEL14WnW0tECw58TIDb1F8ix6Y2tOh/HINdS2GR
7Y00hkgBfZpUGTYuX4AHErX2h+D+7BPAUUSyJDx+83et8+I8lqHQGTGMvt5UGr4IL1qUahkLqqD1
PrJs85S4GuMpqU+ggJHbkgvDSqpVv2LcR5q9OvA9S4Q6BX/Tp8nxdjO5QIXuAxbXj5dPrPbnaq+2
F1oqqEZzCbv9HPpXYUGTMFnx8qlcewAk5Jl2ANKMSd75miYnAaraHCVJBrBGLB9y7DVcErpv/ZH4
PuX3fnIaC27ryz9YEDCoIgvnoFL/rutGpXjEOgMIs1OmIggZgu8jdF5HiYh6QX3d4AGBexVe6lYh
Z0hsmitj1srBisKR4d/p7yhkCdRpeHRP2S6JD98klkqzjzzGAKRLe7vnNi0G5RWQuGZSyhMjOTWI
PaGuYX3uPDgey/SR9c6DkEhduZEY2NAB/5BtdbFs+oRIdgFoDC9l7ikHhynD61sHzdUHhLvoWiC0
XRNQOCmzeeCzxsP5bYkl18UJ3r68X0Yah/er56GqNeJos8ZpmiXzAJq8S9SqAkNwo4T1/Zvf3AiN
+u+2h8ytLq8+cXEtmKetEPOmF3Zxg6trP6C7bSRE2SEsiwDuHfBnPbvSiXiOmB/WVaiI9OODFJ5X
f1ghR8lR3CPO1OdQDdV60gf8QWUxy4VO2odZqR5MAbzdiQU4CsWl+EZJmx14ShqVPyQTByabU6rS
Fcu9hSHEV5wpOa+WL/m2afHpJCVyB5tbqGIORRLAJYDXNp5Y0oaNxlwYMF1EGztau8Ip3V2GV4Wm
NCHm7dt0M3+T9o/Ckjjjq1RIL72pQgNlbBzCqMLq/jIehAWrrSLsXoKd8m89YTEgGh3Gsr72s9Jz
rEH9RGcbFN6BaPrcEMipe4+E4jrCGL3+iYlNL9nzY1tCjaROrugMNEOqVMLQkbbsCuNeIRAEaXto
aDrQALXtUpD4TGLiUKlEYC6utEMEc5f0S8W8zbwDBHepmfB2/qa7TMc60/7yc7Vj+rDA8UwD5vpF
5PAoQc84JRYhfXTk/B8tzOx667akSmn7a4reVCIB7mJR16W/F1Z+fu0YpL7o2vE6teEBIDzJ8UYR
fsfyvPjPUFkrF7BQAcZSprfWETJmcykII0CgRj7/sAOGeoeduadS3kV3ICMh3wUn/nT6QJNnD+xc
zEtDHmk46SaQtWd8aoitDccLMq42JK17JEX0oRPiRem6tNRRHczd+RZnU9I4YMMGKzHnuHY0LBUX
+KMajgnUVQH0scv9PpxMBmTVJRH5vNkWdNOa/dKCLtHHFz5Ss91QDEXP2jPkTLsyGUdyH8GYyxfQ
LtM9WP0ulB7ztFLbg02LGAz0pKYlkxDoFwysvPEsgvHzxp5ftwxAGzgGohP0Dpgquon2o8f6JDnd
DXGjSEbPGBt5niWKzebi5SKw2Na1P/J/tFQRxds+V0VZBmenvS2gEmPjFsJDwEx7Mj6mgudp0qdZ
geqNtlDaB1/lkYuQmcza32k3tWQht0K8GFGAh59SAaqEqC/XYcR2UZ/yNubTk9cF/G4rPUBEAOD2
NDiBCiKwKv8mIBJSG53x+iS6Uitl7H4Jokqy3E6OCOjf14VuAQArS+X0+JZs290IqJsbxW0JwY+z
y5f+troc5729e1jI18Rk+yUvmdLX5NWmNPO8waErTSDfz39v0TWyqojEko9RxStBdV8/kKzkDudl
WFln2A0Vjf0DJkn0wj2rR3t/ifTzwgH36dEq/JChgV8h9tuehamDB4VMyTvsofOcGwe1Yv8zU5D2
TpKfBj4GLZSa/9Se/NGnrMNAPqMM/cPlSN0secEvom7Q/TSjaYOzd3CZkVlGIZn8mDN1Xu4VrflP
kI1BTTpeBv1psvoV0AmJeB9ONEa06AOZQxfOAUYljQLd6zBC9VKOTDmHXCbqWwzWI/3ZLghvFsBG
ipRrA5JyJF6+cgMH1bIe0xODrwcd/Q5hqBU1UnlFjZBSX9yTLgJKkhXLsj37ONnHWZ/PzQRAeNQ3
r7Uk/uDtWeVXksDFry6+kvCv+4GV7mwsws2d0mYXSoLkmLfWlxREsWtD98cYkvk78jkSsH+/2hFg
ghHMXuZmx/CvHAWjmrlVeJeVpVTPDT0JafxZk4WB0u32NIOQdVP2hfG4OME/KKk1eYxF9czp0Z/g
WBIEH/6t0CLOQoksjCFBSjfSO5pod8XCe2NCL4kq+3piA4bj4mSEvx4q+LC6qaSAzHc001GpXrYK
ZHMbqC5pWeCpJDOoiZ8vXOdCzXmQQw666SocYotrZO1dBgKFKjFSil34uZqUV+WFY18LxfG3ry02
0N6fkkd0Dv16aVH2C1d5lyoQcS37/NpO22fN9MVr1cZPGqJyfzamZ6xUQRx53YpF0e5Ykke+Yu/8
pws808b7YEbNbDaiWW7Dw2yoX6FjarBHF5w7C86/Rds6DxYKHRhqA+N4QIcNB/hC2X31ludTMNXg
trodjdbZCFHkdqYnzB5j0dFjPvNOHEavv5OfjJLXdZCvGf84ETJgGjDkjTMJ4kTDI++GOQaPbHT/
fPnFG7d+9mD9PieH6/159R2tHjMkFjHtrdjxigStutLp6IT7/6dsVLpfy9FR4aJRhPy/xcId8fUX
C+cvE0NvbNkh3f7A1+lpqFeE4Q+JthJol8WrqCaSfCdcsJ1sqDKZdite5SG1fGB1fNYebdLrgrmX
ihHV/MvWn6mhH6C6tM296nMS8qYV8AvoXbYfaOiMDXxaokP25QC59WSIR8GgAjhuCHGZa1sy3D7y
oxWVqCuv92qyQur7j523b2mVpo1wn+pdlyiJD/0nTDcLjb4NfcXGdGuvfvUp1NTTsd0E+BqV7ggj
lfPDxlhhhvO5zDBMJcG0Ta8RkTLgmk0Y7plpi11yAEG+oOEAVCsrtMrVjKwvgGNOSj+ca/9+S5f3
ukZsmI5qVrDnYche3tU1sYJmJVf2IityL9DNt7ssDD4UMycpZO3VyxN6KQ7XYJNm3mAEndGCE0zY
G4faLlYcDQ4HQhGbIkNeYWMjP4nABDcOB3VFx8BMmwA4uPfK1q+dBbp3dQMywmLS16y/ti5St2NW
wPuZRYbqLvQqhTCqiXIBGxkngFEDqOOG+Vhx70DWzsJhF9efQfx4pnMhqgCMgsbKCWc4GkqfP4oC
mMqagxpKyEaBMwMX1X4+p7c7MHfda4A39epkTyVOpAqRoLMsLOBFHf/B4aGC5SWtOMrytq1z9TxJ
EvQMJVYxjlnT4DArAjZvP6mDb7Y8daKrwqCMnXZBasNGKrhq76OcxAJEWfVLwStXIIxLoBbYa+PT
NDDew1Msy0wvoVFgHQk6fwwdPmiMwSME1sYjMqWJJ9rdArTmKMhZMZVHa1ce2KUtY2OdvYiWCGsh
ksjdY9/jrWlm5ThKugU6yLaE26O+qlSgIZFbSKyjkbsJM+YnYXAg4xLM37j7Asr4KpiGH4OG11o8
0XRK9uM3mbwpMNXZNYDepXpkRIUH3TUvLsU5dvi2gWiH+K2wetkuy5DA6kb1fNMSgzHNzxEbhczz
SMkQZZlhhwoaPNEl0P0SzvYVwbXrqTWCR4jK5IbP54W1bGOlKJrKc5HJm7BOSyIoDMyJgvsdYJbW
SSvqHRRq5KKPgwNd32qXCllMNNuVKAjACzDuiGLa5dcr5Y2CazMKk1Lzy4vevhXP41rXjxTjxaPP
UMKROjxZv99qNlAC7x6vnAQInpj7M+E5SkkT6C6ERu4gh645eSenWNNqsutKzn+k3VKxZwf8N4cQ
oF+xx0vxJ3XfBK9ZTfkonj3sW1XOARnFWbDXP6kM271FWFJBPQJaTQuUk9l4EQXYnV9Ff5go2H5i
kDyWsFE1At8BI5A3seUmJK4wVs4vNJVPDeRMwKS7HJ6WcVjGj4UOMtrGOHXY8U8wPXZXuzj704rH
6hVZW91h7J+nagqd1z6DI5vaF9sgNhHwtvXuEsQJV6K+6Td1tyDS2KzQtygqD9oRW6zPPh4C3YNz
QwQJ8lIvGfgOWxMPC69T/REa4wNCiPU8Ys9MXK0HcFIeUSBVqP3AbssqceSahWCvz2hxWbKkiL0X
nH9IeETiYSSlfyRoccVRyrbZqSTEUu2s8NVnD89AkfC8cCv9A8UHmz6mYmikp03g0z9cieMoLeCC
3Oc/C01xY8NdIlBRRa/6rKMs21O09D+JA/aKHyYvtP3TYT1SxGTJtbSr1Dhov+NyO1N86IjrhEY5
kaKtOjtYlf9cRZNqtwAZXyDoTuzzf4xo43AEW1hOlHr/dw/DjFm9TIv/SYd08lx8CFo7eKqfrwUT
N55HwlbodNHMC35GzXU76P0H8lCwdHSNEF4Sb9FWa5uJID4JYGgGg01p52MoYTxqQIhN2k+ImAwj
JtPuGPx+jSpy0pNbXW0FreTZZ3SgnC7seAeI3S/tJxqTRvjWrDHLoicDx9glrFnQZi0ocy80lkIM
zsWBJWTlekqk4vcVHIwsqHPumhNU5a+EU8/nVpUgQO9FySEFjTbBNx/e6NjY9NpwLTlOmL+tkK7U
uMgm5JMX8eB1kawuoE2/K/HNZkh8WPLwZP0muzvz0SmCoqX64iswAZd1S+xRLQk2HLy1TkPMhicG
X2WdMos9ZESV9DnUX0G6rZoCJyXjaHWBY9JtfR/TjzKlLoy7OhtoZ3DYMRJdzmv80s3diY9O8hK6
v7WkXmRYj3yLsMRPZgLqb1L430e44fcIMi8XpDWJQMqA9cL+IsYXWL9esIjsqFAtTxJ2sJ5cJlzU
LYCiY+Ty/LGbKZ/6NdxMEW97/kZSK+PPB3SXTmKCTT9nEfDNlpqEV4VY3TcdKGhAmNmPnGvYIOId
6zNoDEEBo4wDPmqpQhE/kVUaHCSDoqRFtwWiRokGfBOBwXs1vXSVAR8ZRvr52HJPrbHJixdv6ymm
C4x8IpGv9NJzK1bb/ov4bvEGnZw6IjuK4Eu0Pu+pf8OW+iBDGwRJ8Ju1L9j4CT5SV6RnqmQ4obot
g8IlNaNSSMTFVg/ovMhvsWjvKSU2okuf61THnsCKHdTOZvpGPW3d8TkOt7C0e0/JZB31e7vi+w13
LdVudVj31KDqr58XOpZwhYd2G1gax4AiyIhBatO3lGnuuchCE7tiN/Or13RcnAijhs/79LPLJ55I
bi3ho7dqCCivUnl75GURO7LeY9spqfyZU0PqTFeRY0KPHY1MlQ6+GaAcBOLjFDO84xgM/Apm8get
mulTcoRa56U+beFQyeDLsknPCJHJjYWeq26Bxf6pZpikhKZJLPuzuTx1gQb6MnpmYYFt77hf6wbq
6z3BFOauPs1Kw9ntEAFODhho0WqFiJSCZXEx5r/OjZtgUOZFRBYSHi52ch5Q1QtvPaumIRHkMEOZ
vEuo+5dJV5kKh9JbMqwTpmGgZs9thWc7o4kiQQFdbfsNqbM7FNJlnTdx9YWwRXQFsrVtBiNEVyqm
b4tH/puFAWVxMPYVovcZL6ktzbeG5dqLD2u+0NfUZKMBflPo10agXVjlkVQ2c9yLKYrg6mx3LouN
TxeY7A4bp+IZvYSgCpKy/vS7SQKpvh83rtbvEhet2KA8aqyCgbi7133O3THm9cGN65E8g7kHz1Dz
rOeE9JsPd6J1OKxZ1YvRrM7jU7YzE58jpfBgYPrbs5V0cscZb2Yfj8QKT64NES+lYtekzl5SuCjs
JVNLgRr23GAc+71kNwiWkcbvDr1TsVPNoiVICi7UTgRiLzRhzDRbppiNMq95yAQ/wlCjq6ehZ4B7
HSd2qBmo1QV0e0wAorzECFTMyKEu20hXBU8VFwFJFhFzDecygoyM2kEDoNvaCV27Q09h4kNFJzC0
PKRVe8tvRpPnvcvPIeJuow7km8FrAZiZiCYxOZ0kCPRwJTgwpoiJCzV3EarzqCR6wXYRPj3D8o/Q
Lox3q9pP7ArD5v2ViCaVjQO3DoJjF7SLgwqPOgTEdH2u8BAvQN8yVDzxfzpr52jQYHLfc38DFinc
8jUXhQwxMJ1fX1yXykpORaEpyfYoQLp7sJ1rRiy6WoS9WxsHL8If6PF3vQzjsAZEUORcte1gfrq6
h3v5LMlmWWGIw2zyFsksgQ55nn3htvFsklivb+AQ2D9Og1xGs1MHTD7MIN+UTbujG/F5aLs/frj8
R1R1Fi3ZW2Wy3D5yA/7s5IvVfANo1fzxLaYgqYe0nEVirOb/fFZKeI377XNXu+qGbnE9iIZRoDXP
YYc/a+74aCcRDy01qZDhaPyYS0M0jJhFFw9onzc74seFXL5EcN2nofL6sgVTJS0VxxJ4xeJQeRW5
uG0rkHhtVgMhgfNl842BgFRdTz2hfGsITV9EPtUN/hydfFq5Y5EIQ3v1fqwxSlFLQ3DaKaYAOD0g
DI3BpU+1zxNYCwaOIfJ7VQE6/YGn/hHSgC22oiso6TB1s3g8ZYCN9FbjFrqfCo10z032bIFi0goW
9V3mX9nNKrzrzgznjdxi3OM31EniKvMTnPviL+TPzrm9Ck33HiNviF9LB37NVP25VtKjlAvbUZN/
ZQeHtn3dASImnJD1Ut/ZbuQscDP2FZmu9Py/LL1PzwVn3311HppSJg4KkJisYzfz0M1FFIJEHWRi
Q3VQBGQUSFek9hXJOYJ/POpj9cmKPtPJtPe4hci3qycVY0hhheyqDqDyC6P0CDfxt515cOipYZix
u2PYNdxfKE8YxVCEeODcBsMeYKrQdbEamufmpi0aQ9LRZi4l3kPtErbXsgWbYOoCR5holBtkJgXS
r6f86Vuk9jyjUYDC+y07+tR5pxOG7G1oC06/rqlnB2YIhiarpL5D8idgYsUECUZmblqYCkyE+yDi
YFrOb+ZN2nPJyY5UVJTIJz66NSPJgfr6Pjwy4cRNOoocx/szvsHc+Ebs+T2pCUtIkUYHC95HADgp
TSxONuVHSBvwXQKGghmU9GPaRx/dxinbHv0QR6UhZHwlL1FwY3i6qFqgpv3VsGUJsy5Y25v7dFkH
Y2g2tMZgyqkWXf4Rwg0QvYR0EHdXihkuMV5VtU8ZL3T1ZanluWr2AUelcZX/IpVRp3jF9GYPf7Ok
9e2K8XkpOEQtE/q3wMPBFQ+nzMmpVpwvjLwCgChkU6I+JGK3Nt6Oi72rir8BlBxdgunpjJ2dTdL/
W28qeUDqMDYrjVGNOWTJc52Y9k83aJIEKSbxFZ3SzQcI3KoDwLj6JYQ5fO98QQqMuTfCwKXptT5Y
W67i1xUd03ZQ+rq0yanu00XQpEGTWAm8mX2Ktx1f/nXKHLSircDJn/hAOU1xZzm87dkSOJBS7SQ4
lqnud8LirJR1b4Ibr+W2w5n1r2EGes8vfGgYAZF89jE/cgeZKY2ZWH4MB0vvvyfPzwZxZ1/IHLGB
7/36Z16h3pupxsIIMnA2yL22MdaovRikaW/p8ZWnIuwhXTkSEJAdXbp7/G/vmPs4/BGjGIJLPjgA
Nw0dkdynXZW1wDB8h0rlRdANeJNQFrFxYd/role6xiar3TAwEyvTsfzV9Agaf3RnewcSfj2yeETA
rpk40dPJhLo950nZmsbgV4gmiXG95LjTTDsPHHD4CTpHCOSFlLq+uI7OXHpuwqGXcHMhVqXxEAVG
TftWxyILS4D/61qWU4qskRl5a0XHfqMOUAMl7AiLR31jDQeKIXFeGb+sZnBUSDoNZGbCfxoGT8xf
w9qLn5FTjzNSpyjWBDjMOgES+IKR38wWOfEAt25Lfp3JrzComcX71a5RapdAZE7pmkyjCDzEddDa
zyC+5V54ofBY37H4NoXCdLVnkHF5HIt0flBGzFqglm7rLDE/7O9MhPPOHH4pJ0fNvCLsXwhcv8FC
zWzijZSll6v7JqbGk/i5csUlaFuwlIFAQAzgknhubonNVg8xhfr9f8cwpdCbYVjFZKi7yf0DDbiG
CZyZVy5GXln2bO2vgfALgIXNMLtg8VWR4TUBtkTBv9DZvt0b8Dsnp+pYpfvzxzWdUZ2HLWPCneUv
hGyTeUpQo700xpY8rotd592bDJ+Q0IZMzXIS2gTQmCuvg0ogA768nfMHXfQUUNvuxjmxHlc3pZ6c
2SqHoSCnirLHLQ5EiVzWO2aXNSQ7M3p/CQwBe1NMQdR4Yf+usbAoxNLyxEucLdrdHKAdT6cjjl4P
4lNETxRdWLoc8sC73bg6v1bOW4JAXeOJu7M9FmGq/m1dxxmM9VR+4wd35XUlRWC+rcpOshzPqdOL
VD8ZfTMhSCzJKKtIvLKQnA0zBWJPU91K+AfIOfzWFa4sx4pu510sdf1p8olPLxOSbPQTYgZD3vE3
DRj7Wtj5Td3O5Oo2nRD5jASEEtnPOMvkOlt1qdkIbURfs+8sFUhgJzUlBFx5Ze3BdajDl7r7g+5X
tvTLu3db0+Jn55b9Z7Qm3rY/1cgxzTFjCnMuLedpW19mFbEdETt7szjRsapO0nTHkeSm0Vjk4+Er
Nb2idw0pLjpIqoY1sc6WR3rICz3xxJj5024TwVBRzWVaT0n0hHRfBcip6NQXa3sgzKTmOnluZrjY
UIqG3pSj+hGVPJE0/OcJM9p6xfyZkHwNSXVKY2cXz20uMfbpQxg+G+dT8OiGtoVftV87kJfSJfcy
+DKWbDMRu5DTOiE8nWARBCS8P/CIzsff1230q91x9XtDFvZzVvPp/XUVscF1eCyUIykV1x4VG5VK
mA2sqSKh2NtROyE2HEJzfqgsV2CEpVhDE6iWuis8IQBS9Ma3CyAgYEZ+IapulL0QHwR75TziUeQF
6Ox0ZXpAKOk7IV6Gg7GG7GuSi8kCtqy0C42NrFy5TmhA6kp2pthl3BkOTcKPEWyWQajr1vJSGBqq
DJvn89TQartrtyFPyZWV6KKud6JxtyYtuKTDgZ8C4HYN9uIS8NMO588Z/ziT5gvF1aWkzVM59Co5
7NrWl8nNH8/6RWRcj+9CJoqCMFJuPPtjX2QzC5UsJHXaT2iL9uc+EeqN/0ZI8IqA6f6VVEmGpVq1
AzLL5EZjU+c80uh+5ThodQLozWh4TbcRLuTdNMSSDoagYI/BZyrAsCFacbxqkSzmy/bdN+OLTWD1
pj9mxNqEQjoXQoQU2xxaefkrDueMmSEmt1rOzOH2C6hM+Rp8YvEHkYxAKvb8QhEdwXZKY77sGNdO
ywCDCj3VeSJOKorDXtIBIO3XaPKjCUGHboZd/ubnu464F3xDvTKCT4Z0/Vhg4RuzUayenZNkYB1w
X+aFCBSkJu8JrHqry1MUdSt15TtNpFqq4IPHqq6tvgzPY7up/171HgY5h9lWhe3OPzVp+GFtd32a
eTda/mCFrmEERyanDPsJxlihtgBYl79aMm7vRNV4lo7gFyFzXLQSUfLwzrqbax1Nivyx4qRZErFP
eDsu8FpNceqmCob7wOkNE3hXGxQ1MYLy1jpRngyxLkdpSbuJd4cCoUcOM0ZsyxjN56hlNxN3oc+f
KV/SAeQqof/UKbPp4KoPp5klHPsR2lZd6ThtLGsH/w21f++ONyt+fcmhPWJOhLNmQkRPjliZCS5s
sW+/9DeZ6JOCMyKSBVdOZt7M9AwNYrpAuexPLIEhEyC176bpSUuUCYeeBwdUbDHW4U060aCMkiB9
zdw2U/Aq2Ki/C3bN+AIlupR1SZbKKmetAKwf45DVl/LkiLSTneuCmN7VVxIoFTgmCQHOnRcAo12d
4xvqwsPZm3UVU3lC06SQjxwnNlVfxpfcp1nNdLKY4vZI0cdLg8wNwR59QS6zKFRv8NY4/s+ta0x/
3WIQh16SlMc+3C8l6jy7t59fppbl9JGAVcopQP7X5/pAZwTBro91lewh6ilSRlpM8ymdNclCkub1
CXM6Of1gtVqaXqO3/3Zfk3soeg4hK0X737uPwH9y2h7BAT1ZQpJ+LBARgEVhMeXQjBkhWELuX0P6
9f1zTFtvFB8MEFoARWxTnPkwkbjRwwPgm6RR37yByDjV6SYUzNjm7krf4XXDcQFlWONHtf6Vwg8+
GwobDfPO3uYHsJKrhcIHgtNnvH+mgJbU4OngsT5synFG0y0UjmlpZ4SJZ66MQ9PNJJyMgKxgHPpR
de/BSRSdAIUxIWKoB5wNF9/zdWODPnCFI3835iDtSU3r8mZ50daviiKymt11hoKHTaPKvxNax11x
RVHwU6poDkIalyvBxi7MU0IlwSxWMP2wW2fMdQjt6uO/TX3apeYRQI9Naqwj7F2YghSrcWdBH9NR
+J/IHSwocUSxnlw+Rohayg/C3tAhzXsaz/QtKw/+bgJYruHmA/0kv/w4NH7qt2L+pvSjKvNLbwFO
j7SMajjbyyXqp4LQWOUlplcHw97eP3UliuOWrdWI/E5VzxW3KiK0fZ0a0XxSwVdOXf/WK5LtZkTW
fY2rVvW6QHuMn/AJ3EMC8M5DsnAMy8D0cZGgE0pxK3rXLLUNTBEO2AZ7gdyKunIBtHNRoP4TFtz/
gt3hhJqgNOXFvahAXWO0GFGSp3T2BPHV7r28fg7kTNlILDBqfF3blXUT2x9keS7tQykrl/QroaBy
B0igq1YQGmfXkIKCq5QuVHFkK0riob2col/vkdvUPuULC2JkWo+K8r7SH8HRpKAM1bM5KjSik3tA
teEyYiZBBo66QOFRwicvW1iXD1oTBk4J8hAxuX2n1icn9JJeaZDnZqJlphgiJGx2/Vnu0rSc1SMh
C3OAcyUPAdtxXNuF8+VI7/zcsDVtkdXPL9QttynEM8rrzcHK81K8yOV7C12JQM4+ePLuiSmnb4cA
0lYMAZVUGzL6jTcfm8k53+X8c77kp2p22pVNST0NikoBh6AuLhVW2rMi5i6sjVAVOIXP2lsEXWhL
vxLUQoEwCo7qmJ3cg1s3XKFxaXjF+64LD42UvBe8k4HOglrcOF2EyA07fChQJHmgVsE84HoGaWY4
SogD8zKM8zAogonJb1qWwZbTfQ7imTXrfjD0phVWaocSk9RwMeirQUP4xLuM9pV2b7zDbhGU51Mp
sw1vYd2znGAkYWun2Uw8mLM+RREqppd3usU4eMiKciy1ZrMgh0ghqAme2BKtyK+NMtxCBMxevOSR
Qpa7bptm5JZrEcQ1WnrkACfQm/HrPE3JqQsA4wZsK6Kbaa+TWOmgGR87riAKNDIHA77RgK/CqkYo
9TpL/NiZs06uyrOxI0GVKPHdtudsAVi8uNQ/p9w6aZf3LAvuiKcYjiC6zfcm9itqZlKBhN1nBnh8
CitDVEjzunFo7Y9ChI2tiGeWyk0nKTYx5CF5XIgYCGzEalLJaK8wTyJZLAoXuVmTxvQKSEWbZCpO
d42V74S36QY67+DHfFFBlgX+JE7Qp0GBz4FNwLyJS8n6F8QVlgvHtKTKQVug/51f1pVaFexKe8DT
5Zf8ktzyq6yPhsT8MwEUCK8PsCdOt+I7Nqi/J3RgN0rnUJY9qk0QtM/5IHG2H1Q+FoyFBItIktn9
KILCjqiX4Km9HliNOSFcVVQspEGnoEb++HI6CEPvC+KoCJK6g+47eIoomRx6dFrM+CEhr9Ig3ak+
Ia7In0cSFiwtbefBVqPBUO8SKabV8YcKKa/XislNkNvzg7qFioEjpgCEzXjOg8uUi4pWnIYvFXTO
6lyGrNHIedqwVAkRkdEl3gohkpxhhNP0knu5KK8ICp4OFI0UeNrmgs0WR+0sJS01M4OYXp+8Ii0/
6ragYBlowql0P4vzTzOvbNHQCODo6S/bCdRHTkOsRHHmuETT9JkLIhL9AEyxq+ieApo2pvdrAsuF
K4+Cr69hOb6ycNu3C99Nd6oRrU1iXrdOsRB35H0Xty9M+SxPOr5VrFoKMOzfMnUiMYabC1lypY9E
14zFOjsQ1NYDLPP1lPTu1Hn+AqFUTK3f3oqB0MNs5wsjuRbWPhXSdgJP5wvmYmoH376BJdRaDnRN
gn0jmDqI8xPOqg4AYSxBMP0rRRySdmKQobqoHmVFfitvKUVT6bOP2wv+CKdMypPVY0LrfGGOQPmN
BDwYxZg7cPSkcbmeHOmhqQChgi68+BbjMMayrhJzAET69won5ntOlzgIJp8meEKmIoNVYPeSxtJd
uKQXU9U+WFnLsBLq/XWUOhEuaSGNKVwLsAj+XX/CZIsomqS9/norgfjTiEiScJ5BrMh9S/aRJuS+
qB43NuP/opbrCXnHfGzAgTxFdjHbBjc7ryYyjtbPuu9AldZc2AYbZDm2Vuz9vUy0I8/IEf2/5ebm
pPwPi75Sh6Lb3B+wEkVNfsD2KZNGl6+gmnk2J7uiVbzhW3QbA7RoLXXIYZKmkFerXLIgTxVJ6qNn
IwCG+gONpqiphAFtwH9Iqvz9UwzTsf3roYmctm3np7e3JU3r/wsYvmaUFEqDLDCuEvs7/Zf2b0z8
uBK3oceHG2+jCfk+4Vxo2FeNS7i8wrKm0qc1a5r2RCdrUxLLkhBOLn2lmYOIiFdL1XOi4T2iYqdN
NhfAIcquscNp/3gTl3lkNGOmDKVdkvu0wd9NS+utafyFdpwOnaJilbR31MxIO5+z3vAgYtMPwFPs
n9lLTQUhw288ulma29knnpUmcboY3hC+tY/ZN4RUUTi6oJd+2nU7H4HbZa8v9O2zLMOpwISsbPMT
+JoCu+FgdXp+Weuko2tj3Jlw1o8R0VmkF4wuojd/ibMOrrrP/MbU1jQK6dbHeeE/E25gqmFjs5dk
uwhYd/Zgg/MQTNQWViQYP9OOZop+PmSgep6u3xzRl4Ed2nqw4OesudNOGMc268zsYPoLv6aQ1MLr
bugJpcEnl+u+0ou0LEUQN+knpB+d9y7WteHsR4+IrOJXjjhx2SWT1zXegcxraBfwgpml1tCdT0JA
K5pxd2hRH8cmNvJBAJKBaC/rs3t8waaWTdgp3O4QFwe2V57wiGZTe43tk5eeQBiw1S8T9AvAbByY
fc21Au9taIUUo7K8jhiIBr1ayZO/EijSzKGZBJ9kf60chz1xQkXxvDVD5LTs8uAnK4uSiMJ1q/8O
ZA4YSInjfevi7ozoJewKfvkDVV+Z3L88R6MV+YujPzd+QgmjEOD3NWSLlhD4usdkBYeuSaMfkbud
86b5++1ECtTiQqGRv75u/Rdu0lY1orfVNuZoy3clWeB/0VzIwIzMLy7OQGth2LFBsomtj3JDLWIP
R0Hw24jFwM+81RFzcRejrdGo4AYZhsX3B461mf1gULeIvQ3llE8bSgI8RTEIeKABzD1/4/cueDtx
r7Wi41d0nLXGBVUW/DqQwHBFJzthMBmpQxfajqT4fB7NOetpW8/MmKnMJQbK8pFNeaN9SBAAlO3i
g0eTZkwPLUKo0Mfbknt6lCCX6FO1CrHuGu1lEelmB1EClpOcTSbviv8mnmAZQ3hW23vaVxKuHON3
LiuxSS+la9D0m/NyKc5qdXj951jH5n6W2CPXHleWdcjjZDjITlchsSK+rSZXAxJYjYLHwHHDb8yI
CSgkdSx8eiMZMLzmiS1KHPZYSgYqGaboX6oLOIBk64H9kbdT9FzU+9yI4hxq+AJO/Uk6cQquKFeX
RwD5jM39VNCg3xtTWbbc/DHysLghuLQVc/qKmDRDY8Nrtko7Fc5CdCE+6sqcb+etXsmKUlPrtf6k
dfAUxKYmJXTHrEZ6BOn8pl1nc50LsMmIADWZwhhoz5/3o+I7Sk5bz+f3ZXpLsSsiF2hK+UHOdEij
03pTduvHQT0rgu9hSa0wJY0M4VjljPKLLoHoec7G76JtEz4qC0mrLxBYteG2Xud3m1udVdBQ/AzI
KlQJbR8S1bx9DbBCwFLZpuX+bNJlgIDsEYtRBreQ6kGcV7hhMvtOecxD6SRBg1ezD9D6Bm6x0Icc
N19aps0ZKtBtl0XJSksxhfioyEQOgX1lPq9DSxsLIztkznToCA4AIXf3Psyq4KEW7p6xS8wML4nN
rWVqfVEJI7hiVPGGkMxkGmqrwzSHO+Z0e6HsV0B4dNF69l8o7v0lPJxEr4EqzJxqiz25kggt3+nT
p34+RmYUj0UsoztN5gdxUH0/XAzEqKhOWU7/MDAD6qV/24jLTP9srmKvSaq/QwjSkHxqkDJp3fN+
YYUPV1vmtpZM4RMde44zoFPe4pMFrB7Ce7s8U7yUqgnQlVqoNzCnM4BSvKWk+iiDbm0CX4ryA3eT
PxJm0cfCL+kgjCi85An7xzl8bgIp2hDsT2StTRtYAkel9V6Yv4TSeoq8WN/nEEVtgbyiAj50Ewvz
RZSqTz3Y4Wq3TuBUdLYBmpqerkzECNtcQuKHRcA1D8gvvcbv56o5LN03Hok1VukPOdpLNL7MRDcF
CnFMTI8YRkvwaECAD21cWxsutnJOBCR3LZGhltvtwf+Li1wMIoc12EGqkDxNYx9viMgQvRaPaLGn
5LQ06b4w37FqOvgDxmwgS9Xi/uQqA0LZuNUdPYuk4TLAuJlVvDJimyqpEmEcT6e0PxBNazmafs4e
88DgxSmBLI8pIfQhxD9LZhRAvhD0giVUwrLLHhkWTh2MnW6lcfoD+cSvFcsYc02SXQ/kS75GT+u0
v2owi6n0aEnBT9yodtKi3spvFECFY2+Nqw9tPlOR6rYt53SQW73a8EQlM4KBOzhz/K9r74zQJhch
SKQCQ6lhuAd93QiyQYpPt7vCl1suVbpOyIqNhkAuc19a3fmIpThwwV9aU5zMPvWPMezsL+KY3e+x
YEMtcsYSg9QVHARhl8Jcj6d+ExTqNEq7f61gYXvIACjwlQeeeduext6/822Y+66BVP8IoqxdppG2
MEMlI8gDpQaK9rbS2YHSRDJfOalvo0FPG3SQ2MIb8gNcTd1zHIY100uJAzR0CsU1oUWkj5AFili/
FaHGb7A00/FVGrH1SDqiReB5PTAbY878AIk41oo6ncY11gfSBRKU5n02e2AQMxkPhMjkcn8oaSnC
wfQTGYZ/l2ZT7ZdtTb3pGazN8CW4yD4MdicZ9LnKzG9QM7RCDhyWyYiVxu6p4tKzJGvNNoVDSXJv
ZPQFIZa/YsgtKzVV08N3pYTyXbTrbPTsrBHIT0RrGsHV2IR7kLvZj1zH/x5VDPeDfgba2jJJuXKm
jJ+XP9w95MrvKCxsPqdq5QP/Gmopriq4eHCp0S+K7pjc5a4SHV50B5cGX6hx4dyufB7MJuY8kDo3
aAT5K8NvzstFFkl8+oFviSm+4pRH1SPyhe6K9tZZ8Eq6uvprkNHKInGABjqfCvqgQUrH8qBdvjuo
9W35Z2wSdBwDAUt8Z2pobfRXwTJqPOA61AjSzMSJnFXzqSNrvo/3xPmSRfYmPeUQKIMZUQiTt0IB
wL/8waJqZqSYol51nBU5trM2TXCG3ja6Loy88c4A0EZzti+NQAyea1jtf5ZspMDgMXWgNt1IRG6g
JPC4z59rahtx/7s89AQB9Geg3wE9VuS5Bnb6/bSJaOQihFcHoZHS0X+3eR5fL/QiotKYq1Ws/EF9
bXERHIcs7AQofg4oQbKaTuO56RcQKYZm8P6ZioRlA2E8zzVARpQFG6VgSQQ26GI8XzC1Ym+fvxGD
gEEGW4TaHxshSyqd3yE+BHkAtNQXOR83epVowwhjTb3wX/grVArjX0pNeKrLi/f8sEkuDQT5VaZ0
Pw+rJbthD5GDXZexmIn8KOuEE07tTe2piDFKSO6eb6ilczhFy7Zu4N8pBLdMA0aWyB+moL4FpOxy
BAHSIdcrtFF48CvhzCa4YP4ashCVPcb6X7TvoJLaZUDnj6w239dtQKjgU0Fe9BL7FDxKcp7AW0NI
lBEp4KC0lyt0YrlnJl4Gw8h5vVgKNJdSSTqidX+rrexW/hizXA6nRoVa8Lg8Hiq5jJfzlsFZPzPh
Y9a6GcDjyC/JOl+a5OftiaOjbkwLQ7O4HUla8byIXzyH3+otJH/aD75LA2jCHXF1VVjgtpIW1JFm
aSjHZ6xeVVy2mXe5r1XmFCOWs0NRTAkUxycbiuZpeu+9BlZme5XWKAdoDmNKlejOitpgJXth8k+o
Hxt/n+GMKNZBKbCnlE36JZlrHV6y1XJnJdvPnMC8NPa5j7L31vyWhE63JhZC4e0r/aOKIIuXJArA
CpJGT5voaN9ZAMXm2PlKdiA+JnUh4q2qI+mpWgoxhcDx4Kd51+7Q41PDCRKIKnPO/IZrN3e7k+cX
WE7cTT9DIaXOrbGopmCpdXgTaPziVDM/Z1lTKLAWee1oW4P0QQT/NijSC0Skg4TalJgSVA3fka0P
6etjIsNoeYkky61BQeuazudGnzcJLhx5F4qPW6fIK+mJos4H1EeXXFRCZ3APqOf5hYzh2YK4k9Ra
NVjgpSWZBB6D3VjUBEHl9SVF0QjOuVou41Bv2qsxfqiwpzGnqlp/UFfvI1W7Wnr70pwOosiMdkwk
h5UP6ZAnjjtPPEOau3JGpStbwLUa2VCNhomO+BgnJZbquuMsnVtucoXUS1L3jYnoapqftngEagOX
0xQNDZtTDcCJ6IxxttR6+fqvLsD6qu7hyZSe8m26xK0jJ5u3B7c5K0VD8o4tbrTJXC+WTeLT4KIy
vJJiqcRXMUstAlcUhqgTSnHP7gqXRPrD5ngiiQa1FKbZ0dU5TrtGf34LyZaEabVbJ6YuRH0m9ZFR
zzbj4Y+RO52NjyxqZYSqebk6mSm6WwF6NLMA446ETrUT54/RfQ5yoT/LhU3ckwyZNvB4U2Byh7/o
UPxdpFluiYgnDcjrJV8yCr4M6CoGB9iZ3v3cybJR2+N7cswHvBaVn/TjhSmecfJbHfYmWicEX31S
ikMOEUvHoVKsuHwLknJNIoUOe/F+DrJ3CbW8hLwGISatprNHg9p3UervGQFsuc9OGJ9UZRe7oGpD
2wVZ7MBN7W+7jVHY7625A7eSjSEH9gkNY/UfZ2vy8okUrOTuG68CcdokTds/j24NlyantNz6DRVS
45hfIFcOQ8oE2vRuq0DcFzeBl3Psqxv0YOasS+zaYvRS4BEpJrn+PjGitDh4ocUF6y146p01aPDk
DiQfxKYAYFjonti/MqjE7v1z/5QSsQ+pLo05Ld45UZz+r4vIbMhoHSonFGOjdnw6icE1I1ZzUYnJ
0M/5VUvVI9wX2KKrdKm+biIRM7FftuicA4eDTstGc+/7OmoOM3t6/yduqrkPzKhQKOjsEXRuY+lE
N8kxYqq2hs/QXJlt4EJmR/2wJCG1KGlFtymnuAfhy0cxmjnwCMexjv+I7q75t2HGx0MBzkQTPpfC
4e3+c3/WrM0bnf7DBSH2WtkymXhkaJBHyXf54VxSBU5R3fO13dtp3z8B3wgb3/xmWG4+XXUfxjuA
jJy5vjqeii1attBNAGB4vgDCR1cFciyLRvp2yy1s8vCzpcHJCx4L/uqka5I7WBbt+OXitUW/FlUM
I6jNmiPKCDr3EOqyxVuLjq3OeyJKqIVLfTFjMfdOJddGIgcAlGbGb3cfNUMR+i1ldmIFvTObxPsL
COc7KTml41xhl1qwFchGTfhTV8q+1O414sxxNucbwSYtiKZko7MQPY/oB1JTi5USez0XliP2roDL
RXItHrsP44e+um1OwaE0VWA//gnBR9bH+mAddxpXxElA8EPvhqVrK2/lZgKTxSPgeQ8tBhn6eGlC
ur+RWixYHqHMkGjJwREX++e7B+jpUsV1HriztKFkvdIAMO8MWfXjJJwnL9zDwGwxHS44MRlViTyk
B8TlxZY7WlM5XYwn9QaRWrHZ7bBSNOq/MgxCixhg5Ohb3iM1PYVi8E/kp+D/kOFZsRjo4zr8pfhT
l5J8M6hJAKqcrPgPoJAkIbvPW0Z+lGC70OLFkp855nLnRlMmsORt9A176MjBN9XtWPVz/Qu0WRFy
V38DxqaLfYnV5PUMYO0t05MFGdtm0vbkxSlwPu7Sn6RPcDer/+mV+X90YR5bjuCO1+lgYjFWJFz2
BHrFjVw1w+g3F6OO/5KVOq4P563EfayYfsmcHGz6+cX9MchGMKywjUxceHeez1NmhELcCXucOPBz
/sxkXKhH6IRYh5yP6kEcrd84gV+plmwaHkPX/C/gf3Nx0NieF94anXGaKsQN1i9hKRYZfm6rlgaY
v515aPCa0zscdZc7ULJcMz7wiH7kPXVjWYFPymGOgpvcBlfC9GTixsduqPI/XMcikpnXO9MUypTu
7qFH/9YoZQ4NESKk6YO/f4DljwGzfB32sxf+BFpb7/2c9VdUHT4CHcuCxgwieeW/GuMpSuClVwmd
kuD3xXGJRFZ0lFJ8Za8ZyfIY1Mnn/KIaUOUXS1KFt4Ex3W9wPZZOCb9FBZp9VXVWPpmGbudS8iZg
QSga/0m9au5FHPCZICbuETk9cIx2fIXtrz5FIYm0ImcvJc7elQcKozSWv8hMVgF1BWaPa/Q9Um2N
sdDYMrtaE67SOIBYYC0quaR9eYuc3mDt0Df5Gab4xXG5E7wnmsRON8hIESr2EidjGqy1rTEXxBVk
OQ9eYNCnHHNQ7g5PN0CgPEIDQ/MgW2SdlgQ081Re8Xl29lG55Zg+DvNcjD/t9i1TnS6G6S+nmPqo
2VYQepaSqZTW9uF1BieHVg8skM1/us/bAN9YXa+S8Tp9j2XciAVYdEOtMubrSCA1MHsdkdMkzY6j
sWnxqM6YPWBUERuTn1vGXNXA+NCwjUMiwyW4KJ2L5jhMduCemDE1NXsdtHA9RdOyLjBjRwMZ6PHp
W5H++S8nq30eUHDUcYQjoVO5XTKKLaizGwVURFl/GE/fQOirELcX1825WG5I3vqTirs67nDi3Idz
mAM+M33WYpE0AuqrL2w6IODPAV0TEfaDgCqBkzFJJc31DUW/YLZzg+pdAVVLSAnAEQiHkFupnHWO
tDmkAp2peSfcBbaEBt+Odndb5INZOH7/Iq3QqNA/hEZufdW4E5NoEs/WGDToA1lqhjhnYXldWjej
digZ98s4v4N4Ko4P3T9yr+GmCLljcOgGsSR5lx0vJJ/xAcn1QT8a0zEytW/YK7e6NDYCMrbP/+Bs
kf3yhgCNsUkvx5WO3JcDW5IsgkySyO/VToePMpNBZI+ZkAKJe081WnZQ1n8e6s2l1/2hDFTFsRJX
HPg1QyRClszvz+mJZZVtuFjj197hRx4hZONHMAq9oPke66UsVhgI9+tc2XnCGddPVnZcA6/LVTWR
vsaO2dm/dMWlPiJLaZ4J0c5UJZXP4YcsVV/53z5PaFPpV2ZgXDC3ZwZJubOOtFYlffStqpbwTzcV
jHrdJA5GutucuWttXcHnDvG+j71YxmtycNZE5s6JzeYacOtRyIUgpakWInCCmiMaxYhdIgYt/VZS
3Zkqlh2wgAbp9go05dMKDTurciUQIkt7VttIqVx74nJgGMGKuSAaDeo+Whr8vLk5IJ5/bVauXL6e
gDq7UmeFTtl+hhj2fSSDVbSMSABtWDRjxUWN3Bo5qtSSefVY7S+hPM7SSWpC+Wb/NxA+EfpmQfCb
Am1izCz36d1nlf3xUDH4GbdV92UadUdnFrBEKv0gNOW3FSOPerqG6PlZEj6ix890FWCYByt+Witm
WEvYVkDyUz5bCGN3Paby+n8XVHb4WA3gtLag0HXhQE6AOe4CfN9Qw6FMXt3HR42kzZ/tOrBClNsa
x6JWt2EwqANvVpthvYz83S0zrzYCx00K6XlCqHqHe+oxCFXxEDSIal4zhFZTo7fmTAc5ngk1WZE9
3mj4LXM6vIQyKFdXpRM9TjS6gv1FrD0gtUoNxrCPKj3jJYu4hS8RqEzPhkwFACDjNdMhqIEAEGDM
6f1rZKWAOt1gAW3MzzJHN1AONBX/P9zXbFSZiFMDX+z3vY/LaO3i9qnApd9y2CzDq+eDxhZZaP0c
bBfJ+ECnGZFAlpv2AVSMXAVTZci5NciplSOG+YSfGyF75NTpnoslkPJRhX0HZEg3CO0+g2dcJysu
MTmoV/yoIudfdlSYw8N04xqvejYduvZnxoeMGWl9T2EqPsLdzATnmKRJfE0/LD788pPHKgoZgWDK
6tHbXxXjM0eelBRQPKHwE6h06vWlL8Q+ptk20VL6a5jf5+2n9na0xBxpp+q0g4cxtRN3IcJFPpsT
WluoJaA8N2JnnUY6ksMhfmjQPNgnMDAZjJNIu/I8HCoqBnrTacDvoulGUkSRG+YUGg7Lz7B3tagB
M+l0Z2ft7ZoZVGGpS49vpcddeo9i2LelX0tTDCHQh4qgClH9xiiDhXGjqFr9x2oFSin2SgU7esnd
U21cmbV2/u3YIoQtx6eIefyY/1iUmW/1lYrSNWw6AyFQj7PqJeJlwo1v91K0uKxJM5STqMOmzG7b
6B+WP/wuCzM1BtyLFHxH8yvYfNBoXyM0JwC8MTmC67bh2u5vNQyriofqSUdv2g10c4KJQAVuhdJR
SDP1tpVinNKzD0dVlmPdPtHwAxJgH+Mp8g+SbUzOVSKG/s90VbK+mjd0HyyAs4pFyp+CUlRJiT5x
IRDI8h3KxyRjdqi+3CLEro5MqyQW6sR/P1l5vk6/eEuAxclDnOC7BAiFxs/TXvQieQRhjKvzIfXy
Mqa3tqTegx7mm4uN7lTiY6niYzAiVtgUR3+W5CRGag1qpvu1D4mcYMW85VYfOMD7RYX+m+aSoy9V
Fcym0md+YsEsip6Ze4Z92uAOaMZrJr2iWpDPzFR+sV5rMOVHaaEZEfVF0i0Z0ZaIbn7L2Oi0lNpO
G8DHQ8DOSeGjYT/z9vhn/hkcK/eD3V1ZsQZfRN3UmdOkMaq9ofA0vug9cG0t36vdxaJPwL1nXNZK
VmQk84XGTKlYocpxBjlAcY5GwYvZ0Ra4lknSCLnVSq3RKCXGtOHxGSr+vVEDgH/o75dh3WtsUy/Z
IJ56ycJVrmbG0OxIUmtxtMzelNsXY1wOVDm4C0nEV1oMXsVMpodhouuz85gkPs8anocl8ieOZssn
3cMfDh5PvgP3XWbdfdaiG8dhsPRzvtQuVnHzh5wSlEXduXJqY8HMt3MkJ2HBjM1DqEkxl9qI2HtA
X0jYI3hgTHWiCp/ijZdrF7mkSJ3ri/xgD51uNhxkxpBqqkDyVgGVYGOetg/yfSOQWUlO54vtAnBd
OP0NUWv2grS5lJ96FBenyxlG+71MbUdfCG8GDingM1tP6O4vq8HJV7cSKXkv52Wz/cRF58Q8MPoC
MDXB418zEvmiOMbGNThXemCFCCo3uMI6UGvOXpT5+eugQdDqVw0AAhaRpfnKGBHnBGm2WLnBz9Xg
6jzmytg1OPvD2sQCRURrFxUwrjvRxXkZnYTyiC2CtbR9W7XtRbeEjmIAu1MUf7/wvhx7jIQ1tS6e
b5GaTFymRjfmIW+2XcNoSYGABCrT++YGlVYCogfsLV966+Vn9pBV46yPHqoPJCN81O6zqV5PRU0j
Ev6y00+MoRfj1ckNaVRSNZLdr6jBPPDj0iGi5+yxSpomAlBJ/8UqIsUNF5E6+HjVtZzvGYnIWcrh
J4AVq7fF9JTPC3+2Fr2kN3FwL0whkovRNQsJYhzjfRCLOKNyqNtpEqzTuX6Grv6uQFCx8XsNIBli
BtiMAbixbvD0ev0+X19+cvfnh615g/G6neZfGole7gPDnrZtoaZiaYQbbmNkgvkCIPSsCmC49tbA
74KrypGaBI0wMDPNSe43HrOw/ka8nWA2A7pxRsLoCtW0d36P3+5an1Utb2X7W4bza5FtrR7FxvHr
c3nID2K5OmWbKYLwvNc3Din/dzYzUWeAlOx3rj2m1hIN4HI+qW9zvf8hBJqompJRCoC7hsL/0zIt
E7Cr/bsjSyg3sHLLtjwTQaxx6Y6MVdzYgRBhtrxdIbrLGinI2AD+auwhVvPAQpmetVUWqgq+b/5/
nGqlocCN9W+y3c5DIk1qNpbTHedCeix/EkhtT89vRvo0Du4qnvyVh5zppaeh7jcDx+UfVE18Ze7j
/hV/Si49ZHv7vsls1K2vjR4ZVInN3Tm/cQ/jPPGh24ruzxoUb3nDAmoudVHPafdVZgqw3jhHFX5K
9q9yv14Xl6HecOYP1IYQK4djpucqyinskYtY8h/xOGGEgUm2kKSBlPyEh4vAlP0OcSUUEFCHCxdK
FpQPQdtHsxGA/mQXC8BMNPFHLQSbrUxL9HuJhz3xpyIeBtOSKqXQ7fTAlzHq+i2ZHGUoWxfWbhtn
wJYAYZAAMvH7DSErn+UeZwaHhJpM/PYpFlXmMK/SNt7ElgPInEKeqGkoK5WzC/aQxkHvmKJT8eti
S4x5Wao7ruNCfGQLVHRimoeN9MIw+Hv9iI47tigydYIt3Q75e1yV8HNc6Vy3jbWqcsRkGY7CjkbV
Wha1ENFjc/GoRByFdLlwdbAZn1T0RE/vv766ef3T29BQvultNC9ZSVjd9SdoTPGMFJI/+pYB3GL5
xT6CTud5z/JOe0JmIBZPMBYN7MlJKL+ccT+N5SNbFOsXJ7WX22Oue4bK5oppG3DBjAZJjNN1fINW
wYtkKgBfORxeuwMMVMj5iPsFJlsJ/6t0wWTwhJddrgl12cLGc3dyg+HCPiHWTmaKkwuBFIJzyh7x
CJP9HoKbb5UCjrWooiE22D2hm8o4aB6OZAkB7ZGW7rV1H6JzNqyd0jBcxi+MkIZ++3G25QHlHc/Z
KaY3ff0S5pKNr9iGdDDTybjfbyO4YVdLMuPfUAoCQlEMyKYqirAaAUWoZPguI4WdrSgvDNQeeHbb
Vc4Fn14WGyvk4wAkcm0huSWr5FFocH4pOr92UX5QkEwikLflmCWW0kbbVRxFYsxY4ok1TlCiZJ3V
FImeQHkUM7ogc69pBfoegzcaTH/thWDethSGdw388l8mlQDpvabfq+ZmE44ilRz6ePlbOARqWL3+
1eFiFriwava7Vf9rJ+lM4SCSnhZ71Cv8MJqwZSAgAvy4OAYTfnBmblvv0i+v2ajzza4xycghivGU
HR4wypHrlp4phxojxnAK2+FJsFpr6NJtFFyCGMOIvu3PgwzrxHa3dXVplE5H0CS6BqHT7qYJlac1
YkDtSLfuWStDZIbKnGV3SZMKxqi1o5NMNfUwZOo6ErJHk0zF6PkRMafnbQEKz2iTx/d+s/6i1lWT
EEH73aRqasx8WYnlHNecviNNO4HZDp4pfk5qX+YFPlTKFU3F2MrIi5djWNiaX99b6CMlq8ULeTbE
V9tBI5WOJWycLYd+TfBvn+Z49Fp3Sr1QQSyrhokmG/rxO9DYeVxzbr1UELF74FYAgpSlSO1wvOtf
OhsLvyTSbUZjEdkxh50ng6iTME9WIHEprgRL1QqJKZU3roYCEd2yK/o2J19V/eaA7ZtejE7FqhFs
C4WIE8IC6tqyM+jHmypQ32/9K5uLBIIC9cxGigVsgxsoj/kcURiAMwi5t+ELNFoBJCgijrce+lwM
lCZlQz8QXFlGtmJ7Owp1DIruojjYW3t63xuIf/DwFkvX4i9UpBM+GaPhuNcqwj6xO9Lv/jZyR0Hw
OxD+Q6KeI662mhIyXC0iAt8EtJuokLANYNmfk3M27wSkOm+0bktokl/J46yZdvhX/0SkiEa0lwqU
9xrgXnY+e/Ib3HnXK0aRhXAhCHHTSF5IHqHmFbT0AK2MEZCXxkaU/LNsR1WtSmWjoUj0WyCxz06c
UlxL76NWRrjilr5NbOW9kfDyH758DBNvN44x7fpcBR0r3pW7Q0okcALIXDdBthyXycqI2ebdsBPC
iBGdyi4eW+ak7awc2MWzT6jJhf9741aRFmGUwHJxDBjSyKBgNhNC0T1zEk8LHpZzCpGFNi38mbG3
zaczVx0/WIHvAtj1jKhLJz1jckG9yzJ3xQzt62sdZBw9IMO6SKdgdP20FFHviPk/1HG8MwBplVPd
MIDQ1UKHo+flNWIJBFB5DbPomBBYwWFUJUDouqjU8DxZXYDkSi2KcjL+txCa9pcDGleXH9VoRe0x
Xx7w7HCBKO8w2dzHFadM3oh3okAB5WazNo1dVz6JnouVyB9vGzfosGTtuUrB0AS/RaBl8eThS06Q
ZgN8m97ot3jQgHxdkirfVAPqEK+R9eqTGJrSOb1d057NikZV6D7Jt6onxdK8oRDKfJfWYLRsSjoF
CAZN43APmXVqQWDOrBWobjYIkM2S2VoVGpGK1/rTJfI7dJMY+zZaKhiDlm5WeHzpIxOPJ0k+GSZd
lTddAugRVBrUddOdUzlpzhZL4tUxDio2uA3lRo4Zfv6rDKhQdZXM0T28nOlC1eruxRJFdiy02Ltr
YHhHQI9RWiijZSdV3aMs5gkdB50FAk1dbInks9yo2OJEQaNSiJzDrgA13SEcxUov+2s9SmVi1LCb
aIXXpf/uNhfphXVw7gL5uMgRZ6YwuahVb8ctownDrDed/l/04+qjW/BMXTWds79OWcXvco1KuXUs
jN0Ucg1DdhkCdM+O35HH6NE/ZJ14oJ9ke+0nsFadM3z+sqjuhF92MiLydLcL6FdeRvLjZia/MHmF
r5c722Sn1nWgI8oxbXmj/XsYXfLt0z3WiL4ADy4AMaYMNeLedlJv7X9RMJEU9RcuCGtWaZQVeQ2z
PgipbnGSPXISaRlkY5kudbykdDeCo0rW9N3UjkH4VbfkZF7uo/fVGDpXe6w72KdhgyYQ7qVLed9O
4O0OFSF4LsG+OjPzDD2rvQ7m9VcT8lxM/7YsXhNZrL6cHGw78Za6UONigTuU505y0wci3g9HNQF8
FFXY4CU7cQabm5IDVU+RuezGhCG+OYLqc5Zn7vCc239uqbPltRSIxnahOLUOeSjMbiLPsRmehpr+
yBOkulU4wzdyefg93OqjsHcHisWV/LwHLjWEfaKplMVGtYKOe9zKHk3UIx2sV5MvU+E5nUpFncOn
FeXbJj/5BxYFdwJiC6lX7rIndaneTOPV8Vah3b/MIgwvZrwR4uzct800cJyNhzin2mmm7KIcJWn/
PA0w090+/4JPOjWL7ah90x6b1vieU6wNc3as2+q/YdRAcu1WdzWwBBhMIbDTZRtWiIk0A0Cuo/Mg
vkmO4R9DsS/5cPTdFGvlD2Q4784dxLdVj+/YwMzjSDBIuq/ABDhhrzDxgl4alBXKj2rtsYDgXQOr
W99yy+q8dnZt4q5w3OqSHcvvSxSSENbKRljPLt5ZjYXotrYwXWW4rsqr/PB6Qb7ttifx22P8ylNt
QRMUyopIHuDzHC1PIrFPbzZy779VIxdBJgLtMg11TUW+laGEHYPBP7vErflQWlk9Gn2FciTfYtwM
JmK9OWK5eFIswth5VL3jUh7otMC3iq4DDYO0F2UK0WV2qU11OC2thYw8baHVSN7ZlrkabEquW4/7
l7feZmuCstkcUaFC4TJjx+1vePi3B0/rEBrdZkOUAUoo4UHi0UIfcHTi62hoC4pQr2z1fdDBqFLZ
VnzlQyc9GnzxyNivKroFXrNQBQlJ9oNzz+v0btgXUxjzbX9TGBRQLYhRNQ6ygcgXgIZfO/vrD7+t
npKmzX9axvctHTl4AGGza/SZwJb8/wfa0iMo1j20U6Wn9mkOxVqKciO0aalhxic+h2jFDd1roEaR
hxstpvIBLFTS6Uj4QaHWqt/RpVVXMzb2NeZUus6fC6u07PRFRkB682wFN4dLtHKCR58cg7tvfFD5
/BGoo5Nl084rzhbySNhg3sNqDHgcVnIJCvrJfMOMNbWy+dmHl+uEgY6iKu15uBEwxtXczkUjyKaR
yezwNMm3GRXd0MuuOjIgCK54hGs9YEfZGJB1STes51lNneM8nDOR5fWmgnZy0Z53wQ0s1rpw3xfB
IPbGXrxTzr171vTfkMtstRvh87IfaTx+VtNsVUMwTVh7yLUlSl56YY/hVqoNEKKlozI4jyAICa12
I8f/ZY7idjVwJz1SaVNYnQV0CD11Bg+Rps2myOsV0UFflEwU7Kv4eAD0VY6wbI3wYXc2a3LcGJl/
FxmiPyK8HlvXWypm65yA8BkRedXt+IGNuVvK8qrRsW2A0mmR9ydAzkuEyZ1X8ERWBUVD70Dzyzrb
OxdVJ0fW/jU8nfFpQMaGfsSHOJceOKCoqVJSCtp9oHLcf12G46JEN+SPkKCtkUsmVSaH3KH/DnzA
pa5ww+AiuqajPsyt5jKTNPsxlRYU/Jr+G98He3K6ZSuGLs0VbcSngV0pL5oI71HlgTLllWUEEWTe
v3BWYPNeKpOn74qiYRCicZl5W3xMs7BddAV9i6kgUTV1JPSMLXpYT3EvFDjVzYnzQb8JOP2w1qYt
9hP16TbFwMYJkpycffP8L6Q0y65XWNF/oiozaJdbgfsdCHqQuJqhRF0IHqQ2h2bZendxPkayRHRP
3c6pteqTtawmfsswFtXLzrH0f4uzRZoUHxAHGf1hClEM5Sx58F8MHl1TwurnhF+vN4Lyr1Rl7HcX
TkANzTLpPIwz+yYUJ6aW6Ge83T2yUPNAO7DvEgV8s6Bt8MDpV7RirjZlVQR0CbQUemKub+oROu8R
Q0E38CLgi/vKK3ePuJb4gvr5NMIOD+exnUfFC6UU+bCS08SXeoWRNuRhTupkfdRzwlns2bRqn4J7
hpZBIUfyJJmned//Sq0XSq0akC8xpEYct0esxgmD4MH8cm2POjGO60hKIZPQgmS0sPA84D2A5mHz
5wb0kq1EhbB8HDtPFBVwjZc6/tfhRXmu6n2u1M3TgA5j3J2kXYdBvT777CXfVDC8C6vogQYMDgdg
hlgc66FnDnMOWUy96a4Mo2V+Y0VTbZFyiAup+AqcuFIFYV94ivcSAeceYXsJ2zcH34JS67x3By2o
b+LGKQo+/70+3/5Sfmt+GWnBbOmBzxfmumQqGMQRrGrnOqnB61xk45i7qAUxfF6wpZKqfAiWVMjh
kQbuvbIndbxV1ESVqwzqh8U/JcczxEqLZkaKHmPIN7teJCzPw5tGQepubnzTLtkWVDZfRuUhih1g
n3ZzOo/6bszN8X/X2Ss3UiofdvCLkYY0qLBTjSKYtGGiAyMifjcfG0ryBf4wIm/R7rsvy3FZkHGi
FSts1PsyPZpIL2aUHIjmtXGFE9iXaSubKx05iwGAXXn3w2pOxCJqO73C6dTIyrCEoQm64ieuD/Eu
sRgmvnuyzjP9JA68DvbrBqqAv7XFFmLNtZKzALa6dmtZK5xSAkZSafF76M+UKPyzviOqLu9+o0/e
ByHCYfxkuBFyOKmaAgncTythzrwws8CuH73eTlS4lZiIrzNAEJTNiW14eek0MaZjrEcpN8jclY93
mv9g8dtC9o1g/BqLd4aX2OgbfdnyF2+vrQV24aVWa9KwibhYMZm7XkMuiLNVdaDhE8ojGBWjAKNW
pS56m0LIePCcrMVfJnlC1eJraDpUe83lbvkwSJFzLVKkUr26HwQgGe5AmCIdsDXmE9AV9TWR11n2
GT6LMsAaZNi6C1G4RsYlYioSZksBS0yJR4lM7rAKB1jaP4lj3d352jh0TwiJtxiT31LW8o5vgahE
KYKmGx5zn46QncE2QAuSCK5Zu4gRajrkRqve3rJgY2vzP0c20iR9En2LzwyGhq0ItNCzq0GdDsYu
8P83a6PxPUcqmpAZp4r2kiV8TCJuPzLLQmZzo/i1f8KwpC38TmMc7YBg5LCukZy3Yffrec57Q23u
Ayb1fPSzUpVmVuPudaHdLgz/kBiJkBhbeh7gWJKqQjLmZj1q088ZKN1s1J//iKb+0rYPZOTDRbXB
n7mMqSCOZ2pO77B/kBSxUulbcJPC+NrFdFAl/wAW5ozhR/ZgldsxNbnogC7qb1WLO7uE8yH3HN90
O5tG1VtLcOu6vl0wKxN7ESKca0H99XUZRGNmvn3ZbHeqoYiFhO6z5EWOGMDELr85M0S0qi6ttfp0
6jM025UgUvI6ZA2lWbu8u9zJ5rhaDrFHKlr2U+GgE/DdaaZvzNcm6Rzb4jOM+X9wCOt+f6vksfWq
RcGX738NsADsacTOJlIIrd9im8YpnaLiRN+3xQbG7g0t+m4RoF0D7eTl9Z/4p3Jmc3a+TWuPb8//
wuU5+eln7vvtWzn+IUebGLtJf8uJP3VqEXtKy88gt9pVu8Fzexd1VRkeLEauML+mbofeJkKwZq7E
Uz/GlidQiI17zIQZagcXnmvdmDZS8UGicb5BGAqxafI6O5+RB947clc9unbQ+BQ29MyQ2yToflak
odM2GR4/HdBBUkdMtu4noaIn0okwXjPPPpaZIi4Xsmr94Oqj1Dah3jdfLVKSsekrceu0spVIKFSn
hmJxMSjS5AnwO/ao5yVN5r7Va50RkJUoQSoogoRpLZUgw5XTroatj5DZ/wJ96euNn69b2aJo9nyc
BqwkG6PzsqPgjI3zlmukHoLtNVAff1ZuM9dTfBO5U4zh5bf3VgM7KpCvxKnX4aBa4pBk25CVgWsY
EOjcc1x3YktPKkERxPZmq65UHkGpoxfOE4VEWs0qUPdS4/d/xBgdC6151y5uCOIewZvdYrFwxoRZ
KBcHFNCEfl4kmZlxGqPcu4RMjLKr3GQd28UswagHoddpa8S62r+IpohwkYPECxqH31Yd/wnA+wdY
AnnOj4DKauxtLSvKeGAO8ly/gEBySn1XxrZi9Ewd/U+dp1rjIP1qL0x6ihlzqNdndOznif9uvYlk
LWk6CruhFW7VzM7z7+vk+q8uEC3C6zx3nvJ8RL0NVCq+5o4OZ7ZcZ7EC2hpjxM9TN7X/U7aYrKCL
QZSWdmkFfxAzlVF+2oi1saHJ0AACL7MYWE/Tl27c3Mp1gs9UUGHOKtuPsygOe64MDnxRSWXtwKpu
Q0RnSA+ogHjIEMonT+aM2hqAkj0IEDiPddiCcovJUKp/4Oy8HuB7KEFKZtHISqUorNLH/wYN0Qw4
R1tze2/DG+rZ8ds3srQZxsuY17frtUDLACVn7gkuyZLC8uBhMSckNYBJgBMVvattVVqjqFgqnaXV
3tCtXD5dQO4J8mifZtKs0XJcWzsEmh1FBvZse7h8+WIg+/iTKIvr9omrC2saJct46xjqS6Nvqdli
1M+OZU5AheEaGc8jrnGlWAWCdfP17t78u8PVXDA5RgpSDDm7eOO6qAwj5fNUfo0uPqcD99uomsNv
c8LsbIC1lpsllGgbWLbmj+PkoUeRyyikE1PZJ3yXAgb7qVQzlenhppo1bm2TeWJZCtOQNlDHFPJ4
GFTqeoDw2VcOpdpGjN0lreHnhuyHaONA/T2ll834fn4jvbDEtvGdwTJZDVXt9T0QsF8z+OsQaxeY
TdpaRqTVXw+OfivawlxDBvNbbHRzmGCqQM5Mxi6r7PqYpMamN8jhnVPXvnhjMSj/z+IH8kNdt/e1
8xlvFHDh/0OAk/FsAe103FtcUsIk0TPA23HfXg6cucqJoRxixS30kQbzJT7BglnjflkyUMdsdQLz
ItLYX9Ed4LJhMRKsjIrNG5ZO7P9fwhkrUGjjbyVXPLEys9AE8OkN6VlBKat1SAUlfZfMZxEnLs8a
k7y4Cz3nkbBsamxb+bBME04Dxv3dk7QjdS265appWBEXSP+m3TAgCczrMCubtT7zFs6+v2juoAsd
xeSE0LswSrGlsrMzS+V/T9uGrlrPui3no9d7uc40PGXk6ph5A6f9hr8PWNOAeNsbodDQ2wtKNI68
DsOAXnJqKGOrShtoePLf4kr7rBqDsvnVdOL2V7mPdFop2PTS0V951YZNbSulqyLGRKguSVDfUf+1
B9rrFRRvBr0gDLS3PN/vWD8rxWh2scd07Ea1xGtQjiMxOxZr0aURrmocABsmTXQEnoJo1eEl5HVZ
nPSmOPVoF1HPoP5x588PAcCmWz+PqDI318UcYdxcy/xpCj4Vl1tGV8YFDozK77IlUkXguI48IJhp
l0w2XZuwQOPuAfTtHkbAZhELRlSjOMQjobzGnaVQIgwzQO+pvtBblJJhGnGSuTIK7EXrMx7lmIsS
c+viGYWAyAbz07iWYzJA//o1asE9KjzukM/00A0oVOsOdYFnFcRr1ekaruCAsKOm5ueaU1cMVFx/
7JzeNzmiI4VKcHHnlNTu/f4mYdYB1rZhH69jk1mBAWC6XUAeTEJgkXsv5oxCeZ5eZw5cX39ZX+sU
6Jcuyprvj4WE/UDUk+4RC5/BClAnEJHYi8KYCemPacpkf8GcBpthyF47cPwjBLnQwHZ1WYhlpRDa
YZ+pJo1l0wOMvbiJlmLyJBlpgGutQR0gyn/UFVewjkbXqgYCkoIH5Rcxr3tERuEYOpRpRRJdRS/K
ysAnkP/29tlsVrQumk0m7CN6bHWVhyG4HMnmXMV+A71JL/WViKqxHL7wCJp2Qz5w3ezaA6/i7pix
eJaWGCqzEHTXh2Y3Nq1+L7VvDX4UBeDG2j+mukG/q6GtIJ/g3yn5vGUVSV6/2+qsW8mbItCJz4ek
ri0a8wlTv0N5Eg6288FpY4dRmBVbV9BmtuvLj1fpsMlg1o0iyvTmhw7m5rig5IHoVE7mCi39Gn5l
uHpYCMSY4xAR8BEiEWIxVAkpa2B7aLCaZyL0cnMk77BM3VReW9hBBopK1JlfSnAb2vrcapF5mNIy
k/efAbx86yuo75MHpHtSXKD7K4eVeFsrhB9zk8srgX6zeblXtmDJSRJB2QTKmHxsdG54vSEwozw1
NhowcuqWVIG1PXQ84cG7dBYPOuaiXjhunY47aGUU+ie/zE+jVSWUBVQyw65YtLByIHEBn4xDg37X
cmV2GfW5Ph0u0HX3f2yBXni9rniZiOOZZBZt4YS7uMMpfc+AtxieH4SoouzfUFLNHyhZ5x9qPiwz
np2a4XTgPB+y5xUBnF5EKgVI8Z1EWSlT0KVZEbSRX4ZgOntTmlSx3xOmIt6MHcoDpJIcpkPFWJi6
RQ3Nk/mOw75rYNRMO5ak+CEgy4KGGc/zqc9pT40NLPCK1uX3QDv+zHtt5yixJGR9eWV0dc8QTDt9
pD+Fc0oRcsZLbvT6x4go+OK3KDj43J1u0V/TuuGCxBbueROu0APxxNMF2sSh7MvlJA67WvI63VWY
kfHDpH0TIrH1lgmOFcB6JlMD/EvfP4WrUZU78g/qmWVGgnLvrZfByrB4ZvtOmAOq0jfbYbiQ4Q5t
7eKi6P0IkWsPgPixkGgPDDHYXJbJ1aVqV+jHZb/h7BSSPUPYsOPZCbLxovpWoiGFP4Wn2R4jyAeB
dzwG2JkEtgxEu4cF6mriXXBlnovktBNY6r1gxJfPZ7kTP38iLD0kHOWCjhVFOBUCO5QYIRnQPfCM
bG7ecisOcmaWtLrQunx/Rn2QxVn41sX05d26xI8rhoOigcHJYoZzC5kJO39Sm9D8tmNczhCJzP5Q
KiGht2xGXT9yw5EkXxt4ebnUV5N9DupeyYFyaHDFdIgisc+3JzIsgpP+kMVta7cpY/37XjCLWTrN
1fdlxzh9+Q1iJSOTY5yeffCYHk2JZMNat7BOC5BuV2nrCML8dXoV4zqW0Ka13ssUTRcQzldZrpLU
Dxjk4ZGL7p5hgQmejXoO+H+Ajl0tdyvC6aQSGCX29yAWNGvyO7gRz7FRX0i7IHxTJO0825Nsp+xK
aYso/CZv3hcH2cYHswdpWgCcq+35khX/kDg7OzWqSAq2nXGdotYYQ2JcfHRWgH04NlbMIaAzIL2N
vwJhwlgWo1iB307uJRYdHBNOU3pAb7xFL0gj14Pk6LLQRcOG0hzYk3meLzecf2rMYmOaKOo3TkWZ
9K8zlC5CmsZm7ssFS8kHrIbKfMVKVYaTUNPAFXeX5/j4LIi6jCuJTY7HrAydP1rp2q+wS8qTX3ei
5lVYpgKlrgo4cIR76m/2NG5kuF9BL672oINfpVcZ8/D83Ia2IUII+RAFnnTUShKtjo7N0diiMO1h
Tcx4WX7Uc20Rl9LHr36PSwfM9CsGbXHXNaCHJ6GUJZpaTzHsEeNmXN959s11WHNO0cekxBXAmmjx
loC5sppMkSJlnrqE+iZan4bNQczPm/K2quPUULVfjS6ylKgN4X0uh1EtlYFgf32YwgKWiydcucRy
+z0oNVAZiiMsDK0FSjIhK8ZFKLOpuVM+jEqZQFGwmUKU66AoxSBozW1xHx6vEc5xRGi2hAAO0Auo
p5pJ0XYoSPtIvtUKmUt6Ls2SvsTCHIxWAd5ShFKzcOqaLPZtkvtE4Dbj2M41+eV48a+jC+21/Z1x
z4wtL7Kavc1SPc5rzKIjlNPRd1FrIz9KZa9XwXmOiuKpSpPptHW6HMwbcLG2QCcB1JZN6C+Mh4XY
OkzNYmzHTbV9QMNjzAmZEOBGurCIKXdCJzjt6aOqQi4xri90ryBQDGLWIj5gb3HIzHufO5vJekF1
/kCMVykLfOODG6V3UWGYirHB87AbouAIRtxN+Kb9KW1l10Wi4/n3sKidfRIR5/ByWvg0xH2GooDY
+3o/yrglvhofDaVncvzWSXL9Vj57hpdUjwciNbE48KKI/kzgZ3G8rNdUk4LQCA80ldVZGpihcMAL
6oZPmr75ecZaAyFKJVIHiYRER4DfvwHHGxjzAjWCuLcOr+Juqer5H1Fza9MV9OiOF8Way/5dUsuK
z4AI/UzcUNlT8rx84KwW+AajZAT9pC0MieQt8MYgmzdt/KrQMWB5ZhXzNyibVWdHLswUU9ESMlFs
enJk3ALMBQkor9HixNniS4DRebS5GdjbawsC9rWiU1bytnuB+C6uLGnnuNOyz6h/lSg0zzVBCplZ
ATy25x44S1EYTf21EBtF37o+3vfTMrRLRMUA8Y7+TBe7me1CZxuE5DVOXh8xa8V+3/t/74+K1Eno
KyUet1cz+7qCLVBw7JvPRro2Q+sdT2bAlmIG7KV32nzh6a/WgNiSh4MLbvsmVrYop5CdjTBY+juO
fs226RPSADePzt9WXstf0iCRvpPGWVXzPIjAWcQ8Y+MFz62nUGvdWVyjPLVkooBc6IGaRuPM5lVS
8kZLHGZR2B38JyRh7Opk7GMjvWR5yioHZdwJFr6ecDnObqywW9PBnkt4O2hE8ahXX1TAtUsoHCNY
lWM5tc+/pLuTsCHRHNXNMKxp3w6mnqeMZsRa7PoFug3Nes0bDDM2fGeAEGKe1XbGzYhPZR4XAW7B
D7WdTz6LKod9uitQF6i8eEYEcEuJ/JL1JbMmhTI1Kv/WJ4574tHYkgq8t7xOy7lCh6OmGNiYNRZv
dTmNfAjFVHovbYGb44Naiap/sJoU1md27/U9KMmYRfV1NF0RM+aHPvErivu6PmQWoM2yHQVJ7oYi
ka0K+rLN28ysFL2rcwCAnYSsAPVRmrJTANb3KxlTDQ8zH0mmjdvuDjLNU3yB4KMfvA4ejcfuT2Ba
7LV1Rs92mkx6EYmcw6DvaR6ELp5WcQev/OkJAh1unQCwCsUcSTSCcHBBY1l8J6G1Y48DnVfYwkCe
N773i7QYDNaqOoSLfIDAEriaI2Q5OJqc3z8g1oK2FeQwExSl5GlaXYtJiRweqUH9rDI0St0ptQkN
kOjpgaW+NsOo0/XGLFmggrxfnoCxvg+142MGyQ6atRyuLfprN0W52vN7WjQrdDe7TIrvsbXHXj8L
ljDtpJfFpYV67BGODfiyi1jxnI3hSXVH3Uo5dnrVZQivGL2irvYcfnIcooHTsrnrHwBWJeTrrs5L
e41Lv1IWjgp1m96WnsNdnPgAUxyUnj+IDPJary417PaOO3g7/wmkGix9LHUxomNbcXSf1MSBp4An
qk/9nTCZ6E2hJahMM8JT9/vMOZehUjSGbEIGrdWVAAB4DO6tIQ5xeTmBupG9Ohz2G6qgklTIwMQe
Th4GYlg7szaH1b0UGjqSf/RS929vjL4nzaFM3T1J8wOexCzCMhyYvWP84aPmq0VEyF/iL6C2CNTk
ebBa+GeWv8uTImGSIyf9bBo4nEh94CeyOACgIPcbT9xaQD9zat2aJOvSMkNWiOSZLfMvNHbIUunx
jEDVtTVm5zxdReP4NtSD5TcdtWhduXsC7HxS1WJHp10FGtpW+qKZio4NyvyE+T3N9cOtoECSOq5J
/PngW+KJakUoGF9w1dhdrflaXwq/zfrbNV4QyMGPtWdz96PVeihfvIkArWUc4dEDH9Yn7JIlg7Ii
+U+CSK+Dde4LkTADM6CIEItbbADI6Ci9iB8q7ycMelxiSFMzwWdbAwU1tgkjJGkEHEEAeQ62impP
H+P7ZPIMeTtKN9PtGveRXd4hzy/cMS2XR/QBrqsbdxK4Pq0bfJc9oQAPLPzWAWbz3MfcQGc9d/CH
fgc+8VZm9bCdEnj+MgYWdx3tCB4+fkhvWHt6dtASAtDKS4TZmBWAvYnNz2clZGCf3FNl/Vja8Z7q
5Gf7liBCxb9ZUDQ6SyTGMVo7FoAVngzpk+sfjJ6+qsyhBlgHacoRq+B8ScrjMP7rGjuEsUIkBEeP
MR7P6uYnMen6ww9Ghag4E5iqCMhSHbaTEK0VSziRx8tiW2wHzy4qBXGz1K9+RzrvPk1La9IAFlO8
8IgegvoCZfZ5FhWxmWupmCMBnDK9HbaAV7q1xhiJ+iicEBNB3paHm8f4pl5pvRf6QVeL2Y6rZEP0
vm0gQEe4pq7S574RpSfan3jrPYq427I1wlY0a4F9a/xxlpnvypK+T8x/7TminXJDj+52mrIbaQu7
JGNeFkLW3RlGBA1iPsDvdCfQCSnQUGNhEt2/yGUGKnzTV4mg5mI3g0w7fbTuffCVyGi66/Cgr/lj
C/7Ff4cwPk6kBss81G91HM8kOwUZ/PeDIFtB3wvhTBrIealYkZwvi5X5AoA9rnuZnQDamOOwqts1
uJAdnYxS0+A8/UtZ9wVSkvWEnn8bVCqsGio1ipUn2q3IO7zXTZIv98fhQwjfMsWG2ksG3iFnhDRU
BGKEaDrrAbP7i7uCN5z53Zs8gcgDxYIJzjJtqqYsP2yLgQxvZai/Ksk9R71g/LdqepH+MI36cj8W
pRZc56LKILg9mC+33VR/Vu2Rpjgzh5nWF5+3iXRNGm17chgtTpjc0Gq9XDb0w6vbmQCE5344zdhm
hKVwdL17FHq3tM9pEaSwkOwSQ7Mh/gG9sKIjJrFVlRdbSHYMuiT7Xng8PuLu35Qt71/QN0jyYbkZ
tSmNAJlSKmPHBbx2Drzbwj98A50OS0eUKe+Ix9exxo0C7QDUJm+Je/iefsG0MrPiWIf5HDCEekDA
Gjmh1uq/NZNki22MfIOKxzWhEVJL50E+W63ED9Y4E7ZvRi0abwU0iLEnljjwyhqYr6uZsYBYYkLZ
2sWIoaXSb/KJHKMBUW/+jFkR3xR+roTIyUOWhXXag3GEdi9/P3EmucS4UQ5xq9ZlRw6eCU4jM670
qePBLBnyYPyROQomT6IGjLQ3Hu3ouSFVMmrwHS0up5+gipts/beFEfu+SVYxSQ7oVvPqUmig//et
1wEEiMPom6mckm84NFkiSG3gljz6Z59vpkEgJzzaO6WLzZOwm04l6+yDFIwj9rDEAF4YzCnCYMh0
RH5soqvZzKr3V3t3XmNF6E7gfDQ3Rp0uxiS82X/2Vus9nR1h9Cmaa/58Dx1wvk/VwW0P9XcgS664
yVy60bDZZTIczxekP3G5nIg1TL8zfC9a4CHrWHfgNqD8pYGYxpJy6AaJgv2chn9SJcgw1jZ1XWVd
SdmaCXdW7O4FGxQ0/viJI4vu6+5QEbAECVCjgVa7SresAlbIdNY7YgEGThGD6Q85oO0nrSZ04Zw1
Yo1zUFNqX6Sms6ZCWVEBzG83Ns7/gcfteeywMfJqO+uri8PlBar3RuD7csjsS2vgYopRdGTTmtEH
s5yH5EKmWFLE4cuCp6sIhz/x1vidZVIDbOzeitlNhPeXc+jcxluMxamZQ2bSk45Qu6C5xSzB+ULq
7E9N19uuBxsELqIb4+xsNayINyOCh7unEslBc39D5nioxWamnpUaUh9No47Fmh+BvYAh9jRCswrn
4HvBqwq3Jw+sIsvW09Nzm1u2bruTQz5NWGGUgAgL9piCtH62fiTuEYRZdNbyHxyL+HrrSbL5VKMX
BNih+bA6jTLhSsMEM70N3Hz7TkWQ8hXMje1liIpjvAoBU4e9r8EiAebNmczjvkz7g+u/ANR/PqQx
96JVfbWX+/Yqe3plA6HYn3yD+o+69XDk39XEw3g2d88pjAEWQl3Knu2Q9z2mi8ES8PB0gfX6vvOT
3NP+9tmjuTAeNCuqG0tu2FPmCcHqz+CdPaxOd7ow795vZRaX2th4TS3BKULf9crIRZFd++4uISuS
8FZufjTTVa4IxulLUP+deHVwVGONJfSHvYUR0TOah55rONIxlUurlcLW6yWxWj+c4ci0t8iZ6xpo
Mqb4JGsF8BuzCNK1sWYfkHQADM3KCn4Kd6THdkfXIca1hW+8e1YL0yv0ENSqKJ05uy9fW/UQBePM
MWvGcNks4qaxxYhfw5IsA91X5AKs9VJkIC3LdlU0hGLbz40lckN7N6PW2ae186VRM7p1He2YOYgD
miRnCOJJpTQ5w/2Cz2bDlXcl7tl5HCEfWCiYdbowZHMCnZOdqM9yGihlvyFDDFkU3xMiho7Xhwin
72jXE2X9A/k/z0e9pH6wygpaDMYxArVnAET7ZwL2cGGMlO/q2mR9FvLN8fjMCJlW1OuyBlFVlML7
OFbyS2/v3WjZCpQtXCjyuxU0VtQLZpDkWfK8cQDJXkUVTRuitNtsRhId2u3RTdF1sjHB6Fi3wY8m
9YAm38jdLbWod8ti/d+tkI4QSCcCavW6R+AJrboJMlSJVsVLfDsZo38eTWGPdwaq2tOH3aZIOtxz
s68MFCQ/5wChqJRwCz/6TmwKjW+Aq8heNIlK0TvgxwnMXuAuAn8xRz2cfBK4KJWwnlP/BuJywHFl
n9YdZSaLQqGzUysFEiekMGEJKqCwUn4aH7iB+P6BhlhPn6mnXC62YEsucBM26iFxXxLyzXe0BsGp
apWW79UxvCAQRqi8rN5ecbtDLc0bJOa02d+qtDuSoGSujXBz0UkgEhBdrvu2j5kwdM/p7sWcoGh2
2txjGeDiLEsZRrWrJxFyl4Bnh2U/gbDFCpjWvl0ZrnsrpN8WpGWwYZ6raR+QKDrb7+vihMFC5j+P
+jBqhuTlh/XdXRnQcmQdxkmSmEjtMFXLtIaqQABnr2s8aMwHlBFM3xZn6801W7dD1TH683GuDuPk
WKHUSBJLeZ8/d2fheBOwD89nz+LTI2qrOYDLAw2TUcXoUiJ79gkVt9Vyr76mYbn0gpAhHDF/KW7f
5FcS1TBhT3U69bNgd0EqxvCUidogBysvArlGiBKcoA+Qm6fKHPfu1VT2Iahy4BM/tSYjiuje7D3B
XUc3cIWIJff0ORqnFqlDlgONc4yqvSkFMeXTRzjK2rBkxU9fmRWxFmn1XHHa59BJ+AJtftL8mYjH
+R4ccJBKdjSTCJZ3MvxiGfk4h18cLkPkslUwHMkhmMV6ab0yBScM+Es/FCkYMYM3BVQ9S7AnvyTb
rUisg8PlTH464jlrQVDvGEgu82uQs6m6HIQY6TJtoCHyVjk+NeK/21zbV2WhxKVAiZtnHU6ZGD2V
v21bMtLPfB3ZuXgMPSaHWbLYzKQc2V1RVvGPLaygrV5tno1ul1w02ljqdupMvhA1fK/qmo4gIedY
sSRgu8GyvBX+/tciNlOyvZS1sYZaU/V2tgrhJyBVX+A1haqYJ2b5+HdixMq43OsNggvXR2hHYXYx
nUko/ahZz5tqVozfFvlIqFlalOzHttT1FbNaMa8rW8l8itsrFmznqyCq5wXNhQHikB6bc6nNAg7c
OovUlcwjBast/XPSp/2IaTBn2fmSd19H5LgidlS8D7Qew15CR+nRcJmphgo5OqZun4emfIpEttdL
ylVibggtDg4Ff1rGUY7z6pXoOKg+oasxqq8qCKiJqkXcEruh7napDJSufKHvWraTk7YVQItsd5K/
FtseHrJzuKAQN6nPVnmvbIP5QgM6SDQ4Up1wWvBoIlj3Iyemm/DwvAh0AGBhrYoQHDJnRdtiG+wC
vExWun9V5JvwYIqiJCh2yM4iY65h/h+6lgxcoEM4cSQ02sa7pys/DglthYbgw4q4C3oJ6p94xfXL
LsxFupHhFRK6IqbDEbiQjRz55NfG6mK93DhR6juql6557+VBp3X62pQklQXI4FTkW4OQRdZLSk/+
OWVD9nbUa9IEljb+wS/zZUPRGjWEkICDGaMdWi44mo4se05ZHbvWAVF+VxWDwsH+F9+jVS1Eqjhd
kvH831uODz96Cu01iPbuJqBn5/AOPk9UgvhUtUHDiIlGUSqdkP8diEH6KbRKrTUb53nXVqSk/ew8
UMccGcyPCeJsjBDga9fbayq4YRYmSUr934yFCdkTkeLTmRhi5+p67VWkP54G1RvnO2C4S6z0vqJ7
ApKLWyp8bVHugiwV+wIuaHj2ykXEDrO1xHmPL31a2c4I9lUkp78xRioAy0AfMjPHaWN/EZER30Ub
HGdxdhoE/q3fIcdObYKSUzzgC7p0WrVxC5mNCDS1Synl5aZoH/HjzdWTXtLbhL7N28XHmexKlBMh
9KwyztVTcUe+4yJTDlFu7OaGEJCBJCVunObD/j9NO+g5Ur+zqhZyUR6w4UokLaqUN0CrYh8vWWiW
rZ6dwtLat7Z8mCNGL5tXjU7j7YYkjOv12bJ5n5Pj+KGQvnWnnn2+pD2xClEEExsTQv/vsZIdZr1I
TIyrGK04HL1V0q/Q1whTKU13aPWzbqtU8gKRGoe4KscYGMEVziUpiuj80ukIjtKjyCCb77Fii471
SnKNfNYrFAxGCLcUGKX78NAd6Njswnn9r5CfG6gqnjQYumtnGHgNEZayGjTYcZJK46M5DgzAi6dC
kKBTYJEIci60E+v1ZbPTDmL0T4LDFgEoDy/2hud1BJCXgZyO5JAZPNAY+Q1OlLAjvm2D3CBqCg8c
I5HgdUrWdyG0y02EMOkKfqWkDO0Jd6D2wjsIfwvtVkGqUb33ycLFsfWqE40zqHXU7p81yZbi3rqN
dtf3k5au0ncOzO/13tYRmIAUxOUfUobCEFlO7sTKlIO98bkeR/1EdJjpxmdsrRgBIzeChskqdBdM
NopCxZ5a7eKIfAcDXJVkv0X2N+Hq7Khwd03rGoVjDtNNm5C/lBCm7ojiEW2ddKHKac6nvX6LD+5N
yWyWS16cTpMZjfhe3kR/zo9A6eI+EI/043X/vDyapU076d9hwaNNqYTAiyOXkqtd7HftMFvcqsBL
6zLbj1EMlxFbpgCt+b2ERooCQtBILkYDraxRIgRe1Zv6tmXP2fdq7zVuX4F/lLxjvRsHv50sq4/0
LyqB8bEnjKKfbaCUe3HGd1ju1MLV98EalETPdvGEiTW3GSS9BUex4Hhvt5rZgRAkN6lIBH6cnQm3
Z7deqJminHhIL65rccCsArACODRYxafj0pxTGjyeWsFOAUAClQrGvo6HOvQNluhuQRvgFnOjscU4
ICnqWrQmsF4mk26ihDxClBmFdbs7qIPvSt+avYgswgq/E2sNaJ2h2Jet6O3RibA9DjGWamrJs41I
BQwD/Ty33Dgux01E/EGL2vdT66W5h0xLDFDp9/UsXtkWsTDf4xzRV8TQox6ON5Fbbyc7vCQxedMQ
qCbFXwRgwevdNtdTx+4qY1cffDFNBX35OMSSWURBAncpct0eBQD1wCZfreKJJ6i2k6ypuDVlxxxP
jPSAR2OIh0dR1/lCOmOMhUb+X1XGpmrVH9OH/RTMarHx/cyP/SMWSFQeVP6ZXgyyP/wM/hJ1x6SN
dHnKzjiOIYHE7CFsbBBdghl71nraSJNdOkWns9z3R2DAzww9kJwsC6nNLRCjBbKeKKpIMqYdvr+B
5U+XIfSKhR7EhcSGfr9sPkU4UBJ170/+KeF618rngE1jsv+vNzXfD3T3QyAYTCrCY4FajJV+M2Vr
SbjgrsAA01+7qzkDamdMJzehVD/W9UT5vaa4oVfGj9OcRrbB9dDNZ/wG0RnlLuPA+gehg/OqD5bm
nNMQRNNkbfCZDMPUkmtbQWbaBEBli3iNScmOxtMJWI/DAkfDycXYWB21XUqW8w6tC7qQKNYTellM
Pt9LVs3AV0MUNFhcSj70u+bY7g+l1iCYPhoWV4/BQwan5DAhJhJjMihK/y8Q5CAX9hpJlbrLhmx3
4Mfp5FFJglde8w/lPL3cV/d7+dmiK171piHWk6L7Yr86FMFG77q7njHMM1WF0ZqFgzWz+HzRiypP
pwvrRiYXwTPk/RXjUyeOQ0+um6lZ1ZAmTePEd3/XTnNphisr8XvKvqvWKeuDdbUa2bFVFeFbT/sJ
1ewtSz3Sd+D12p4rmlvQwumJ99763AzqmeOmqhurZ6zqQUdOJwzk82w3ghLIFf5pUEvbQyouBLHO
c4Cyk3wQNx4yvUdzdN78nsgnNTkYB8WyZrqqhy5gMlMbDIUWZ8IEBcp4CIi/CFoW1N7eGgpPVhFb
Ou1MNI5Fval9p2P2+wIgAnBLusexGHHmBobzgQi9Ds+TPMMO+QwXY/YKxOEJIGC5Jo/zPQftw5tJ
t2AkHFTOJm7kCwpdRJ3ci487c4EFopvsn0eQrddeN/lxCzcG8unNK8HAQNdHJnAFejt6jIQYEiLR
ROsyJZ8sziGin9s/9NGCMwHZ9toYcaHNT7RZwZJgFkay7Q1uFIIAYVq2OpeBoENehY8Un7wmzOqX
7VXAtqg1Nk1O82J+VFrVDQlXDjVcMiviapwNBUsoeDLCNmsbUkcMbXH3TxpHJdg4CGIVAQgFsWuB
mDhxHYO1v0YP1I/LsTe5DL9rEHOHyzFbRamrioqdkGuQC6ymCMv9NTvhVEbSI8Iq63/NhRGOwIEv
KK3XKY/yVDw1pPCSb0k+bYT1c6iP8lCkZFVn7UNy0gGLQ83Lj7OVIpQhNmJO8uD3IiQEV/pYKLwE
VKYipdVMaWySlR5h0Y/+ZOhWF1ur+oJHeydzksjsUzXVIu8yoq8ONmPLWlcSM3vvWDhT92E5jT4B
tMH7lUccsD2YiD5DH8s0WFys75XX9gQll6qQE+42Ekb8XzoVHEbFVaDosRrE1BoGee6wrBKBdRiV
UhOGQJszjf9y/oLRkWCiJH/Z1IJX/a9vPBcakO14TS6K4roqhaL075Gva5VCpGb45yp7dmPXQRAU
AKK4YD0erK0iw1BLaWZRhF8tDc2Yj/eMyq+4ESXmIca5O98B0iCl1OAEcYfWwr4qkUioZa1UswCZ
MIoADKQ+ctV5+2lfMW3mvWdRLUwYVgPDyWuI5ag0PKhuMqgfszVj/rdvhA2WYFJxZ3D2GPkQojU0
/Kofz5PqZ7cXHK/nDcdYyQ/MyvAl/GL54Yk3P925d/4HuxR8LfcvybCgzla9zeCO0IMq1VHiqI9P
iCbNqF0YH7UUi/B7Lp3jBWQ4hmhHoqUyTifpiFtgG8DHSntQLfPJL4RYMxHkflBx6ZdHvLcsQm6y
oBNJbFr6BczRD6+RwxQSX/9OZCwJaRmFmKTi+m5u/9sP0LROZ+rI/K1+oF9Ch6slk33hwkpdkJa6
XLXpQjNpl+G5hartb4giV1fRJEpls9eiCmF8DMamhQqK14bohrELnYNJ3OaYsaCvx5bP0PqZ4swt
rus/YpQNJJtfiqf1+0gsgRBqA/N/favE9+oGjnqL/6414SWYBoRd5R8afJ17rsQIt6au3nhgL6mi
TfQ0mEY0gF50DxOLDtk595NKnEHG4Y69zQ1w8hLflJTPj1mkFucEJ6DBlahasxjS8PrK6jKAQhes
C0neKfMCu+JSyKPjFdaREJL1SeYjdV6Hqk7J6CSKaRdaPW9pDjYbeHRAwo65tYXjr8ZYlTN+2LuH
69TCZ24pQDNL8qPm/3CFjYbP7cjR3oL8TebtmooUR/C87CK3aokCvCrORLf1RwR85LSaWB8B6xmx
mH90/FR+I763x3a1pHeeVT0JoQfiFRhnj385ZXf7xZh95hRKYcDh+AWNLnIn10JmwI0Ok2brFYMt
O/lJ10Z3m9UXgX1TyHnzoifCfrzaUSxjWZXvYoOyzMo3+zCMYga7IXguOI87qzpRekO38ZedkNXL
Uu25fSVKDfOQwpc3L785UiNFCAkseNgEhHSaCIeyg6WKhdJ+ex8TkSz391i6a6frAcrHwd1dbi1O
X1OafJ0MRXhwES12+9Gna+TQjqO6Tu9UyyheOcbDB0C+/Hnmm+eni3QVeKjxHp7eklbQjAoUcOIm
sfE0pYz+zGHRNhNt1L6kb0NgaHuXGApB8b/qGpyGQLfogSxqo0krCA6C/OqNhJd5/mbSIKdX1+ZN
IB7UtPe6MOTJgkn/iXStJ8PyRT62LAZ1ECBKFMjF4P6K4IYlRAEI9o4xcMqXnt3gkq58pM9CLY3F
AMSeM6jvI4oi5BPC7/PRc+EioITjaHghFxiDwwidI01IydZWZ8DKZ/GWSR8TKsxua77JOonXOUE6
5POFKN5IBX9ENPGZiQ6EBCy11W2oyQNfa63md7gBaUiooL3+AZWHV29HbbZH61kC6XANXDDm0nmI
6ZnmlUxGo996xQPX02Eqxj/Zxn7XVDOOm8L7pm+Fh6bmwULmdrDr6ibMHN/ombW7mp6BqYFPo7Cp
mNO2YCtwtORBTl6DYZ8bHIXlIAriIn4VDPi+mbI7bNM3EH8fhk9FS2iRRfDG7wlqT9b3nR1BhMXM
dO3g7zEtuok6kILNPPCEJI1RNBVbRYm0o25Wbw0fwcsZ3MD4H3RBAgq3ERkEuVmPYTDEOg1q+i5r
QmW5uWVoOQjGftZ5kAZA52/+PAfPii1fRtViHOmhmoxGEs/oBnXq1h0OZV/SJChMmb+C3iaSWLal
rvxvw5b7sj3VlFMQmXW6ufzjXjKXmjELkRTtW9TFER8hmcoy8XH8mLDo8KG+4avPTXNfqmr91B3p
nppXbM7WEu3RpfU6GUvPmS63GHqcnyFMnBHaABhU1FWsJnkHWuP/gyc/uSU1H4atYf3TXe/XmpzF
2OVEUu87/W9gSOQ5l+pXFwoAhSHGS6qjgqeyGGlcUlEIClPn7ePwz0HWCv/lRYlML1NSSmvtOsQi
AYvpJ6K4isW8rSdwXd3XvCyP9/+2c6vOjBDAU3IAxHfporCeXnZChIlOyVP+u9B5CQE3+ljCPaj0
2rrNos8MEeSnNlkjVlEJ8aPSWkTHjtJpcmZJ2OIP9z//xHtokq3R0DlJsm2MksA2mkoVKjW4l9fl
+9YiUTAqGERxJFRH3ghkDAw0PWLmACZQU2QFNSH2vgvo6uEUdQ4StbnjPPW2a6ezGL0u7+++XJ8i
IaolHnfdPx/tTC+uVx+OETdr2OYgu2Ql798wGTPcXubuhJezJoh8YBUtAVVn/zqs1oFaNpOaisLH
1H5YRWhXz9rezTCOXzi1bKunIk/R6eo8qlAIGALdMJ0SyWUlnHfBhKJAHkZ3U6/QxAxmNrG57jIu
tv+7lj677RS08vBqI5gsEJ4zC9vSoSNBwtZ1TrEX/dvh6i3JR39kOm2xmaS8+23eOMP4YF8GhTmc
uMk53OwEHzC+b6czJGijyo2er+vur+JwXjL6FTYHqKbCF4163cKk4Mh/bJCP4pB4beRWz6DTh9kp
YAr7OBCrXTKwkk1RuKomGGNzhkDtuU4GfX+g0p7VwD/otxUNUsWFO7+vR5WVbC+2JzgpCOTK+Dfj
tw1g5BVcaHdIrhoXdUef3gDHdwne5l3Q17/DFZmKM/Y4dMmQd4myQHcmHLMdaaLYDfWHAAwXgzYx
hDGcwZXR7j1f0rT3q1mTciqKVoriWAYA/xYVhPjwSnwS+iNGYsE0UjCdD7Kjo0iI0bFElfqAhw1M
YbvR0Q/m0aQ8lrqmgVEA+UNHDN9GY32o2sZPzJv7BXj8QrhGAITdCUGHkw7vjQAtJnh18NMNBiRZ
eRlALNscf6SorWIekyrsFWU0rYn5nNY0i1WCj8N8DxbWzarqkpuEPEryDMcAI2sT0wq/tziYNS+n
awAf6JuXO9HGeQKGerG4N2l1Ir3VFtp8QLbawFz3fE41DUQDSCtkuHRiLVucADZgBhLVlwLuVcST
oZF0r+NrkByhtxz0PiGjwl54Me/Ijp8dFPk/v230S01bMO61ky7GaGcTOojrEDjuaF7MS5cyQAQp
xUlnbdfxI3If+56ssuFMIeobcbZG5YaUZl0I0cJ5o9KemAuSO1GqRU4EMIj6r0MTDXbhSP+ibFre
R/HcKWQL0JOxIoQgXTaLZVNoQiWhg4m8126cICsZeyISJdFAnNfAVbgdwIQxyjoAbUvecTaqo9qD
5R+j58ikWeUPGr+RnZJqdSPsngcEC3wvSSRmjXsdwcdHUjzTxA4TDopiocEsQfWRhquCDtUAUujm
85ANuiFmZmxgEUkXVq3J7z8bSKwgxmbtJlNcHF07gLiHsXUkZFimXzvSNs5geiJwynJ3VK+NFkkJ
52CuYDBPEYKlNUAYZTl3kkO2KU8sBPV1OlU3F0yl/mdUz3Npc7GjFB7D2+Vt41JwWpLvXFPX7RjT
RsO6cuqygJ7r/0z1uqmnn98qHeXEh25nyzC5DS5ZZP91y5hrl4FMxj4nuOEbfaYxMWOWh/RlcZ3Y
6m/Yf64o/GmUIKySCsCZ6vKRcBUGPHFGKwLuDuBEoXVnfhQE/nXv5IDcMVosjhyljPxxmYvw4UnJ
uJhxcYsY4XMaTh7oSKZBDTr7A3BUvmEmtFxZM4re50JcrYlMBpeUSsGn4EP/d/3UyXa6x7KQs/xM
B5ork4uNBlPiyGnJSjy7t8y1ck5oipM3czk8lS88GHgutpWZmXWHrIdqQ/SE1EYwbjDYCV4Zbp0m
g+bHhRJ+b5U3J9cLkHBZ3VUapRrLVB8zw2xiywcqCX8tpBGMnaCq9kCKkPEQ2yhUZBdxTIpb8lyT
g331d82apbgvVOeUAMTFj8LuWhAqXH+DOluR1StcWdl8rg2+nhEyUsipr0BFsoOcytI8K8gIfQ+G
4LR4WAa2KOsbLceYekGFT+jPcl5oM12/w1kjvi2u4n8opqDVKQ6+naVM0tOeq87YJrqQjyH/Px6o
KWGxnj+6gL0khabfBiiYizfCMLZN81nK/4TK2cJ8MtBJfHFAGh0X4zkQpyPdwGRJVafDJMzEN78O
dWj2LUL5Syt4GmnvV5sSvIx2C7ExuA4FY2s/7NGNr6MChVQu4h20n4RaT3eZAP3CnYwQ3HdbI5C2
xKeCmqJ2Inp8dukChuOr//u+SllNZgjGQvBMmqWG71zNrXbnI+tZ8NNecOQi21+KrXhWCzX3owOf
zsAFer6SLVaHyRKmrggCzRuDUZt/aXqOX/T7bTxy6Ucm6RK8S3xW0Ic6qDQxt0XPKQ+DXReBH8NU
yRDlr8VvsTijrCwiPm15F8UYjEwNwTev7m912Cu8d7t/MucMYWxVwAxD+GZbYaDoVR6LlVKJ4mgh
qLNA2gWe6BGhOwseGRd17LMNhpR6dtOVp+006S3BkASXb3vbXNV1V4h7ZppngoQNoBgEiX2UOMe/
3fdCRWl4WdVGGJ18ualgKAri/njzN86Tqi+m83q9rcxISR/86J9CUp+ygmvrFoBzrBXSYdXTdMGQ
voFwbe+VbwVMbjFyE77HOjBUP5xcsrTJMXQt7FUj88XiWNEPlidZEIpMUaB8yXvJNpZGYl9B7x9G
dzsY7wloMbQIZ9feE4DC1OAA+6jVXZkwXmrXAn9YCEIXphi2hTGvZ2Y6E4407zHPx6oLHYwEC1nv
4MBIAfeMMBYfzd9Gv7KLHEvoQ04wwFwXp7yoVm6e+Soq77zkQeVDRRtBfSADXhsIFcH4La1ojc8q
ZhOzX0dxK1wmiCFmBhNfe+Xv0hZMN+lMdy0l08BWSt4vZKVK/PNSVPCZ2AXtu7zlxaJdpyRMvuCa
lRwollRW6iza46m2iSZ53jG2zhwBuIbm0Enfdq14U+9oH0Wgp5VG+ED7/8hzYVeA5CU38HSNHglU
zyWYg8GFt3Cyiq6CmMIMbHXfuJoKE7ZlUFk32uCVG9i11bSzLlvI1Vi7MoT9utjzGdTt4pgQ8gX+
oh4izKqkM676L7ib/lLCdpvolA6RLC2NYx+8MaI/aOuazzzNJ3lTTDqUniSDNP5X31cKfVXhkE8k
5ttShgF21rpzkc0HHm3/DJC7nIjtiZby3xzFGZrkHXLv0vv3tsBg8QbDFIACIAbotkd66aN+G9AH
KTsa1OGYgFbVDXXWT5hH5uuLe8BX/4hQiJwfRHgKYO3E8b1gqnX3GsmpiPrU76uDSvVsgI8TiuRG
2sfk6FJ3bjI9EIs+KEPt7FsxoeZUE9G/U9kXUF3RYzfV+I2pHWmmPumkbG5SVz58KHrT3oRUcOWg
AgQREQ73gofu22HWZ2wlPL+xNjE8o3ANjuztQBWjboLtm5Ns3auOr9HGzFwe8i8nptK6XgVAy+15
ZYNbqt7+e7UzRfTWsQRcnGkCLE4dWxSlarcpUCgTdddkPWOKXHBpcUJupAYPu+qgenUnmiJ4UEd9
vFLtAAyPMNloRntcVZn+miK7WmCn5su3ATJABPO+Q74aLMgQpCu36ycXnGk5RiHsq5Hx5xatKtsG
BlUQx3affEgmdk+Hc+oK7LMMoH+MuY6pB2BafhzBFUSIrdT86Vct5K1U100zxpEJhQXwhm7nb5sU
+EldQyr4+LjYZxaVCDG9uM1dLNauaaZxbRHd1QRptOiEcYDG3a6NHqinsxsu8U1aTut+gjYPlkbk
craIYZBPkzWcF64jjy8yNUhptc7ztHj4auILHuP5q92PGKLM8dcdYP4XPwXWH8vWY27+or7ipZ3q
J+wjoKy5iSY68CUAkSYtoJqd+j5QBscjvnSvmLHCFJdih6iSNmmdT2JxlG3thczgq2e8vVRlR6pa
WpglSxRnqicd+zV/zGe3eCzqN7WCXopL8Sb68B17X7tYgRoWxw3dYa3PgWgMYg7303mmrG7uhYwb
dg2a3YhZvMlnIHPtTGMWgRLQCC5u1b2YazUxJwFj4mbcu90943pg/HEt+XKT/g7YdcokDAjGwvpK
gqo7GZ3PA2sD0h4xyGglMXWGwEve8tS+vgkZtpvYA8HBdjdUNEe6/PeviiPPo9hJfeGxbZJOHWV/
dMYOCDmwZqVKg1OIpH2LLu0JIPvzrdhxLDddYft9mjXzNtSDgMq17abtVzjSao3THJ3G0e8qpSgP
9VnRBraUlZd2O6V2ZX1KqgeQcYYX9tiTW/v1TLYUW+E8MFVVe7s2jXJg855KguOAVGltXZ8S7lvE
s+171mDYrr7JrU07OdGT3KjIxsti7ebaIiQIYTlJ5wfKxv+maFokrY1hOXomvCMQozf1qhCaVnHC
XlXCwWgg0sxGjyy+LrkipQq+LjOj67UMvZgEYzXM03jEg/hOIFep/Swz1jg7dcIwiBBkuja/4dB5
QZ2LpLMhEiYzA4Iuhq4xolmqmIFWRsa+v8Renjrtpo8ocyPcWUyuMBfOxhrUsZ5MOCjC7gKN/pZ+
P90v2+t7IPNLakcEUYM54VvrHUsCRFkElrXssWqPN7Px9ISkwtpuklTIUnm6Y/2GbsKhoST1DL8b
Z24A2qHEXbm2deinvuUfimnyQsCpVo1DsdlQHCdUNyAGjSWFBztBQzlFCbktaIXwF+xDraYOBbuE
FcmbTI0iBcL2KCCMPoYTnE/W/J3bD3/hKA+MTSGiRxIVfI2S2Iy4yact2dU5v+a5kAQoKfzTgNKw
UBTGOtIk63XUTu1SeDEpwnKpbu014bO47dznrPsRkGfXgD1Dzdb/wQIZTc0Pn2YbRe6eNJR3kF2A
DzB4DJfoA9zk4mKAGjoZ4vswd8YlHi68dirGS+WvHgV+YXffYi5L0nHgk9fE7SOxdgHvuVh3kUpQ
MZ0KIvHkjshWhkdD/uQXKbAeL2ZYAgqHopsjoknTnuKYVrfQXfAQT+nooU9n6CfXblzyEWTMG2iV
e7e3Y3s0AYSDB/QeM8PYpVLSez2xWnpUKiwjqlqv9KMh/8GS2WeKHZlxoSFj6KDOX9xtb8zsXI+R
XYJSiZAJdwtCLO6OylMJy1bM0niPYKwBSLLLGinBReaBYjBUz5phngYr4LOAzmdWIhjc1RNeZoZp
lqcps7Mh7PWQUzmps11PpJ+xlwu/cRH8LmAd0geAqzhXrTONP5mjn9mYhWxCNMUVurFexpeky58r
IWo2PLXpZ4Appt8DaXMEenEshZCgPs/xi9wLPppHFy/VffKqOoU9S6qqOz4Sc9GHMmNhlPuB8It2
AXpk8J8I5dDkss2weQaInizRG3SPOs+Q1poJxMPLiTP3Y/LNOR3ynQCnaX1BnDxPe3w5jD+g2ZQB
6SKIcikl4HLgJMEt4RccgDtVmkVzrxSHNgUB/wrOPe9ErI1I91SLozBcGx/WcoNoraMpuKhTWD50
LHe00OVFOA3AczFKVkrH2fGRtJrghg1EwpAKzbpwduLf/0wrEdY2/X1BwyDi/kg1d9uLtVSFzQEU
cQ6hghiHoz6QhxMGEMbunQFdEHUzGceeCawqqCZJ+nWOa0UEElhhppUWtkQHX0dtdRgBp0deCaqL
573SsmwqMe1U0CKR146EMtxCK3B43SB/VNn711D3Qa7utbOfR2j3GjFo6wvaauH4DSZbT0qY/W8F
li5C+g99GrTuUq/a8vmqf4mhXbBz/agmUdmFNNCglIrsXfAeG0hlWkT2l9Xo6XhRoe45o/La0uKt
bU4d5Vbz/D5y/ZZBtcb+dkk2XhR3ESSDiBE+ZgzyDsLR3y2TgN9iSBT/rnRFdQFvR5MIUSTG0WA5
tp7WY1wwZYorOk+3jWCOxcD7xE4iap+IkcaQXIh+AxnA4ZZr8SdSVXTZgw81ZfYsfHzipTXTMr+s
E8cNdnbCXRLVQ89okAgwbq4fkgqGNkOEtHgvEzegpDdeRJqCGGPVj8vRmoDo+HEq+z6SvWcw4WS1
n6gt/8gJgC6AuujoaA66fy7BV2Z7ZmKfmxXrCvYlS+rN83Urg9ByGoBRWyTrJmhJe3N9Z97kt3AB
Mk13LNICrg15aDR2Vo6O+W7dwc1I/ovUVxwU3EwP3XJy0yTOlMYyarZL3GCVUt3fdG1FlL9aZvR8
VaTohKBQTiMliGNMn2PGReabIebFCeZSAxqXsUaMQRtfeeEYCuKl2XwzdI7disVLe5ACIr3Wq+tF
q9o+0oBeF/EDp3tvx9ANCz/HCeZiQ8NYHF7QDJn3Fe2DyoDPDbKkMg6dQ7xvEVILTnfkF64vU0Xk
bUlfUtNqxCE2rmPk+og/jgnKCpsS4GTVxEbJ2leach/L9MSc32HYvo7way6LNYZi/A6GmiM8Xm0Y
dWvTOSvGqJam4lqYv9MKcLaetLfJmAB2ZxDd0vi+Jzf7fdCXlO4H1tvg3jAzf0sWoBdPmq+t6X6W
1EmRR9F9dKeOcdXetSHFPM5qyzTZsHExzK54ZdYAGyf/hBYkoRe/IFM8QD6brWC5quLWA8Q5d5C8
32m9SxbvMvLi/ug7Vi/9GSnTm8p4p2MTudTrIhE5zlCtgqfp46/lQx/+Wwn1O+ZOQgK3gqgXroUu
fVL9yjHRdEtUBzuqEWZs87eoYwRbdDCLsScWYl/z6mbYUrZHl7ST58CS+f4JrVf3Cqxl0YnfT1Bi
IB7m7EebwDrmgJpS+5ZPmbWdAsckmEXygvWZiYpO891sr8vAERt/+3kOTvsjj32PkBS82K31rZ9D
vKmaTaXTJSJgh4H7IeGZXO4j63Fg+VPiH+a2sIncHTCSgHtUGmFGMhqpWX9pNU9nYOxboNc1k0XO
3xqn0IAzEZofRQtuiN8/1M4uyPpUb6epntBfsaOolnkZK3BemvaNjG+Stf9oqBu5h7wf/ajQ+vzq
952kSm+Nl1bNdRLdDgPRF3VxCeuTVxdwWWZ1meSJmoR85QAuNXfMLJzo7qoveroj1sgEN8Gzacqn
cLhUkPVSGzsfOV5N54BcKvYdne9wiCiDLgnal37nx8LQOE1NE7OpaFPKCVDGxxKOnvOeH1KsYu4W
cBB1DqLLsjRZjt2JERc5s6HPrec2yBggA1+1/YiXQIkNIe8aNgh1Lu17cA0HrtqoAF7GctW/lekf
TfJdRUmB4Fevu//ZupOdJIsu78sKkvG5yopd0sU6X3DfBFb+vOxU0ivS8haiqu6j7UcjTXbhtjWF
ObN/I3EGamr2QU+Nfw3lU3AV05tRScpSb3QEL/MukFPmckV5O2Z7BYsILp/6rhrFroiWEGQ8SB/v
B1GoSZbmHbnub/jFq02Mdt+rx8nvtZ6c/BHbwPEl/MCF54R6E6r1CcRw/jZaQ26EjD9FBm+BZwyb
WDCXNmyX6qa3pVuZaEwGAGq5MPq63xq6c7IC5+juDlrOi7rmSbX6X3Tc2Wk+wOA+uwsSzO2OyBpy
aiMbRzPUYcMWVVwUatj9Duwgxrg/E9D3QC2qL2q2/YRGTfZzc6BC7RZcnCb3ki3uMYU0r0EIIhzB
SvqK+SUm1ai0OoN300GMUU6QRuNHJNbSCy9xZfj7aJtra27NLtIk/BmNHrokSp5I3HAyvjbcw8yT
PMwJ/OUtlD6izsppazjbBrB8TxRITROaSPC6vpyrymALL91S5NyiokQzUBgDZRLpcDRH3PIz+jku
HboAf7BVL85lEfM7bWGbrF+R8p8/BtAMS+6lmmmjdUPhZttm/8e8SH1b7cxXHybH31RRnOfHJ3ZM
fWq1MbNYqkMYzNNbDPnalcUQ3c8CXDUcRpVosyr7AxU7KwFvow7jxiTKI2BS1GqK0v6G7kge9E99
iHo1ay6wFqrj8wuXoAFLOErt2BZS+IDxw8FePUWD6Fg392YqzEEZ5UIKCHmOEW3YJobiWerdfEFa
yLAhaStON5ivqjI5rXBvCfEFwBvKjg/Pdlcq1lwGcejsP+j6oLVXZSNGFNR9Q2w3Wr/ajKcSlNLB
+WUObZMlGrxvFQ+QiEFNbMu0aqwNXlMmi7ay9rHeXrnDbv0xdIHmMQ/n9LHe3L+2uOuFL0GNUSE/
2u0h0KEiY2chB1qdkKRZ84sbpGtTEdbuu31le7grvhIGbEUFMX27SEcLLSRAvXf+JHKivsWJRpef
ic1+5tLeL5YKBzimNucCq9GEciZy4aAk/ji4QAjC4M0LCW9ZnUAwFn4wqMoyOFHFyJwtaVGe1LYS
C31sZ9wPE9K0+mj3gHAZgWAG8mHfb+vp7m194IYyblm065Ba3AaFFIulUHCqxldMyyVv4oMM2SEw
cUnRHZjoQm58ePuu3TEtyqa0WO4kB6JvBnvZVvSI1FUOfGmDgf/P2TjBQEj5eJRZUXdHbBlMDQCo
XCGmPv+sjhRt+ygj83wMiUVA2EwdO+hVsmX3z102zp02sW1rul5im7Ph4Apo/fBPPnZeoA7RfrOX
cglGPGcL3zLfeFHPGlZXoDdv00XgzO7b20q6yHiBgYhI2gPVCp3VaTmZdTUXwicopwnh0TuyPzvC
1T0yKWEyYv5CEHB3vLkcdYcGJAFJR4dXFsYSgb+YgtEvPpBlOAK+zdiYs1L0kvnyunRLm2V6YhGy
qVSLUFzey7Lrlwzhel4gUDrOjtnsHIIY0929eo56YGw/qR59La1XcJ6fJQMgooSqt35z06QnSy99
ayrkWQExoivuKr8bYQyru36NsWc/FEm1dSjVLPglpEvrgSZVhvBveT5UikqkYOeVX53a/lpHIxUG
tRh3pqSAJz2lry7I6VQ0aHpt9SXVPr9nEe/ao9AKx5nOIbfZl1Sk/FiFdrpmVFphGuwhF87KR/xt
Lm73bkeTNWtWKPk9iDat5WUAR2sPSmlvhhZxwNiLsBVnG1dH7Lzt5ZVEYQ1HTkhF8xDwJWfBt5o6
+KNfBsLGyIN7rWxK3JS2Er5iA/IWoj6LqUwSzkMOjpR5zXEEfxT8thOH6zZ+R2iSRkoWNcp9qQUL
WJ0DliYwmvJsZq27qNH6EvT0upOaPzkYmDWSYvucTfHfDqL6n822WuCbUVO5d1V0QfshSlMw5DP4
K4vuLiK6ujEJJG3MzzAr+t5Y/Tx2P2uA1VD2c9DPBMgwFBo3dQh3QSODav05UZlBMcGkFyYlmabn
6LXc7uj4SFj8oboEWri2y+pZoZfKXX3uhCPxcdMtGsS5jqUwupmhImofF/MNB4/cWqfovG8Qjqx2
pYWaUHIDmY5Gy+zAUNotXXUVpDnVoPGWNbywZGYiUtDIafu7fEpVhb3co4jIrSu72po9wcbfB/1G
6A+C7Un/IRwZ+CV331goM47/XIsu3rw/nvYiLJeZP0LL96NogFUsb2PVKkapmHszLnzE7PIyxP/I
v6Hzc4URL4Kpeipu07dudtoY/TSDhZqz+FOK5gTnqE62MZVEcEfUaBnHUaFehGCjLifDDyGTeMX/
4QteVLvQl7t9Hk7ct0sxlDUBCqJ28oRhKN/8Xepa14/oF9MZ1JnA26UOFiy6tKkXyx+bFdFeB/HH
4Bv2sZPqEYCeIA+yj9dHNIIfDPqp/Hml8RghePGS/KzxD/FP2BSE2fbkueGlDAuHJdpXp9jp8DVg
td09C39Im6P/+qTXViwuELQ6q6MqYWRiRRBKz7OFpyTuUrKZ6zSm4Lo2z+ZiIg00pKdOFib8zDbF
rI6fF/X2yuARLYzpZEOaP1qscucWsHr1Nh+ipiN83JJe1QcK6nLUd8C987CTel4RAinj5//FCDWU
nd2KQbw8zH2hx8vuxKXh2htAkzIVjFyVUEx3wMAuenCuJXgz2PeRmXkXexq2V1pBz2AIqtAvMgVD
x2nngAl4UHaEzIA6dC4A5bnNAjRYiNlZOyb1b/cxR+pi8cwWuuus/0s6OR6wXMKpyirObgcFU5xp
4pljl0nXAEzvRvHBOLau1fNOqYSbPfErKW7Jq88+UaIb54j6I43veBnwCIKsrNZcX8ukcW9c9VmZ
N2hiJC3S5zhKBS2QhOeRI88Oyp7Tmb4iVeIia1ZJtOBi8O5avDYIvAl1IyiSv72Vy57QPeMynAVV
wZt/6Cmin7DGAE/+LY+VI3Ioq9gOoXP1f6qlMRWVeVcFXwKBg7g5ixsSCfalAUR+rHTOatNi1hmF
jn9m00bkIj4M/2iJWXPXfleo3z5M6noNo64jNKNmajIQYhs2v3YpJ8TRc1xkuMIDG20dAYnhS7iB
Yd6YfSwsT7lvoLgoO6DCNkZB8owD0ewx7jwj78npPBvVuRx1q0AJcLgRaYbuhMJXmy+fJJQVdmTr
Oqqv7z7wbSSDIRnVFoMKih/tJTY0bzmpUzFyK5oo9RtctHJygoGvFJztFCKIZRI6Ei8L9IvSxF6V
wRmEwcAtRa4FoOrUAjvFOn31VEwbw+ZKPFguL50iMTjWWlDGWwR0k2NAUJyF8qrsVphmuFR1ably
/pVcHZsuJ0+/i3YkJCbjgkzfWmQBd1t+LguNN0/JnTw/7MA8Jj8l+8ymWgOmkW8QuxNQyniekCs3
mVqsbjm9rAqQ2diseJKWicp1nyj2cUZSK5UOGUZY0QuslzKNOyX56HWX0UH+f51bD9myG/hQoPVd
5dMQHR8DlC4UVniW7N/DkLE83t68OvDhGE+c2u5wv8rH84UwIkV6iNUTYWyZj/tdki2ErX4htTN7
X+ftuelGSzdR+N2UPeXU2lWMt/KCKGJK0MDukyAn2K+tQJUSDuePIE90vVF2vlZ9zdi87/ru3ynZ
+Bl05AKgLl9YBc/ByconBbDbAiJ3GIeFhDTmLsm0UmpUbYQAct3NJx56IE5RcgE/ufZR3pQSYFVT
U7scyr6jl/76HuacRvrgga+aHrz48axuu5Bo7kM0sqfk6y27EuXz3fMsD8M6vQVE72X/YyfIw09a
x5Ix+rV8TudmiPARis2ROML9D7p2T6/S8UipCxEhQcjcGIJfTyHROcnYQy2rBp/BlSwOiUNp9vpA
+YEzwIV/s0FBYT7FVVeY2jNqQAFq71qLJ4AAFZ81gFRGJJRkKnLRsY6bkTlWgONFgPXxqW9yO++4
/XEQCso67GVs4caR+TFP82WhJslDlps2VcORQa20jNGeaL8L/koFCZKsvmmEU8wam52gk6OSVOm8
USwsnI4iA+jEgFSdVRIhRGdR7NHQXzCth7AO6dEAD7m67tdDoKRFwSamhHS57mUcdlF3/5WNrT66
fEZDdC/9u+u6VK0eWvbCrkVrug67yeCyP7bLVhInH8O6OS8xqT6QH4hcuGnb6ubWPlX/hXFh5gId
pF6SYPMNnsVGdpsGbnRVXlDwQJyrwX2m1+sr1B8M++ZYLwFprBKmQwCiydagqZo6a4H0L0tXRm1M
joPBp8s4hmGUqM5V5Kii4Tnv3io3i1XBlLZuTTAHqN6hxhnIPEi2H1tWgv19Q0on6DTkt4R7V3MI
4EfD7Gi8KbX8BrjYTO4J7+kCSd/O+U+o8k/pepnTKgcw2biyJv5uzjeu02pVz1UiRCy+DgI07gSe
263jpnyrVuZl/ODW+Kr5R1pL5L5B7GyzCxX6jLgpyKAYKzPsjc5vgdsaGuLW7tLB6TwY4o/sBO01
P45VvMMdJYmZbz5kMlTuhaYt/XzXWTVfmBBMHW2tWXjtlUI1Nrvxu9w6yPAXLzVXZGCpZEOW/9Ej
ITEmAhxSZxX26uA0iAZJgVd8PCbFZC3WKvZV99Uf7NyU9JBG+Xqa3KouJcCHdHTV4AY4j4W3S7I9
c3AD43sTF0KRWjRN+/pqXC9kuHuBJnF2ilyaBtLe3/D9TDbnrphVXiexVv+ee3PbQFBVAawI//+p
xzej6BiWlKPQY6E8SDn4BC4q8r3DGfeIY6Vi/1ICXk9P5bX5iWquxpPF3/jjrX23vnJoKkj2y7Pq
6g3M9wVvbd8ZCzy6bNECKFVac6iwB8DJCVFVhrB1H2s13dFH1GZEa0yKQxzIPagVPFqTxFxNHYNP
lnZKTbTa58xdWh82JTpwFvv/LqY41zup1OtOy08FapMGQQajPMpcOq7h/pW5fglFUvRcRVXCYod3
no4NXozqezaynx0CvyerKQ7uQr7+kswCsLYm/U1dPNHyYcN+OQInNXF0JIQTpZtCbwVbwN+gUrbu
tBeNA9UHOYLnd64e3lbGvw/fWEWRHU1YJP4JZ12dFb8RiHH0Pe0s3zLaMhbpmAr9YLhSNII42T0/
3sK+ino17gecTwLsoUwqvMk58jVQYDbjjNvXfiNjIug230O/bmXA93SqAQjN40/Zjj1Mdjj9k0fa
o+zvAkT66Xi0ehdNL+IOgANWmZWXvT9aKVXLTGfNct4PQRt4NSd0jvQEz/tXSnISmBuuhfA2n3yC
oZECUuP1VNIgFJXLIXCHw+Zqzz9cXq5Zq/92yT01/CoTCf73GUfkHhERlLD7eOz/ZDFKHrXUZaJ3
eqgZApjL7wJpe/ZTFcry3JmYClGZ71TBv82WGOZULMpnb0XFYYWbCvEyUF8vNpXIuGSOtQc8UCTC
jXWv/en7pdePWN8+xjA7t/BSbUlyAW4qagOFlDBfIjFQwcklJkrUWXUujSFYb016wzXBCBXX7UYO
WnACrrM/ziHU0de7YcSTfhAzkwggJUdBB2awXg7Kyha1TOwxBT+ov1t6seT9zIvEuc/7YqryVhie
qCFAe5CAk45iM0+CAHiQrDf/Wt0suReZyodI3+rsnJnXA6BbT5bilItqi5gNOBwAsuCe1PEjSLzG
+wwfsrpSX6p9e3fRZ68rXIO/bS6PnwNlFwWpt5bybleJsQWRFxojN9NZiJ2vYv+vHtbfCeOAaKcG
2aQYArc/Ys8dN51vo75IdejP4ttbp916HxwzYzjbfK3ap650mFTO7aqfgNy27Ipwfv4FCdTQRWXf
htq1ygsGTlv5kjFq+9TZfUZby1da/DqIboGx//ViwcK7uR7QjjnyWODFZ//t9HmA7AwCzj2WXxH7
PRt1/HXGfFEAW2nON+lhpeTFD0YfWTyySfx04TtCDpTGh6Ib4UiF8nRMuyVeG8YA6BwO9yemO9W4
xN3JojiBH68Jy0Z/P+s9KevtM6PayZvidjHBZM5XtQWZZOEMfxtTv2bhs2UU/AywiBdQkW6MyM7G
ju9bdHIvRxdaT9R4VsxMmafvT59jibTORDKTe9wU3/mp8PjA72O1cHs7dQgkUu2gKKdx5rM=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
