ISim log file
Running: C:\Users\COE\Downloads\Exp10_202040880_Sec54\lab11\Proj1\Proj1\PingPong_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/COE/Downloads/Exp10_202040880_Sec54/lab11/Proj1/Proj1/PingPong_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance PingPong/disp/, width 1 of formal port text_mode is not equal to width 32 of actual constant.
WARNING:  For instance PingPong/disp/, width 1 of formal port slow is not equal to width 32 of actual constant.
WARNING:  For instance PingPong/disp/, width 1 of formal port med is not equal to width 32 of actual constant.
WARNING:  For instance PingPong/disp/, width 1 of formal port fast is not equal to width 32 of actual constant.
WARNING:  For instance PingPong/disp/, width 1 of formal port error is not equal to width 32 of actual constant.
WARNING:  For instance PingPong/disp/, width 1 of formal port wrong is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /PingPong/clk 0 -radix bin -value 1 -radix bin -time 500 ps -repeat 1 ns
# isim force add /PingPong/reset 1 -radix bin -cancel 2 ns
# isim force add /PingPong/D 1 -radix bin
# run 1.00us
