$date
	Sun Dec  1 15:45:16 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module controle_tb $end
$var wire 1 ! reg_write_out $end
$var wire 1 " mem_write_out $end
$var wire 1 # mem_to_reg_out $end
$var wire 1 $ mem_read_out $end
$var wire 1 % beq_instruction_out $end
$var wire 1 & aluSrc_out $end
$var wire 2 ' aluOp_out [1:0] $end
$var reg 1 ( clock $end
$var reg 7 ) opcode [6:0] $end
$var reg 1 * reset $end
$scope module uut $end
$var wire 1 ( clock $end
$var wire 7 + opcode [6:0] $end
$var wire 1 * reset $end
$var reg 2 , aluOp_out [1:0] $end
$var reg 1 & aluSrc_out $end
$var reg 1 % beq_instruction_out $end
$var reg 1 $ mem_read_out $end
$var reg 1 # mem_to_reg_out $end
$var reg 1 " mem_write_out $end
$var reg 1 ! reg_write_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
b0 +
1*
b0 )
0(
b0 '
0&
0%
0$
0#
0"
0!
$end
#5
1(
#10
0(
b110011 )
b110011 +
0*
#15
b10 '
b10 ,
1!
1(
#20
0(
b11 )
b11 +
#25
b0 '
b0 ,
1&
1$
1#
1(
#30
0(
b100011 )
b100011 +
#35
1"
0$
0!
0#
1(
#40
0(
b1100011 )
b1100011 +
#45
b1 '
b1 ,
0&
1%
0"
1(
#50
0(
b1111111 )
b1111111 +
#55
b0 '
b0 ,
0%
1(
#60
0(
