;redcode
;assert 1
	SPL 0, <702
	CMP -232, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV #72, @200
	DJN -1, @-20
	DJN -1, @-20
	JMZ @72, #200
	CMP 12, @10
	MOV -7, <-28
	SUB #12, @200
	JMN 0, <702
	JMP 791, #0
	JMN @12, #205
	JMP @12, #200
	JMP @12, #200
	CMP @121, 106
	SUB #0, -70
	SUB @7, 9
	JMN -1, @-20
	CMP @0, @2
	SPL 0, <702
	ADD 270, 65
	SUB 12, @10
	JMP @12, #200
	JMP @12, #200
	SUB @227, 106
	ADD -1, <-20
	MOV #272, @401
	MOV #0, -70
	MOV -1, <-20
	SUB @125, <-6
	SUB @125, <-6
	MOV @121, 106
	MOV -7, <620
	SLT 12, @10
	ADD -30, 9
	SPL -1, @-20
	SUB @121, 106
	SPL 0, <702
	SPL -1, @-20
	SPL -1, @-20
	SPL 0, <702
	JMP @12, #200
	SLT 121, 0
	SUB @127, 106
	JMP @12, #200
	SUB @121, 106
	JMP -1, <-20
	JMP -1, <-20
	SUB @121, 106
	ADD #223, <1
