const e=JSON.parse('{"key":"v-1f1e8b29","path":"/posts/computer-base/Fundamentals-of-Computer-Architecture-and-Design/2-review-of-sequential-logic-circuits.html","title":"计算机基本架构-时序逻辑电路回顾","lang":"zh-CN","frontmatter":{"category":["计算机架构"],"tag":["计算机架构"],"description":"计算机基本架构-时序逻辑电路回顾 1.D锁存器(D-Latch) 2.D触发器(D-Flip-Flop) 3.时序违规 4.寄存器 5.移位寄存器 6.计数器 7.摩尔状态机(Moore machine) 8.米利状态机 9.内存","head":[["meta",{"property":"og:url","content":"https://mister-hope.github.io/posts/computer-base/Fundamentals-of-Computer-Architecture-and-Design/2-review-of-sequential-logic-circuits.html"}],["meta",{"property":"og:site_name","content":"Code Building"}],["meta",{"property":"og:title","content":"计算机基本架构-时序逻辑电路回顾"}],["meta",{"property":"og:description","content":"计算机基本架构-时序逻辑电路回顾 1.D锁存器(D-Latch) 2.D触发器(D-Flip-Flop) 3.时序违规 4.寄存器 5.移位寄存器 6.计数器 7.摩尔状态机(Moore machine) 8.米利状态机 9.内存"}],["meta",{"property":"og:type","content":"article"}],["meta",{"property":"og:locale","content":"zh-CN"}],["meta",{"property":"og:updated_time","content":"2024-06-24T08:54:02.000Z"}],["meta",{"property":"article:tag","content":"计算机架构"}],["meta",{"property":"article:modified_time","content":"2024-06-24T08:54:02.000Z"}],["script",{"type":"application/ld+json"},"{\\"@context\\":\\"https://schema.org\\",\\"@type\\":\\"Article\\",\\"headline\\":\\"计算机基本架构-时序逻辑电路回顾\\",\\"image\\":[\\"\\"],\\"dateModified\\":\\"2024-06-24T08:54:02.000Z\\",\\"author\\":[]}"]]},"headers":[{"level":2,"title":"1.D锁存器(D-Latch)","slug":"_1-d锁存器-d-latch","link":"#_1-d锁存器-d-latch","children":[]},{"level":2,"title":"2.D触发器(D-Flip-Flop)","slug":"_2-d触发器-d-flip-flop","link":"#_2-d触发器-d-flip-flop","children":[]},{"level":2,"title":"3.时序违规","slug":"_3-时序违规","link":"#_3-时序违规","children":[]},{"level":2,"title":"4.寄存器","slug":"_4-寄存器","link":"#_4-寄存器","children":[]},{"level":2,"title":"5.移位寄存器","slug":"_5-移位寄存器","link":"#_5-移位寄存器","children":[]},{"level":2,"title":"6.计数器","slug":"_6-计数器","link":"#_6-计数器","children":[]},{"level":2,"title":"7.摩尔状态机(Moore machine)","slug":"_7-摩尔状态机-moore-machine","link":"#_7-摩尔状态机-moore-machine","children":[]},{"level":2,"title":"8.米利状态机","slug":"_8-米利状态机","link":"#_8-米利状态机","children":[]},{"level":2,"title":"9.内存","slug":"_9-内存","link":"#_9-内存","children":[]}],"git":{"createdTime":1715679312000,"updatedTime":1719219242000,"contributors":[{"name":"zgjsxx","email":"119160524@qq.com","commits":36}]},"readingTime":{"minutes":20.86,"words":6259},"filePathRelative":"posts/computer-base/Fundamentals-of-Computer-Architecture-and-Design/2-review-of-sequential-logic-circuits.md","localizedDate":"2024年5月14日","excerpt":"<ul>\\n<li><a href=\\"#%E8%AE%A1%E7%AE%97%E6%9C%BA%E5%9F%BA%E6%9C%AC%E6%9E%B6%E6%9E%84-%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E7%94%B5%E8%B7%AF%E5%9B%9E%E9%A1%BE\\">计算机基本架构-时序逻辑电路回顾</a>\\n<ul>\\n<li><a href=\\"#1d%E9%94%81%E5%AD%98%E5%99%A8d-latch\\">1.D锁存器(D-Latch)</a></li>\\n<li><a href=\\"#2d%E8%A7%A6%E5%8F%91%E5%99%A8d-flip-flop\\">2.D触发器(D-Flip-Flop)</a></li>\\n<li><a href=\\"#3%E6%97%B6%E5%BA%8F%E8%BF%9D%E8%A7%84\\">3.时序违规</a></li>\\n<li><a href=\\"#4%E5%AF%84%E5%AD%98%E5%99%A8\\">4.寄存器</a></li>\\n<li><a href=\\"#5%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8\\">5.移位寄存器</a></li>\\n<li><a href=\\"#6%E8%AE%A1%E6%95%B0%E5%99%A8\\">6.计数器</a></li>\\n<li><a href=\\"#7%E6%91%A9%E5%B0%94%E7%8A%B6%E6%80%81%E6%9C%BAmoore-machine\\">7.摩尔状态机(Moore machine)</a></li>\\n<li><a href=\\"#8%E7%B1%B3%E5%88%A9%E7%8A%B6%E6%80%81%E6%9C%BA\\">8.米利状态机</a></li>\\n<li><a href=\\"#9%E5%86%85%E5%AD%98\\">9.内存</a></li>\\n</ul>\\n</li>\\n</ul>","autoDesc":true}');export{e as data};
