--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\XilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml speaker.twx speaker.ncd -o speaker.twr speaker.pcf -ucf
speaker.ucf

Design file:              speaker.ncd
Physical constraint file: speaker.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
col_in<0>   |    2.230(R)|      SLOW  |   -0.391(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
col_in<1>   |    2.088(R)|      SLOW  |   -0.137(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
col_in<2>   |    2.679(R)|      SLOW  |   -0.541(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
col_in<3>   |    1.934(R)|      SLOW  |   -0.268(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
pb_in_rst   |    3.662(R)|      SLOW  |   -0.841(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
audio_bck   |         8.681(R)|      SLOW  |         4.709(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_data  |         8.632(R)|      SLOW  |         4.605(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_ws    |         8.284(R)|      SLOW  |         4.446(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<0>  |         8.841(R)|      SLOW  |         4.737(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<1>  |        12.233(R)|      SLOW  |         4.739(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<2>  |        12.118(R)|      SLOW  |         4.701(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<3>  |        11.939(R)|      SLOW  |         4.989(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<4>  |        11.978(R)|      SLOW  |         4.963(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<5>  |        12.010(R)|      SLOW  |         5.069(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<6>  |        12.618(R)|      SLOW  |         4.966(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<7>  |        11.852(R)|      SLOW  |         4.768(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<8>  |        12.594(R)|      SLOW  |         5.091(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<9>  |        11.900(R)|      SLOW  |         5.102(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<10> |        12.554(R)|      SLOW  |         4.811(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<11> |        12.873(R)|      SLOW  |         4.892(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<12> |        12.009(R)|      SLOW  |         5.045(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<13> |        12.370(R)|      SLOW  |         4.887(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<14> |        12.675(R)|      SLOW  |         5.191(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<15> |         9.146(R)|      SLOW  |         4.701(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<16> |         9.657(R)|      SLOW  |         5.053(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<17> |         9.508(R)|      SLOW  |         5.049(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<18> |         9.214(R)|      SLOW  |         4.919(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
row_scn<0>  |         8.199(R)|      SLOW  |         4.189(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
row_scn<1>  |         8.078(R)|      SLOW  |         4.117(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
row_scn<2>  |         8.473(R)|      SLOW  |         4.217(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
row_scn<3>  |         8.232(R)|      SLOW  |         4.037(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.286|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |audio_sysclk   |    7.915|
---------------+---------------+---------+


Analysis completed Wed May 27 19:08:49 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 240 MB



