// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2024.2.0.3.0
// Netlist written on Mon Sep  1 11:45:17 2025
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/chrjohnson/my_designs/lab1_cj/source/impl_1/led_controller.sv"
// file 1 "c:/users/chrjohnson/my_designs/lab1_cj/source/impl_1/segment.sv"
// file 2 "c:/users/chrjohnson/my_designs/lab1_cj/source/impl_1/top.sv"
// file 3 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v"
// file 4 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd"
// file 5 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 6 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 7 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 8 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 9 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 10 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 11 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 12 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 13 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 14 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 15 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 16 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 17 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 18 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 19 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 20 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 21 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 22 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 23 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 24 "c:/lscc/radiant/2024.2/ip/common/adder/rtl/lscc_adder.v"
// file 25 "c:/lscc/radiant/2024.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 26 "c:/lscc/radiant/2024.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 27 "c:/lscc/radiant/2024.2/ip/common/counter/rtl/lscc_cntr.v"
// file 28 "c:/lscc/radiant/2024.2/ip/common/fifo/rtl/lscc_fifo.v"
// file 29 "c:/lscc/radiant/2024.2/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 30 "c:/lscc/radiant/2024.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 31 "c:/lscc/radiant/2024.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 32 "c:/lscc/radiant/2024.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 33 "c:/lscc/radiant/2024.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 34 "c:/lscc/radiant/2024.2/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 35 "c:/lscc/radiant/2024.2/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 36 "c:/lscc/radiant/2024.2/ip/common/rom/rtl/lscc_rom.v"
// file 37 "c:/lscc/radiant/2024.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 38 "c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v"
// file 39 "c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v"
// file 40 "c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v"
// file 41 "c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v"
// file 42 "c:/lscc/radiant/2024.2/ip/pmi/pmi_dsp.v"
// file 43 "c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v"
// file 44 "c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v"
// file 45 "c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v"
// file 46 "c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v"
// file 47 "c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v"
// file 48 "c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v"
// file 49 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v"
// file 50 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v"
// file 51 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v"
// file 52 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v"
// file 53 "c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v"
// file 54 "c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input [3:0]s, output [2:0]led, output [6:0]seg);
    
    wire s_c_3;
    wire s_c_2;
    wire s_c_1;
    wire s_c_0;
    wire led_c_2;
    wire led_c_1;
    wire led_c_0;
    wire seg_c_6;
    wire seg_c_5;
    wire seg_c_4;
    wire seg_c_3;
    wire seg_c_2;
    wire seg_c_1;
    wire seg_c_0;
    
    wire VCC_net, GND_net;
    
    VHI i4 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=20, LSE_RCOL=30, LSE_LLINE=15, LSE_RLINE=15, lineinfo="@2(15[20],15[30])" *) led_controller lc (led_c_2, 
            s_c_2, s_c_3, led_c_1, s_c_1, s_c_0, led_c_0);
    (* lineinfo="@2(10[30],10[31])" *) IB \s_pad[0]  (.I(s[0]), .O(s_c_0));
    (* lineinfo="@2(10[30],10[31])" *) IB \s_pad[1]  (.I(s[1]), .O(s_c_1));
    (* lineinfo="@2(10[30],10[31])" *) IB \s_pad[2]  (.I(s[2]), .O(s_c_2));
    (* lineinfo="@2(10[30],10[31])" *) IB \s_pad[3]  (.I(s[3]), .O(s_c_3));
    (* lineinfo="@2(12[32],12[35])" *) OB \seg_pad[0]  (.I(seg_c_0), .O(seg[0]));
    (* lineinfo="@2(12[32],12[35])" *) OB \seg_pad[1]  (.I(seg_c_1), .O(seg[1]));
    (* lineinfo="@2(12[32],12[35])" *) OB \seg_pad[2]  (.I(seg_c_2), .O(seg[2]));
    (* lineinfo="@2(12[32],12[35])" *) OB \seg_pad[3]  (.I(seg_c_3), .O(seg[3]));
    (* lineinfo="@2(12[32],12[35])" *) OB \seg_pad[4]  (.I(seg_c_4), .O(seg[4]));
    (* lineinfo="@2(12[32],12[35])" *) OB \seg_pad[5]  (.I(seg_c_5), .O(seg[5]));
    (* lineinfo="@2(12[32],12[35])" *) OB \seg_pad[6]  (.I(seg_c_6), .O(seg[6]));
    (* lineinfo="@2(11[32],11[35])" *) OB \led_pad[0]  (.I(led_c_0), .O(led[0]));
    (* lineinfo="@2(11[32],11[35])" *) OB \led_pad[1]  (.I(led_c_1), .O(led[1]));
    (* lineinfo="@2(11[32],11[35])" *) OB \led_pad[2]  (.I(led_c_2), .O(led[2]));
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=26, LSE_LLINE=18, LSE_RLINE=18, lineinfo="@2(18[13],18[26])" *) segment segmt (s_c_2, 
            s_c_1, s_c_3, s_c_0, seg_c_1, seg_c_0, seg_c_2, seg_c_4, 
            seg_c_5, seg_c_3, seg_c_6);
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module led_controller
//

module led_controller (output led_c_2, input s_c_2, input s_c_3, output led_c_1, 
            input s_c_1, input s_c_0, output led_c_0);
    
    (* is_clock=1, lineinfo="@0(14[11],14[18])" *) wire int_osc;
    wire [25:0]counter;
    
    wire VCC_net;
    wire [25:0]counter_25__N_1;
    
    wire n276, n755, GND_net, n278, n7, n13, n274, n752, n272, 
        n749, n270, n746, n268, n743, n266, n740, n260, n731, 
        n262, n258, n728, n256, n725, n254, n722, n719, n30, 
        n264, n737, n34, n32, n33, n734, n31, n758, n367;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=72, LSE_LCOL=20, LSE_RCOL=30, LSE_LLINE=15, LSE_RLINE=15, lineinfo="@2(15[20],15[30])" *) HSOSC hf_osc (.CLKHFPU(VCC_net), 
            .CLKHFEN(VCC_net), .CLKHF(int_osc));
    defparam hf_osc.CLKHF_DIV = "0b00";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i25 (.D(counter_25__N_1[25]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[25]));
    defparam counter_5__i25.REGSET = "RESET";
    defparam counter_5__i25.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(35[20],35[34])" *) FA2 counter_5_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[23]), .D0(n276), .CI0(n276), .A1(GND_net), 
            .B1(GND_net), .C1(counter[24]), .D1(n755), .CI1(n755), .CO0(n755), 
            .CO1(n278), .S0(counter_25__N_1[23]), .S1(counter_25__N_1[24]));
    defparam counter_5_add_4_25.INIT0 = "0xc33c";
    defparam counter_5_add_4_25.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@0(38[21],38[45])" *) LUT4 i2_2_lut (.A(counter[7]), 
            .B(counter[17]), .Z(n7));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(!(((C+!(D))+!B)+!A))", lineinfo="@0(38[21],38[45])" *) LUT4 i4_4_lut (.A(n7), 
            .B(counter[10]), .C(n13), .D(counter[15]), .Z(led_c_2));
    defparam i4_4_lut.INIT = "0x0800";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i24 (.D(counter_25__N_1[24]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[24]));
    defparam counter_5__i24.REGSET = "RESET";
    defparam counter_5__i24.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(35[20],35[34])" *) FA2 counter_5_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[21]), .D0(n274), .CI0(n274), .A1(GND_net), 
            .B1(GND_net), .C1(counter[22]), .D1(n752), .CI1(n752), .CO0(n752), 
            .CO1(n276), .S0(counter_25__N_1[21]), .S1(counter_25__N_1[22]));
    defparam counter_5_add_4_23.INIT0 = "0xc33c";
    defparam counter_5_add_4_23.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@0(25[21],25[32])" *) LUT4 s_c_3_I_0_2_2_lut (.A(s_c_2), 
            .B(s_c_3), .Z(led_c_1));
    defparam s_c_3_I_0_2_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@0(22[21],22[32])" *) LUT4 s_c_1_I_0_2_lut (.A(s_c_1), 
            .B(s_c_0), .Z(led_c_0));
    defparam s_c_1_I_0_2_lut.INIT = "0x6666";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i23 (.D(counter_25__N_1[23]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[23]));
    defparam counter_5__i23.REGSET = "RESET";
    defparam counter_5__i23.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(35[20],35[34])" *) FA2 counter_5_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[19]), .D0(n272), .CI0(n272), .A1(GND_net), 
            .B1(GND_net), .C1(counter[20]), .D1(n749), .CI1(n749), .CO0(n749), 
            .CO1(n274), .S0(counter_25__N_1[19]), .S1(counter_25__N_1[20]));
    defparam counter_5_add_4_21.INIT0 = "0xc33c";
    defparam counter_5_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@0(35[20],35[34])" *) FA2 counter_5_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[17]), .D0(n270), .CI0(n270), .A1(GND_net), 
            .B1(GND_net), .C1(counter[18]), .D1(n746), .CI1(n746), .CO0(n746), 
            .CO1(n272), .S0(counter_25__N_1[17]), .S1(counter_25__N_1[18]));
    defparam counter_5_add_4_19.INIT0 = "0xc33c";
    defparam counter_5_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@0(35[20],35[34])" *) FA2 counter_5_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[15]), .D0(n268), .CI0(n268), .A1(GND_net), 
            .B1(GND_net), .C1(counter[16]), .D1(n743), .CI1(n743), .CO0(n743), 
            .CO1(n270), .S0(counter_25__N_1[15]), .S1(counter_25__N_1[16]));
    defparam counter_5_add_4_17.INIT0 = "0xc33c";
    defparam counter_5_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@0(35[20],35[34])" *) FA2 counter_5_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[13]), .D0(n266), .CI0(n266), .A1(GND_net), 
            .B1(GND_net), .C1(counter[14]), .D1(n740), .CI1(n740), .CO0(n740), 
            .CO1(n268), .S0(counter_25__N_1[13]), .S1(counter_25__N_1[14]));
    defparam counter_5_add_4_15.INIT0 = "0xc33c";
    defparam counter_5_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@0(35[20],35[34])" *) FA2 counter_5_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[7]), .D0(n260), .CI0(n260), .A1(GND_net), 
            .B1(GND_net), .C1(counter[8]), .D1(n731), .CI1(n731), .CO0(n731), 
            .CO1(n262), .S0(counter_25__N_1[7]), .S1(counter_25__N_1[8]));
    defparam counter_5_add_4_9.INIT0 = "0xc33c";
    defparam counter_5_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@0(35[20],35[34])" *) FA2 counter_5_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[5]), .D0(n258), .CI0(n258), .A1(GND_net), 
            .B1(GND_net), .C1(counter[6]), .D1(n728), .CI1(n728), .CO0(n728), 
            .CO1(n260), .S0(counter_25__N_1[5]), .S1(counter_25__N_1[6]));
    defparam counter_5_add_4_7.INIT0 = "0xc33c";
    defparam counter_5_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@0(35[20],35[34])" *) FA2 counter_5_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[3]), .D0(n256), .CI0(n256), .A1(GND_net), 
            .B1(GND_net), .C1(counter[4]), .D1(n725), .CI1(n725), .CO0(n725), 
            .CO1(n258), .S0(counter_25__N_1[3]), .S1(counter_25__N_1[4]));
    defparam counter_5_add_4_5.INIT0 = "0xc33c";
    defparam counter_5_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@0(35[20],35[34])" *) FA2 counter_5_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[1]), .D0(n254), .CI0(n254), .A1(GND_net), 
            .B1(GND_net), .C1(counter[2]), .D1(n722), .CI1(n722), .CO0(n722), 
            .CO1(n256), .S0(counter_25__N_1[1]), .S1(counter_25__N_1[2]));
    defparam counter_5_add_4_3.INIT0 = "0xc33c";
    defparam counter_5_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@0(35[20],35[34])" *) FA2 counter_5_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(counter[0]), .D1(n719), .CI1(n719), .CO0(n719), .CO1(n254), 
            .S1(counter_25__N_1[0]));
    defparam counter_5_add_4_1.INIT0 = "0xc33c";
    defparam counter_5_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(38[21],38[45])" *) LUT4 i11_4_lut (.A(counter[8]), 
            .B(counter[2]), .C(counter[22]), .D(counter[0]), .Z(n30));
    defparam i11_4_lut.INIT = "0xfffe";
    (* lineinfo="@0(35[20],35[34])" *) FA2 counter_5_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[11]), .D0(n264), .CI0(n264), .A1(GND_net), 
            .B1(GND_net), .C1(counter[12]), .D1(n737), .CI1(n737), .CO0(n737), 
            .CO1(n266), .S0(counter_25__N_1[11]), .S1(counter_25__N_1[12]));
    defparam counter_5_add_4_13.INIT0 = "0xc33c";
    defparam counter_5_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(38[21],38[45])" *) LUT4 i15_4_lut (.A(counter[9]), 
            .B(n30), .C(counter[4]), .D(counter[21]), .Z(n34));
    defparam i15_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(38[21],38[45])" *) LUT4 i13_4_lut (.A(counter[11]), 
            .B(counter[6]), .C(counter[1]), .D(counter[13]), .Z(n32));
    defparam i13_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(38[21],38[45])" *) LUT4 i14_4_lut (.A(counter[23]), 
            .B(counter[16]), .C(counter[14]), .D(counter[3]), .Z(n33));
    defparam i14_4_lut.INIT = "0xfffe";
    (* lineinfo="@0(35[20],35[34])" *) FA2 counter_5_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[9]), .D0(n262), .CI0(n262), .A1(GND_net), 
            .B1(GND_net), .C1(counter[10]), .D1(n734), .CI1(n734), .CO0(n734), 
            .CO1(n264), .S0(counter_25__N_1[9]), .S1(counter_25__N_1[10]));
    defparam counter_5_add_4_11.INIT0 = "0xc33c";
    defparam counter_5_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(38[21],38[45])" *) LUT4 i12_4_lut (.A(counter[25]), 
            .B(counter[24]), .C(counter[12]), .D(counter[5]), .Z(n31));
    defparam i12_4_lut.INIT = "0xfffe";
    (* lineinfo="@0(35[20],35[34])" *) FA2 counter_5_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[25]), .D0(n278), .CI0(n278), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n758), .CI1(n758), .CO0(n758), 
            .S0(counter_25__N_1[25]));
    defparam counter_5_add_4_27.INIT0 = "0xc33c";
    defparam counter_5_add_4_27.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(38[21],38[45])" *) LUT4 i18_4_lut (.A(n31), 
            .B(n33), .C(n32), .D(n34), .Z(n367));
    defparam i18_4_lut.INIT = "0xfffe";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i22 (.D(counter_25__N_1[22]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[22]));
    defparam counter_5__i22.REGSET = "RESET";
    defparam counter_5__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i21 (.D(counter_25__N_1[21]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[21]));
    defparam counter_5__i21.REGSET = "RESET";
    defparam counter_5__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i20 (.D(counter_25__N_1[20]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[20]));
    defparam counter_5__i20.REGSET = "RESET";
    defparam counter_5__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i19 (.D(counter_25__N_1[19]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[19]));
    defparam counter_5__i19.REGSET = "RESET";
    defparam counter_5__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i18 (.D(counter_25__N_1[18]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[18]));
    defparam counter_5__i18.REGSET = "RESET";
    defparam counter_5__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i17 (.D(counter_25__N_1[17]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[17]));
    defparam counter_5__i17.REGSET = "RESET";
    defparam counter_5__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i16 (.D(counter_25__N_1[16]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[16]));
    defparam counter_5__i16.REGSET = "RESET";
    defparam counter_5__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i15 (.D(counter_25__N_1[15]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[15]));
    defparam counter_5__i15.REGSET = "RESET";
    defparam counter_5__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i14 (.D(counter_25__N_1[14]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[14]));
    defparam counter_5__i14.REGSET = "RESET";
    defparam counter_5__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i13 (.D(counter_25__N_1[13]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[13]));
    defparam counter_5__i13.REGSET = "RESET";
    defparam counter_5__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i12 (.D(counter_25__N_1[12]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[12]));
    defparam counter_5__i12.REGSET = "RESET";
    defparam counter_5__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i11 (.D(counter_25__N_1[11]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[11]));
    defparam counter_5__i11.REGSET = "RESET";
    defparam counter_5__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i10 (.D(counter_25__N_1[10]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[10]));
    defparam counter_5__i10.REGSET = "RESET";
    defparam counter_5__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i9 (.D(counter_25__N_1[9]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[9]));
    defparam counter_5__i9.REGSET = "RESET";
    defparam counter_5__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i8 (.D(counter_25__N_1[8]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[8]));
    defparam counter_5__i8.REGSET = "RESET";
    defparam counter_5__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i7 (.D(counter_25__N_1[7]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[7]));
    defparam counter_5__i7.REGSET = "RESET";
    defparam counter_5__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i6 (.D(counter_25__N_1[6]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[6]));
    defparam counter_5__i6.REGSET = "RESET";
    defparam counter_5__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i5 (.D(counter_25__N_1[5]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[5]));
    defparam counter_5__i5.REGSET = "RESET";
    defparam counter_5__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i4 (.D(counter_25__N_1[4]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[4]));
    defparam counter_5__i4.REGSET = "RESET";
    defparam counter_5__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i2 (.D(counter_25__N_1[2]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[2]));
    defparam counter_5__i2.REGSET = "RESET";
    defparam counter_5__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i3 (.D(counter_25__N_1[3]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[3]));
    defparam counter_5__i3.REGSET = "RESET";
    defparam counter_5__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i1 (.D(counter_25__N_1[1]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[1]));
    defparam counter_5__i1.REGSET = "RESET";
    defparam counter_5__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B (C (D))))" *) LUT4 i5_4_lut (.A(n367), .B(counter[20]), 
            .C(counter[18]), .D(counter[19]), .Z(n13));
    defparam i5_4_lut.INIT = "0xbfff";
    VLO i2 (.Z(GND_net));
    VHI i1 (.Z(VCC_net));
    (* syn_use_carry_chain=1, lineinfo="@0(35[20],35[34])" *) FD1P3XZ counter_5__i0 (.D(counter_25__N_1[0]), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(counter[0]));
    defparam counter_5__i0.REGSET = "RESET";
    defparam counter_5__i0.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module segment
//

module segment (input s_c_2, input s_c_1, input s_c_3, input s_c_0, 
            output seg_c_1, output seg_c_0, output seg_c_2, output seg_c_4, 
            output seg_c_5, output seg_c_3, output seg_c_6);
    
    
    (* lut_function="(!(A (B (C+!(D))+!B !(C (D)+!C !(D)))+!A (B (C (D)))))", lineinfo="@1(15[9],33[16])" *) LUT4 seg_c_1_I_0_4_lut (.A(s_c_2), 
            .B(s_c_1), .C(s_c_3), .D(s_c_0), .Z(seg_c_1));
    defparam seg_c_1_I_0_4_lut.INIT = "0x3d57";
    (* lut_function="(A (B+!(C (D)))+!A !(B (C (D)+!C !(D))))", lineinfo="@1(15[9],33[16])" *) LUT4 s_c_3_I_0_4_lut (.A(s_c_1), 
            .B(s_c_2), .C(s_c_3), .D(s_c_0), .Z(seg_c_0));
    defparam s_c_3_I_0_4_lut.INIT = "0x9ffb";
    (* lut_function="(!(A (B (C (D))+!B !(C+(D)))+!A (B (C)+!B !(C+!(D)))))", lineinfo="@1(15[9],33[16])" *) LUT4 seg_c_2_I_0_4_lut (.A(s_c_0), 
            .B(s_c_3), .C(s_c_2), .D(s_c_1), .Z(seg_c_2));
    defparam seg_c_2_I_0_4_lut.INIT = "0x3ebd";
    (* lut_function="(A (B (C+(D)))+!A (B+((D)+!C)))", lineinfo="@1(15[9],33[16])" *) LUT4 seg_c_4_I_0_4_lut (.A(s_c_0), 
            .B(s_c_3), .C(s_c_2), .D(s_c_1), .Z(seg_c_4));
    defparam seg_c_4_I_0_4_lut.INIT = "0xddc5";
    (* lut_function="(A (B ((D)+!C)+!B !((D)+!C))+!A (B+(C+!(D))))", lineinfo="@1(15[9],33[16])" *) LUT4 seg_c_5_I_0_4_lut (.A(s_c_0), 
            .B(s_c_3), .C(s_c_2), .D(s_c_1), .Z(seg_c_5));
    defparam seg_c_5_I_0_4_lut.INIT = "0xdc7d";
    (* lut_function="(!(A (C (D)+!C !(D))+!A !(B (C+!(D))+!B ((D)+!C))))" *) LUT4 i414_4_lut (.A(s_c_0), 
            .B(s_c_3), .C(s_c_2), .D(s_c_1), .Z(seg_c_3));
    defparam i414_4_lut.INIT = "0x5be5";
    (* lut_function="(A ((C+!(D))+!B)+!A (B (D)+!B !(C (D)+!C !(D))))", lineinfo="@1(15[9],33[16])" *) LUT4 seg_c_6_I_0_4_lut (.A(s_c_1), 
            .B(s_c_0), .C(s_c_3), .D(s_c_2), .Z(seg_c_6));
    defparam seg_c_6_I_0_4_lut.INIT = "0xe7ba";
    
endmodule
