{
  "module_name": "command_table2.h",
  "hash_id": "4b5c17048e212909ffdf05c3de903d8f00f12546dec5e61df4a0d1866d197238",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/bios/command_table2.h",
  "human_readable_source": " \n\n#ifndef __DAL_COMMAND_TABLE2_H__\n#define __DAL_COMMAND_TABLE2_H__\n\nstruct bios_parser;\nstruct bp_encoder_control;\n\nstruct cmd_tbl {\n\tenum bp_result (*dig_encoder_control)(\n\t\tstruct bios_parser *bp,\n\t\tstruct bp_encoder_control *control);\n\tenum bp_result (*encoder_control_dig1)(\n\t\tstruct bios_parser *bp,\n\t\tstruct bp_encoder_control *control);\n\tenum bp_result (*encoder_control_dig2)(\n\t\tstruct bios_parser *bp,\n\t\tstruct bp_encoder_control *control);\n\tenum bp_result (*transmitter_control)(\n\t\tstruct bios_parser *bp,\n\t\tstruct bp_transmitter_control *control);\n\tenum bp_result (*set_pixel_clock)(\n\t\tstruct bios_parser *bp,\n\t\tstruct bp_pixel_clock_parameters *bp_params);\n\tenum bp_result (*enable_spread_spectrum_on_ppll)(\n\t\tstruct bios_parser *bp,\n\t\tstruct bp_spread_spectrum_parameters *bp_params,\n\t\tbool enable);\n\tenum bp_result (*adjust_display_pll)(\n\t\tstruct bios_parser *bp,\n\t\tstruct bp_adjust_pixel_clock_parameters *bp_params);\n\tenum bp_result (*dac1_encoder_control)(\n\t\tstruct bios_parser *bp,\n\t\tbool enable,\n\t\tuint32_t pixel_clock,\n\t\tuint8_t dac_standard);\n\tenum bp_result (*dac2_encoder_control)(\n\t\tstruct bios_parser *bp,\n\t\tbool enable,\n\t\tuint32_t pixel_clock,\n\t\tuint8_t dac_standard);\n\tenum bp_result (*dac1_output_control)(\n\t\tstruct bios_parser *bp,\n\t\tbool enable);\n\tenum bp_result (*dac2_output_control)(\n\t\tstruct bios_parser *bp,\n\t\tbool enable);\n\tenum bp_result (*set_crtc_timing)(\n\t\tstruct bios_parser *bp,\n\t\tstruct bp_hw_crtc_timing_parameters *bp_params);\n\tenum bp_result (*enable_crtc)(\n\t\tstruct bios_parser *bp,\n\t\tenum controller_id controller_id,\n\t\tbool enable);\n\tenum bp_result (*enable_crtc_mem_req)(\n\t\tstruct bios_parser *bp,\n\t\tenum controller_id controller_id,\n\t\tbool enable);\n\tenum bp_result (*program_clock)(\n\t\tstruct bios_parser *bp,\n\t\tstruct bp_pixel_clock_parameters *bp_params);\n\tenum bp_result (*external_encoder_control)(\n\t\t\tstruct bios_parser *bp,\n\t\t\tstruct bp_external_encoder_control *cntl);\n\tenum bp_result (*enable_disp_power_gating)(\n\t\tstruct bios_parser *bp,\n\t\tenum controller_id crtc_id,\n\t\tenum bp_pipe_control_action action);\n\tenum bp_result (*set_dce_clock)(\n\t\tstruct bios_parser *bp,\n\t\tstruct bp_set_dce_clock_parameters *bp_params);\n\tunsigned int (*get_smu_clock_info)(\n\t\t\tstruct bios_parser *bp, uint8_t id);\n\tenum bp_result (*enable_lvtma_control)(struct bios_parser *bp,\n\t\t\tuint8_t uc_pwr_on,\n\t\t\tuint8_t pwrseq_instance,\n\t\t\tuint8_t bypass_panel_control_wait);\n};\n\nvoid dal_firmware_parser_init_cmd_tbl(struct bios_parser *bp);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}