<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_fu_282_p3" SOURCE="MultiSineMaster.cpp:48" VARIABLE="select_ln48" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln45_fu_344_p3" SOURCE="MultiSineMaster.cpp:45" VARIABLE="select_ln45" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_290_p2" SOURCE="MultiSineMaster.cpp:48" VARIABLE="first_iter_0" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_296_p2" SOURCE="MultiSineMaster.cpp:45" VARIABLE="add_ln45_1" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_380_p2" SOURCE="MultiSineMaster.cpp:54" VARIABLE="add_ln54" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_412_p2" SOURCE="MultiSineMaster.cpp:57" VARIABLE="add_ln57" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sineIdx_fu_427_p2" SOURCE="MultiSineMaster.cpp:58" VARIABLE="sineIdx" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_302_p2" SOURCE="MultiSineMaster.cpp:48" VARIABLE="i" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln48_fu_308_p2" SOURCE="MultiSineMaster.cpp:48" VARIABLE="icmp_ln48" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_361_p2" SOURCE="MultiSineMaster.cpp:45" VARIABLE="add_ln45" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln45_fu_314_p2" SOURCE="MultiSineMaster.cpp:45" VARIABLE="icmp_ln45" MODULE="MultiSineMaster" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_48_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="accumulators_U" SOURCE="" VARIABLE="accumulators" MODULE="MultiSineMaster" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="32 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="sine_lut_U" SOURCE="" VARIABLE="sine_lut" MODULE="MultiSineMaster" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="6" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="24 4096 1"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="BUS_A_s_axi_U" SOURCE="" VARIABLE="" MODULE="MultiSineMaster" LOOP="" BUNDLEDNAME="BUS_A" DSP="0" BRAM="2" URAM="0" USAGE="interface" STORAGESUBTYPE="s_axilite" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="MultiSineMaster" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="s_axilite" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="MultiSineMaster" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="4" URAM="0" USAGE="interface" STORAGESUBTYPE="m_axi" STORAGESIZE=""/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="gmem" MODULE="MultiSineMaster" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="" SOURCE="" VARIABLE="debug" MODULE="MultiSineMaster" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
</BindInfo>
