
odom_node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d14  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  08004e24  08004e24  00014e24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   0000000c  08005228  08005228  00015228  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08005234  08005234  00015234  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000854  20000000  08005238  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000298  20000858  08005a8c  00020858  2**3
                  ALLOC
  7 ._user_heap_stack 00000600  20000af0  08005a8c  00020af0  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020854  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001da4b  00000000  00000000  0002087d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003e22  00000000  00000000  0003e2c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00006b83  00000000  00000000  000420ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000b48  00000000  00000000  00048c70  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000da0  00000000  00000000  000497b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  0001ae50  00000000  00000000  0004a558  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000c449  00000000  00000000  000653a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00081292  00000000  00000000  000717f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007b  00000000  00000000  000f2a83  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002d34  00000000  00000000  000f2b00  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         0000003c  00000000  00000000  000f5834  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      00000076  00000000  00000000  000f5870  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000858 	.word	0x20000858
 800012c:	00000000 	.word	0x00000000
 8000130:	08004e0c 	.word	0x08004e0c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000085c 	.word	0x2000085c
 800014c:	08004e0c 	.word	0x08004e0c

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2f>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80008f4:	bf24      	itt	cs
 80008f6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80008fa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80008fe:	d90d      	bls.n	800091c <__aeabi_d2f+0x30>
 8000900:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000904:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000908:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800090c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000910:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000914:	bf08      	it	eq
 8000916:	f020 0001 	biceq.w	r0, r0, #1
 800091a:	4770      	bx	lr
 800091c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000920:	d121      	bne.n	8000966 <__aeabi_d2f+0x7a>
 8000922:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000926:	bfbc      	itt	lt
 8000928:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800092c:	4770      	bxlt	lr
 800092e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000932:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000936:	f1c2 0218 	rsb	r2, r2, #24
 800093a:	f1c2 0c20 	rsb	ip, r2, #32
 800093e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000942:	fa20 f002 	lsr.w	r0, r0, r2
 8000946:	bf18      	it	ne
 8000948:	f040 0001 	orrne.w	r0, r0, #1
 800094c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000950:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000954:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000958:	ea40 000c 	orr.w	r0, r0, ip
 800095c:	fa23 f302 	lsr.w	r3, r3, r2
 8000960:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000964:	e7cc      	b.n	8000900 <__aeabi_d2f+0x14>
 8000966:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800096a:	d107      	bne.n	800097c <__aeabi_d2f+0x90>
 800096c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000970:	bf1e      	ittt	ne
 8000972:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000976:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800097a:	4770      	bxne	lr
 800097c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000980:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000984:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop

0800098c <__aeabi_frsub>:
 800098c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000990:	e002      	b.n	8000998 <__addsf3>
 8000992:	bf00      	nop

08000994 <__aeabi_fsub>:
 8000994:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000998 <__addsf3>:
 8000998:	0042      	lsls	r2, r0, #1
 800099a:	bf1f      	itttt	ne
 800099c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009a0:	ea92 0f03 	teqne	r2, r3
 80009a4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009a8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009ac:	d06a      	beq.n	8000a84 <__addsf3+0xec>
 80009ae:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009b2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009b6:	bfc1      	itttt	gt
 80009b8:	18d2      	addgt	r2, r2, r3
 80009ba:	4041      	eorgt	r1, r0
 80009bc:	4048      	eorgt	r0, r1
 80009be:	4041      	eorgt	r1, r0
 80009c0:	bfb8      	it	lt
 80009c2:	425b      	neglt	r3, r3
 80009c4:	2b19      	cmp	r3, #25
 80009c6:	bf88      	it	hi
 80009c8:	4770      	bxhi	lr
 80009ca:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009ce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009d2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009d6:	bf18      	it	ne
 80009d8:	4240      	negne	r0, r0
 80009da:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009de:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009e2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009e6:	bf18      	it	ne
 80009e8:	4249      	negne	r1, r1
 80009ea:	ea92 0f03 	teq	r2, r3
 80009ee:	d03f      	beq.n	8000a70 <__addsf3+0xd8>
 80009f0:	f1a2 0201 	sub.w	r2, r2, #1
 80009f4:	fa41 fc03 	asr.w	ip, r1, r3
 80009f8:	eb10 000c 	adds.w	r0, r0, ip
 80009fc:	f1c3 0320 	rsb	r3, r3, #32
 8000a00:	fa01 f103 	lsl.w	r1, r1, r3
 8000a04:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a08:	d502      	bpl.n	8000a10 <__addsf3+0x78>
 8000a0a:	4249      	negs	r1, r1
 8000a0c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a10:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a14:	d313      	bcc.n	8000a3e <__addsf3+0xa6>
 8000a16:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a1a:	d306      	bcc.n	8000a2a <__addsf3+0x92>
 8000a1c:	0840      	lsrs	r0, r0, #1
 8000a1e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a22:	f102 0201 	add.w	r2, r2, #1
 8000a26:	2afe      	cmp	r2, #254	; 0xfe
 8000a28:	d251      	bcs.n	8000ace <__addsf3+0x136>
 8000a2a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a2e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a32:	bf08      	it	eq
 8000a34:	f020 0001 	biceq.w	r0, r0, #1
 8000a38:	ea40 0003 	orr.w	r0, r0, r3
 8000a3c:	4770      	bx	lr
 8000a3e:	0049      	lsls	r1, r1, #1
 8000a40:	eb40 0000 	adc.w	r0, r0, r0
 8000a44:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000a48:	f1a2 0201 	sub.w	r2, r2, #1
 8000a4c:	d1ed      	bne.n	8000a2a <__addsf3+0x92>
 8000a4e:	fab0 fc80 	clz	ip, r0
 8000a52:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a56:	ebb2 020c 	subs.w	r2, r2, ip
 8000a5a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a5e:	bfaa      	itet	ge
 8000a60:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a64:	4252      	neglt	r2, r2
 8000a66:	4318      	orrge	r0, r3
 8000a68:	bfbc      	itt	lt
 8000a6a:	40d0      	lsrlt	r0, r2
 8000a6c:	4318      	orrlt	r0, r3
 8000a6e:	4770      	bx	lr
 8000a70:	f092 0f00 	teq	r2, #0
 8000a74:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a78:	bf06      	itte	eq
 8000a7a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a7e:	3201      	addeq	r2, #1
 8000a80:	3b01      	subne	r3, #1
 8000a82:	e7b5      	b.n	80009f0 <__addsf3+0x58>
 8000a84:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a88:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a8c:	bf18      	it	ne
 8000a8e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a92:	d021      	beq.n	8000ad8 <__addsf3+0x140>
 8000a94:	ea92 0f03 	teq	r2, r3
 8000a98:	d004      	beq.n	8000aa4 <__addsf3+0x10c>
 8000a9a:	f092 0f00 	teq	r2, #0
 8000a9e:	bf08      	it	eq
 8000aa0:	4608      	moveq	r0, r1
 8000aa2:	4770      	bx	lr
 8000aa4:	ea90 0f01 	teq	r0, r1
 8000aa8:	bf1c      	itt	ne
 8000aaa:	2000      	movne	r0, #0
 8000aac:	4770      	bxne	lr
 8000aae:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ab2:	d104      	bne.n	8000abe <__addsf3+0x126>
 8000ab4:	0040      	lsls	r0, r0, #1
 8000ab6:	bf28      	it	cs
 8000ab8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000abc:	4770      	bx	lr
 8000abe:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ac2:	bf3c      	itt	cc
 8000ac4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ac8:	4770      	bxcc	lr
 8000aca:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ace:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ad2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ad6:	4770      	bx	lr
 8000ad8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000adc:	bf16      	itet	ne
 8000ade:	4608      	movne	r0, r1
 8000ae0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ae4:	4601      	movne	r1, r0
 8000ae6:	0242      	lsls	r2, r0, #9
 8000ae8:	bf06      	itte	eq
 8000aea:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000aee:	ea90 0f01 	teqeq	r0, r1
 8000af2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_ui2f>:
 8000af8:	f04f 0300 	mov.w	r3, #0
 8000afc:	e004      	b.n	8000b08 <__aeabi_i2f+0x8>
 8000afe:	bf00      	nop

08000b00 <__aeabi_i2f>:
 8000b00:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	bf48      	it	mi
 8000b06:	4240      	negmi	r0, r0
 8000b08:	ea5f 0c00 	movs.w	ip, r0
 8000b0c:	bf08      	it	eq
 8000b0e:	4770      	bxeq	lr
 8000b10:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b14:	4601      	mov	r1, r0
 8000b16:	f04f 0000 	mov.w	r0, #0
 8000b1a:	e01c      	b.n	8000b56 <__aeabi_l2f+0x2a>

08000b1c <__aeabi_ul2f>:
 8000b1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b20:	bf08      	it	eq
 8000b22:	4770      	bxeq	lr
 8000b24:	f04f 0300 	mov.w	r3, #0
 8000b28:	e00a      	b.n	8000b40 <__aeabi_l2f+0x14>
 8000b2a:	bf00      	nop

08000b2c <__aeabi_l2f>:
 8000b2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b30:	bf08      	it	eq
 8000b32:	4770      	bxeq	lr
 8000b34:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b38:	d502      	bpl.n	8000b40 <__aeabi_l2f+0x14>
 8000b3a:	4240      	negs	r0, r0
 8000b3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b40:	ea5f 0c01 	movs.w	ip, r1
 8000b44:	bf02      	ittt	eq
 8000b46:	4684      	moveq	ip, r0
 8000b48:	4601      	moveq	r1, r0
 8000b4a:	2000      	moveq	r0, #0
 8000b4c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b50:	bf08      	it	eq
 8000b52:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b56:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b5a:	fabc f28c 	clz	r2, ip
 8000b5e:	3a08      	subs	r2, #8
 8000b60:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b64:	db10      	blt.n	8000b88 <__aeabi_l2f+0x5c>
 8000b66:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b6a:	4463      	add	r3, ip
 8000b6c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b70:	f1c2 0220 	rsb	r2, r2, #32
 8000b74:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b78:	fa20 f202 	lsr.w	r2, r0, r2
 8000b7c:	eb43 0002 	adc.w	r0, r3, r2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f102 0220 	add.w	r2, r2, #32
 8000b8c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b90:	f1c2 0220 	rsb	r2, r2, #32
 8000b94:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b98:	fa21 f202 	lsr.w	r2, r1, r2
 8000b9c:	eb43 0002 	adc.w	r0, r3, r2
 8000ba0:	bf08      	it	eq
 8000ba2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_fmul>:
 8000ba8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000bac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bb0:	bf1e      	ittt	ne
 8000bb2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bb6:	ea92 0f0c 	teqne	r2, ip
 8000bba:	ea93 0f0c 	teqne	r3, ip
 8000bbe:	d06f      	beq.n	8000ca0 <__aeabi_fmul+0xf8>
 8000bc0:	441a      	add	r2, r3
 8000bc2:	ea80 0c01 	eor.w	ip, r0, r1
 8000bc6:	0240      	lsls	r0, r0, #9
 8000bc8:	bf18      	it	ne
 8000bca:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bce:	d01e      	beq.n	8000c0e <__aeabi_fmul+0x66>
 8000bd0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000bd4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bd8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bdc:	fba0 3101 	umull	r3, r1, r0, r1
 8000be0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000be4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000be8:	bf3e      	ittt	cc
 8000bea:	0049      	lslcc	r1, r1, #1
 8000bec:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bf0:	005b      	lslcc	r3, r3, #1
 8000bf2:	ea40 0001 	orr.w	r0, r0, r1
 8000bf6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000bfa:	2afd      	cmp	r2, #253	; 0xfd
 8000bfc:	d81d      	bhi.n	8000c3a <__aeabi_fmul+0x92>
 8000bfe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000c02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c06:	bf08      	it	eq
 8000c08:	f020 0001 	biceq.w	r0, r0, #1
 8000c0c:	4770      	bx	lr
 8000c0e:	f090 0f00 	teq	r0, #0
 8000c12:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c16:	bf08      	it	eq
 8000c18:	0249      	lsleq	r1, r1, #9
 8000c1a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c1e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c22:	3a7f      	subs	r2, #127	; 0x7f
 8000c24:	bfc2      	ittt	gt
 8000c26:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c2a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c2e:	4770      	bxgt	lr
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	3a01      	subs	r2, #1
 8000c3a:	dc5d      	bgt.n	8000cf8 <__aeabi_fmul+0x150>
 8000c3c:	f112 0f19 	cmn.w	r2, #25
 8000c40:	bfdc      	itt	le
 8000c42:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c46:	4770      	bxle	lr
 8000c48:	f1c2 0200 	rsb	r2, r2, #0
 8000c4c:	0041      	lsls	r1, r0, #1
 8000c4e:	fa21 f102 	lsr.w	r1, r1, r2
 8000c52:	f1c2 0220 	rsb	r2, r2, #32
 8000c56:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c5a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c5e:	f140 0000 	adc.w	r0, r0, #0
 8000c62:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c66:	bf08      	it	eq
 8000c68:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c6c:	4770      	bx	lr
 8000c6e:	f092 0f00 	teq	r2, #0
 8000c72:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c76:	bf02      	ittt	eq
 8000c78:	0040      	lsleq	r0, r0, #1
 8000c7a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c7e:	3a01      	subeq	r2, #1
 8000c80:	d0f9      	beq.n	8000c76 <__aeabi_fmul+0xce>
 8000c82:	ea40 000c 	orr.w	r0, r0, ip
 8000c86:	f093 0f00 	teq	r3, #0
 8000c8a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c8e:	bf02      	ittt	eq
 8000c90:	0049      	lsleq	r1, r1, #1
 8000c92:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c96:	3b01      	subeq	r3, #1
 8000c98:	d0f9      	beq.n	8000c8e <__aeabi_fmul+0xe6>
 8000c9a:	ea41 010c 	orr.w	r1, r1, ip
 8000c9e:	e78f      	b.n	8000bc0 <__aeabi_fmul+0x18>
 8000ca0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ca4:	ea92 0f0c 	teq	r2, ip
 8000ca8:	bf18      	it	ne
 8000caa:	ea93 0f0c 	teqne	r3, ip
 8000cae:	d00a      	beq.n	8000cc6 <__aeabi_fmul+0x11e>
 8000cb0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000cb4:	bf18      	it	ne
 8000cb6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000cba:	d1d8      	bne.n	8000c6e <__aeabi_fmul+0xc6>
 8000cbc:	ea80 0001 	eor.w	r0, r0, r1
 8000cc0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cc4:	4770      	bx	lr
 8000cc6:	f090 0f00 	teq	r0, #0
 8000cca:	bf17      	itett	ne
 8000ccc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000cd0:	4608      	moveq	r0, r1
 8000cd2:	f091 0f00 	teqne	r1, #0
 8000cd6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000cda:	d014      	beq.n	8000d06 <__aeabi_fmul+0x15e>
 8000cdc:	ea92 0f0c 	teq	r2, ip
 8000ce0:	d101      	bne.n	8000ce6 <__aeabi_fmul+0x13e>
 8000ce2:	0242      	lsls	r2, r0, #9
 8000ce4:	d10f      	bne.n	8000d06 <__aeabi_fmul+0x15e>
 8000ce6:	ea93 0f0c 	teq	r3, ip
 8000cea:	d103      	bne.n	8000cf4 <__aeabi_fmul+0x14c>
 8000cec:	024b      	lsls	r3, r1, #9
 8000cee:	bf18      	it	ne
 8000cf0:	4608      	movne	r0, r1
 8000cf2:	d108      	bne.n	8000d06 <__aeabi_fmul+0x15e>
 8000cf4:	ea80 0001 	eor.w	r0, r0, r1
 8000cf8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cfc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d00:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d04:	4770      	bx	lr
 8000d06:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d0a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d0e:	4770      	bx	lr

08000d10 <__aeabi_fdiv>:
 8000d10:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d14:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d18:	bf1e      	ittt	ne
 8000d1a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d1e:	ea92 0f0c 	teqne	r2, ip
 8000d22:	ea93 0f0c 	teqne	r3, ip
 8000d26:	d069      	beq.n	8000dfc <__aeabi_fdiv+0xec>
 8000d28:	eba2 0203 	sub.w	r2, r2, r3
 8000d2c:	ea80 0c01 	eor.w	ip, r0, r1
 8000d30:	0249      	lsls	r1, r1, #9
 8000d32:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d36:	d037      	beq.n	8000da8 <__aeabi_fdiv+0x98>
 8000d38:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d3c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d40:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d44:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	bf38      	it	cc
 8000d4c:	005b      	lslcc	r3, r3, #1
 8000d4e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d52:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d56:	428b      	cmp	r3, r1
 8000d58:	bf24      	itt	cs
 8000d5a:	1a5b      	subcs	r3, r3, r1
 8000d5c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d60:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d64:	bf24      	itt	cs
 8000d66:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d6a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d6e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d72:	bf24      	itt	cs
 8000d74:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d78:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d7c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d80:	bf24      	itt	cs
 8000d82:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d86:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d8a:	011b      	lsls	r3, r3, #4
 8000d8c:	bf18      	it	ne
 8000d8e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d92:	d1e0      	bne.n	8000d56 <__aeabi_fdiv+0x46>
 8000d94:	2afd      	cmp	r2, #253	; 0xfd
 8000d96:	f63f af50 	bhi.w	8000c3a <__aeabi_fmul+0x92>
 8000d9a:	428b      	cmp	r3, r1
 8000d9c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da0:	bf08      	it	eq
 8000da2:	f020 0001 	biceq.w	r0, r0, #1
 8000da6:	4770      	bx	lr
 8000da8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dac:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000db0:	327f      	adds	r2, #127	; 0x7f
 8000db2:	bfc2      	ittt	gt
 8000db4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dbc:	4770      	bxgt	lr
 8000dbe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dc2:	f04f 0300 	mov.w	r3, #0
 8000dc6:	3a01      	subs	r2, #1
 8000dc8:	e737      	b.n	8000c3a <__aeabi_fmul+0x92>
 8000dca:	f092 0f00 	teq	r2, #0
 8000dce:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dd2:	bf02      	ittt	eq
 8000dd4:	0040      	lsleq	r0, r0, #1
 8000dd6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dda:	3a01      	subeq	r2, #1
 8000ddc:	d0f9      	beq.n	8000dd2 <__aeabi_fdiv+0xc2>
 8000dde:	ea40 000c 	orr.w	r0, r0, ip
 8000de2:	f093 0f00 	teq	r3, #0
 8000de6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dea:	bf02      	ittt	eq
 8000dec:	0049      	lsleq	r1, r1, #1
 8000dee:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000df2:	3b01      	subeq	r3, #1
 8000df4:	d0f9      	beq.n	8000dea <__aeabi_fdiv+0xda>
 8000df6:	ea41 010c 	orr.w	r1, r1, ip
 8000dfa:	e795      	b.n	8000d28 <__aeabi_fdiv+0x18>
 8000dfc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e00:	ea92 0f0c 	teq	r2, ip
 8000e04:	d108      	bne.n	8000e18 <__aeabi_fdiv+0x108>
 8000e06:	0242      	lsls	r2, r0, #9
 8000e08:	f47f af7d 	bne.w	8000d06 <__aeabi_fmul+0x15e>
 8000e0c:	ea93 0f0c 	teq	r3, ip
 8000e10:	f47f af70 	bne.w	8000cf4 <__aeabi_fmul+0x14c>
 8000e14:	4608      	mov	r0, r1
 8000e16:	e776      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e18:	ea93 0f0c 	teq	r3, ip
 8000e1c:	d104      	bne.n	8000e28 <__aeabi_fdiv+0x118>
 8000e1e:	024b      	lsls	r3, r1, #9
 8000e20:	f43f af4c 	beq.w	8000cbc <__aeabi_fmul+0x114>
 8000e24:	4608      	mov	r0, r1
 8000e26:	e76e      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e28:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e2c:	bf18      	it	ne
 8000e2e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e32:	d1ca      	bne.n	8000dca <__aeabi_fdiv+0xba>
 8000e34:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e38:	f47f af5c 	bne.w	8000cf4 <__aeabi_fmul+0x14c>
 8000e3c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e40:	f47f af3c 	bne.w	8000cbc <__aeabi_fmul+0x114>
 8000e44:	e75f      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e46:	bf00      	nop

08000e48 <__gesf2>:
 8000e48:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000e4c:	e006      	b.n	8000e5c <__cmpsf2+0x4>
 8000e4e:	bf00      	nop

08000e50 <__lesf2>:
 8000e50:	f04f 0c01 	mov.w	ip, #1
 8000e54:	e002      	b.n	8000e5c <__cmpsf2+0x4>
 8000e56:	bf00      	nop

08000e58 <__cmpsf2>:
 8000e58:	f04f 0c01 	mov.w	ip, #1
 8000e5c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e60:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e64:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e6c:	bf18      	it	ne
 8000e6e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e72:	d011      	beq.n	8000e98 <__cmpsf2+0x40>
 8000e74:	b001      	add	sp, #4
 8000e76:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e7a:	bf18      	it	ne
 8000e7c:	ea90 0f01 	teqne	r0, r1
 8000e80:	bf58      	it	pl
 8000e82:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e86:	bf88      	it	hi
 8000e88:	17c8      	asrhi	r0, r1, #31
 8000e8a:	bf38      	it	cc
 8000e8c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e90:	bf18      	it	ne
 8000e92:	f040 0001 	orrne.w	r0, r0, #1
 8000e96:	4770      	bx	lr
 8000e98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e9c:	d102      	bne.n	8000ea4 <__cmpsf2+0x4c>
 8000e9e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000ea2:	d105      	bne.n	8000eb0 <__cmpsf2+0x58>
 8000ea4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ea8:	d1e4      	bne.n	8000e74 <__cmpsf2+0x1c>
 8000eaa:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000eae:	d0e1      	beq.n	8000e74 <__cmpsf2+0x1c>
 8000eb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <__aeabi_cfrcmple>:
 8000eb8:	4684      	mov	ip, r0
 8000eba:	4608      	mov	r0, r1
 8000ebc:	4661      	mov	r1, ip
 8000ebe:	e7ff      	b.n	8000ec0 <__aeabi_cfcmpeq>

08000ec0 <__aeabi_cfcmpeq>:
 8000ec0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ec2:	f7ff ffc9 	bl	8000e58 <__cmpsf2>
 8000ec6:	2800      	cmp	r0, #0
 8000ec8:	bf48      	it	mi
 8000eca:	f110 0f00 	cmnmi.w	r0, #0
 8000ece:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ed0 <__aeabi_fcmpeq>:
 8000ed0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ed4:	f7ff fff4 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000ed8:	bf0c      	ite	eq
 8000eda:	2001      	moveq	r0, #1
 8000edc:	2000      	movne	r0, #0
 8000ede:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_fcmplt>:
 8000ee4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee8:	f7ff ffea 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000eec:	bf34      	ite	cc
 8000eee:	2001      	movcc	r0, #1
 8000ef0:	2000      	movcs	r0, #0
 8000ef2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ef6:	bf00      	nop

08000ef8 <__aeabi_fcmple>:
 8000ef8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000efc:	f7ff ffe0 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000f00:	bf94      	ite	ls
 8000f02:	2001      	movls	r0, #1
 8000f04:	2000      	movhi	r0, #0
 8000f06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f0a:	bf00      	nop

08000f0c <__aeabi_fcmpge>:
 8000f0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f10:	f7ff ffd2 	bl	8000eb8 <__aeabi_cfrcmple>
 8000f14:	bf94      	ite	ls
 8000f16:	2001      	movls	r0, #1
 8000f18:	2000      	movhi	r0, #0
 8000f1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f1e:	bf00      	nop

08000f20 <__aeabi_fcmpgt>:
 8000f20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f24:	f7ff ffc8 	bl	8000eb8 <__aeabi_cfrcmple>
 8000f28:	bf34      	ite	cc
 8000f2a:	2001      	movcc	r0, #1
 8000f2c:	2000      	movcs	r0, #0
 8000f2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f32:	bf00      	nop

08000f34 <__aeabi_fcmpun>:
 8000f34:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f40:	d102      	bne.n	8000f48 <__aeabi_fcmpun+0x14>
 8000f42:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f46:	d108      	bne.n	8000f5a <__aeabi_fcmpun+0x26>
 8000f48:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f4c:	d102      	bne.n	8000f54 <__aeabi_fcmpun+0x20>
 8000f4e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f52:	d102      	bne.n	8000f5a <__aeabi_fcmpun+0x26>
 8000f54:	f04f 0000 	mov.w	r0, #0
 8000f58:	4770      	bx	lr
 8000f5a:	f04f 0001 	mov.w	r0, #1
 8000f5e:	4770      	bx	lr

08000f60 <__aeabi_f2iz>:
 8000f60:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f64:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f68:	d30f      	bcc.n	8000f8a <__aeabi_f2iz+0x2a>
 8000f6a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f6e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f72:	d90d      	bls.n	8000f90 <__aeabi_f2iz+0x30>
 8000f74:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f78:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f7c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000f80:	fa23 f002 	lsr.w	r0, r3, r2
 8000f84:	bf18      	it	ne
 8000f86:	4240      	negne	r0, r0
 8000f88:	4770      	bx	lr
 8000f8a:	f04f 0000 	mov.w	r0, #0
 8000f8e:	4770      	bx	lr
 8000f90:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f94:	d101      	bne.n	8000f9a <__aeabi_f2iz+0x3a>
 8000f96:	0242      	lsls	r2, r0, #9
 8000f98:	d105      	bne.n	8000fa6 <__aeabi_f2iz+0x46>
 8000f9a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000f9e:	bf08      	it	eq
 8000fa0:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000fa4:	4770      	bx	lr
 8000fa6:	f04f 0000 	mov.w	r0, #0
 8000faa:	4770      	bx	lr

08000fac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fac:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fae:	4b0e      	ldr	r3, [pc, #56]	; (8000fe8 <HAL_InitTick+0x3c>)
{
 8000fb0:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fb2:	7818      	ldrb	r0, [r3, #0]
 8000fb4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fb8:	fbb3 f3f0 	udiv	r3, r3, r0
 8000fbc:	4a0b      	ldr	r2, [pc, #44]	; (8000fec <HAL_InitTick+0x40>)
 8000fbe:	6810      	ldr	r0, [r2, #0]
 8000fc0:	fbb0 f0f3 	udiv	r0, r0, r3
 8000fc4:	f000 fa0e 	bl	80013e4 <HAL_SYSTICK_Config>
 8000fc8:	4604      	mov	r4, r0
 8000fca:	b958      	cbnz	r0, 8000fe4 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fcc:	2d0f      	cmp	r5, #15
 8000fce:	d809      	bhi.n	8000fe4 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	4629      	mov	r1, r5
 8000fd4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000fd8:	f000 f9c4 	bl	8001364 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fdc:	4620      	mov	r0, r4
 8000fde:	4b04      	ldr	r3, [pc, #16]	; (8000ff0 <HAL_InitTick+0x44>)
 8000fe0:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000fe2:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000fe4:	2001      	movs	r0, #1
 8000fe6:	e7fc      	b.n	8000fe2 <HAL_InitTick+0x36>
 8000fe8:	20000000 	.word	0x20000000
 8000fec:	2000000c 	.word	0x2000000c
 8000ff0:	20000004 	.word	0x20000004

08000ff4 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ff4:	4a07      	ldr	r2, [pc, #28]	; (8001014 <HAL_Init+0x20>)
{
 8000ff6:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ff8:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ffa:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ffc:	f043 0310 	orr.w	r3, r3, #16
 8001000:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001002:	f000 f99d 	bl	8001340 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001006:	2000      	movs	r0, #0
 8001008:	f7ff ffd0 	bl	8000fac <HAL_InitTick>
  HAL_MspInit();
 800100c:	f002 fa04 	bl	8003418 <HAL_MspInit>
}
 8001010:	2000      	movs	r0, #0
 8001012:	bd08      	pop	{r3, pc}
 8001014:	40022000 	.word	0x40022000

08001018 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001018:	4a03      	ldr	r2, [pc, #12]	; (8001028 <HAL_IncTick+0x10>)
 800101a:	4b04      	ldr	r3, [pc, #16]	; (800102c <HAL_IncTick+0x14>)
 800101c:	6811      	ldr	r1, [r2, #0]
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	440b      	add	r3, r1
 8001022:	6013      	str	r3, [r2, #0]
}
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	20000adc 	.word	0x20000adc
 800102c:	20000000 	.word	0x20000000

08001030 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001030:	4b01      	ldr	r3, [pc, #4]	; (8001038 <HAL_GetTick+0x8>)
 8001032:	6818      	ldr	r0, [r3, #0]
}
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	20000adc 	.word	0x20000adc

0800103c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800103c:	b538      	push	{r3, r4, r5, lr}
 800103e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001040:	f7ff fff6 	bl	8001030 <HAL_GetTick>
 8001044:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001046:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8001048:	bf1e      	ittt	ne
 800104a:	4b04      	ldrne	r3, [pc, #16]	; (800105c <HAL_Delay+0x20>)
 800104c:	781b      	ldrbne	r3, [r3, #0]
 800104e:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001050:	f7ff ffee 	bl	8001030 <HAL_GetTick>
 8001054:	1b40      	subs	r0, r0, r5
 8001056:	42a0      	cmp	r0, r4
 8001058:	d3fa      	bcc.n	8001050 <HAL_Delay+0x14>
  {
  }
}
 800105a:	bd38      	pop	{r3, r4, r5, pc}
 800105c:	20000000 	.word	0x20000000

08001060 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001060:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001062:	4604      	mov	r4, r0
 8001064:	2800      	cmp	r0, #0
 8001066:	d06e      	beq.n	8001146 <HAL_CAN_Init+0xe6>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 8001068:	f890 3020 	ldrb.w	r3, [r0, #32]
 800106c:	b90b      	cbnz	r3, 8001072 <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800106e:	f002 f9f5 	bl	800345c <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001072:	6822      	ldr	r2, [r4, #0]
 8001074:	6813      	ldr	r3, [r2, #0]
 8001076:	f023 0302 	bic.w	r3, r3, #2
 800107a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800107c:	f7ff ffd8 	bl	8001030 <HAL_GetTick>
 8001080:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001082:	6823      	ldr	r3, [r4, #0]
 8001084:	685a      	ldr	r2, [r3, #4]
 8001086:	0791      	lsls	r1, r2, #30
 8001088:	d451      	bmi.n	800112e <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800108a:	681a      	ldr	r2, [r3, #0]
 800108c:	f042 0201 	orr.w	r2, r2, #1
 8001090:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001092:	f7ff ffcd 	bl	8001030 <HAL_GetTick>
 8001096:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001098:	6823      	ldr	r3, [r4, #0]
 800109a:	685a      	ldr	r2, [r3, #4]
 800109c:	07d2      	lsls	r2, r2, #31
 800109e:	d554      	bpl.n	800114a <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80010a0:	7e22      	ldrb	r2, [r4, #24]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80010a2:	2000      	movs	r0, #0
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80010a4:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	bf0c      	ite	eq
 80010aa:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80010ae:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 80010b2:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 80010b4:	7e62      	ldrb	r2, [r4, #25]
 80010b6:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	bf0c      	ite	eq
 80010bc:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80010c0:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 80010c4:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 80010c6:	7ea2      	ldrb	r2, [r4, #26]
 80010c8:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	bf0c      	ite	eq
 80010ce:	f042 0220 	orreq.w	r2, r2, #32
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80010d2:	f022 0220 	bicne.w	r2, r2, #32
 80010d6:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 80010d8:	7ee2      	ldrb	r2, [r4, #27]
 80010da:	2a01      	cmp	r2, #1
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80010dc:	681a      	ldr	r2, [r3, #0]
 80010de:	bf0c      	ite	eq
 80010e0:	f022 0210 	biceq.w	r2, r2, #16
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80010e4:	f042 0210 	orrne.w	r2, r2, #16
 80010e8:	601a      	str	r2, [r3, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80010ea:	7f22      	ldrb	r2, [r4, #28]
 80010ec:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80010ee:	681a      	ldr	r2, [r3, #0]
 80010f0:	bf0c      	ite	eq
 80010f2:	f042 0208 	orreq.w	r2, r2, #8
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80010f6:	f022 0208 	bicne.w	r2, r2, #8
 80010fa:	601a      	str	r2, [r3, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80010fc:	7f62      	ldrb	r2, [r4, #29]
 80010fe:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001100:	681a      	ldr	r2, [r3, #0]
 8001102:	bf0c      	ite	eq
 8001104:	f042 0204 	orreq.w	r2, r2, #4
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001108:	f022 0204 	bicne.w	r2, r2, #4
 800110c:	601a      	str	r2, [r3, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800110e:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8001112:	430a      	orrs	r2, r1
 8001114:	6921      	ldr	r1, [r4, #16]
 8001116:	430a      	orrs	r2, r1
 8001118:	6961      	ldr	r1, [r4, #20]
 800111a:	430a      	orrs	r2, r1
 800111c:	6861      	ldr	r1, [r4, #4]
 800111e:	3901      	subs	r1, #1
 8001120:	430a      	orrs	r2, r1
 8001122:	61da      	str	r2, [r3, #28]

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001124:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001126:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8001128:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
}
 800112c:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800112e:	f7ff ff7f 	bl	8001030 <HAL_GetTick>
 8001132:	1b40      	subs	r0, r0, r5
 8001134:	280a      	cmp	r0, #10
 8001136:	d9a4      	bls.n	8001082 <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001138:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800113a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800113e:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8001140:	2305      	movs	r3, #5
 8001142:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 8001146:	2001      	movs	r0, #1
 8001148:	e7f0      	b.n	800112c <HAL_CAN_Init+0xcc>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800114a:	f7ff ff71 	bl	8001030 <HAL_GetTick>
 800114e:	1b40      	subs	r0, r0, r5
 8001150:	280a      	cmp	r0, #10
 8001152:	d9a1      	bls.n	8001098 <HAL_CAN_Init+0x38>
 8001154:	e7f0      	b.n	8001138 <HAL_CAN_Init+0xd8>

08001156 <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001156:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 800115a:	b570      	push	{r4, r5, r6, lr}

  if ((state == HAL_CAN_STATE_READY) ||
 800115c:	3b01      	subs	r3, #1
 800115e:	2b01      	cmp	r3, #1
 8001160:	d85f      	bhi.n	8001222 <HAL_CAN_ConfigFilter+0xcc>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001162:	2401      	movs	r4, #1
  CAN_TypeDef *can_ip = hcan->Instance;
 8001164:	6803      	ldr	r3, [r0, #0]
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001166:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800116a:	f042 0201 	orr.w	r2, r2, #1
 800116e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001172:	694a      	ldr	r2, [r1, #20]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001174:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001178:	f002 001f 	and.w	r0, r2, #31
 800117c:	fa04 f000 	lsl.w	r0, r4, r0
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001180:	43c4      	mvns	r4, r0
 8001182:	4025      	ands	r5, r4
 8001184:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001188:	69cd      	ldr	r5, [r1, #28]
 800118a:	bb85      	cbnz	r5, 80011ee <HAL_CAN_ConfigFilter+0x98>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800118c:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001190:	68ce      	ldr	r6, [r1, #12]
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001192:	4025      	ands	r5, r4
 8001194:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001198:	888d      	ldrh	r5, [r1, #4]
 800119a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800119e:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80011a2:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011a6:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80011a8:	880d      	ldrh	r5, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011aa:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80011ae:	f8c2 5244 	str.w	r5, [r2, #580]	; 0x244
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80011b2:	698a      	ldr	r2, [r1, #24]
 80011b4:	bb6a      	cbnz	r2, 8001212 <HAL_CAN_ConfigFilter+0xbc>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80011b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80011ba:	4022      	ands	r2, r4
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80011bc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80011c0:	690a      	ldr	r2, [r1, #16]
 80011c2:	bb52      	cbnz	r2, 800121a <HAL_CAN_ConfigFilter+0xc4>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80011c4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80011c8:	4022      	ands	r2, r4
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80011ca:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80011ce:	6a0a      	ldr	r2, [r1, #32]
 80011d0:	2a01      	cmp	r2, #1
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80011d2:	bf02      	ittt	eq
 80011d4:	f8d3 221c 	ldreq.w	r2, [r3, #540]	; 0x21c
 80011d8:	4310      	orreq	r0, r2
 80011da:	f8c3 021c 	streq.w	r0, [r3, #540]	; 0x21c

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);

    /* Return function status */
    return HAL_OK;
 80011de:	2000      	movs	r0, #0
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80011e0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80011e4:	f022 0201 	bic.w	r2, r2, #1
 80011e8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 80011ec:	bd70      	pop	{r4, r5, r6, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80011ee:	2d01      	cmp	r5, #1
 80011f0:	d1df      	bne.n	80011b2 <HAL_CAN_ConfigFilter+0x5c>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80011f2:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80011f6:	680e      	ldr	r6, [r1, #0]
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80011f8:	4305      	orrs	r5, r0
 80011fa:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80011fe:	888d      	ldrh	r5, [r1, #4]
 8001200:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001204:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001208:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800120c:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800120e:	898d      	ldrh	r5, [r1, #12]
 8001210:	e7cb      	b.n	80011aa <HAL_CAN_ConfigFilter+0x54>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001212:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001216:	4302      	orrs	r2, r0
 8001218:	e7d0      	b.n	80011bc <HAL_CAN_ConfigFilter+0x66>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800121a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800121e:	4302      	orrs	r2, r0
 8001220:	e7d3      	b.n	80011ca <HAL_CAN_ConfigFilter+0x74>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001222:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001224:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001228:	6243      	str	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 800122a:	2001      	movs	r0, #1
 800122c:	e7de      	b.n	80011ec <HAL_CAN_ConfigFilter+0x96>

0800122e <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800122e:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001230:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 8001234:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 8001236:	2b01      	cmp	r3, #1
 8001238:	d11f      	bne.n	800127a <HAL_CAN_Start+0x4c>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800123a:	2302      	movs	r3, #2

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800123c:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 800123e:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001242:	6813      	ldr	r3, [r2, #0]
 8001244:	f023 0301 	bic.w	r3, r3, #1
 8001248:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800124a:	f7ff fef1 	bl	8001030 <HAL_GetTick>
 800124e:	4605      	mov	r5, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001250:	6823      	ldr	r3, [r4, #0]
 8001252:	6858      	ldr	r0, [r3, #4]
 8001254:	f010 0001 	ands.w	r0, r0, #1
 8001258:	d101      	bne.n	800125e <HAL_CAN_Start+0x30>
        return HAL_ERROR;
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800125a:	6260      	str	r0, [r4, #36]	; 0x24
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
  }
}
 800125c:	bd38      	pop	{r3, r4, r5, pc}
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800125e:	f7ff fee7 	bl	8001030 <HAL_GetTick>
 8001262:	1b40      	subs	r0, r0, r5
 8001264:	280a      	cmp	r0, #10
 8001266:	d9f3      	bls.n	8001250 <HAL_CAN_Start+0x22>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001268:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800126a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800126e:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8001270:	2305      	movs	r3, #5
 8001272:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 8001276:	2001      	movs	r0, #1
 8001278:	e7f0      	b.n	800125c <HAL_CAN_Start+0x2e>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800127a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800127c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001280:	6243      	str	r3, [r0, #36]	; 0x24
 8001282:	e7f8      	b.n	8001276 <HAL_CAN_Start+0x48>

08001284 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001284:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001286:	f890 5020 	ldrb.w	r5, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800128a:	6806      	ldr	r6, [r0, #0]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800128c:	3d01      	subs	r5, #1
 800128e:	2d01      	cmp	r5, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001290:	68b4      	ldr	r4, [r6, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 8001292:	d840      	bhi.n	8001316 <HAL_CAN_AddTxMessage+0x92>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001294:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 8001298:	d039      	beq.n	800130e <HAL_CAN_AddTxMessage+0x8a>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800129a:	f3c4 6401 	ubfx	r4, r4, #24, #2

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800129e:	2c03      	cmp	r4, #3
 80012a0:	f04f 0501 	mov.w	r5, #1
 80012a4:	d105      	bne.n	80012b2 <HAL_CAN_AddTxMessage+0x2e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80012a6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80012a8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80012ac:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80012ae:	2001      	movs	r0, #1
 80012b0:	e027      	b.n	8001302 <HAL_CAN_AddTxMessage+0x7e>
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80012b2:	40a5      	lsls	r5, r4
 80012b4:	601d      	str	r5, [r3, #0]
 80012b6:	e9d1 0702 	ldrd	r0, r7, [r1, #8]
 80012ba:	f104 0318 	add.w	r3, r4, #24
      if (pHeader->IDE == CAN_ID_STD)
 80012be:	bb08      	cbnz	r0, 8001304 <HAL_CAN_AddTxMessage+0x80>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80012c0:	6808      	ldr	r0, [r1, #0]
 80012c2:	ea47 5040 	orr.w	r0, r7, r0, lsl #21
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80012c6:	011b      	lsls	r3, r3, #4
 80012c8:	50f0      	str	r0, [r6, r3]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80012ca:	6908      	ldr	r0, [r1, #16]
 80012cc:	0124      	lsls	r4, r4, #4
 80012ce:	1933      	adds	r3, r6, r4
 80012d0:	f8c3 0184 	str.w	r0, [r3, #388]	; 0x184
      return HAL_OK;
 80012d4:	2000      	movs	r0, #0
      if (pHeader->TransmitGlobalTime == ENABLE)
 80012d6:	7d09      	ldrb	r1, [r1, #20]
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80012d8:	4434      	add	r4, r6
      if (pHeader->TransmitGlobalTime == ENABLE)
 80012da:	2901      	cmp	r1, #1
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80012dc:	bf02      	ittt	eq
 80012de:	f8d3 1184 	ldreq.w	r1, [r3, #388]	; 0x184
 80012e2:	f441 7180 	orreq.w	r1, r1, #256	; 0x100
 80012e6:	f8c3 1184 	streq.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80012ea:	6851      	ldr	r1, [r2, #4]
 80012ec:	f8c4 118c 	str.w	r1, [r4, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80012f0:	6812      	ldr	r2, [r2, #0]
 80012f2:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80012f6:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 80012fa:	f042 0201 	orr.w	r2, r2, #1
 80012fe:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 8001302:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001304:	684d      	ldr	r5, [r1, #4]
                                                           pHeader->IDE |
 8001306:	4338      	orrs	r0, r7
 8001308:	ea40 00c5 	orr.w	r0, r0, r5, lsl #3
 800130c:	e7db      	b.n	80012c6 <HAL_CAN_AddTxMessage+0x42>
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800130e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001310:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001314:	e7ca      	b.n	80012ac <HAL_CAN_AddTxMessage+0x28>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001316:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001318:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800131c:	e7c6      	b.n	80012ac <HAL_CAN_AddTxMessage+0x28>

0800131e <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 800131e:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001322:	3b01      	subs	r3, #1
 8001324:	2b01      	cmp	r3, #1
 8001326:	d805      	bhi.n	8001334 <HAL_CAN_ActivateNotification+0x16>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001328:	6802      	ldr	r2, [r0, #0]

    /* Return function status */
    return HAL_OK;
 800132a:	2000      	movs	r0, #0
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800132c:	6953      	ldr	r3, [r2, #20]
 800132e:	4319      	orrs	r1, r3
 8001330:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 8001332:	4770      	bx	lr
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001334:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001336:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800133a:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800133c:	2001      	movs	r0, #1
  }
}
 800133e:	4770      	bx	lr

08001340 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001340:	4a07      	ldr	r2, [pc, #28]	; (8001360 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001342:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001344:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001346:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800134a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800134e:	041b      	lsls	r3, r3, #16
 8001350:	0c1b      	lsrs	r3, r3, #16
 8001352:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001356:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800135a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800135c:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800135e:	4770      	bx	lr
 8001360:	e000ed00 	.word	0xe000ed00

08001364 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001364:	4b17      	ldr	r3, [pc, #92]	; (80013c4 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001366:	b570      	push	{r4, r5, r6, lr}
 8001368:	68dc      	ldr	r4, [r3, #12]

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800136a:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800136e:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001372:	f1c4 0507 	rsb	r5, r4, #7
 8001376:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001378:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800137c:	bf28      	it	cs
 800137e:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001380:	2b06      	cmp	r3, #6
 8001382:	bf98      	it	ls
 8001384:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001386:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800138a:	bf88      	it	hi
 800138c:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800138e:	ea21 0303 	bic.w	r3, r1, r3
 8001392:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001394:	fa06 f404 	lsl.w	r4, r6, r4
 8001398:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) < 0)
 800139c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800139e:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013a2:	bfa8      	it	ge
 80013a4:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 80013a8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ac:	bfb8      	it	lt
 80013ae:	4a06      	ldrlt	r2, [pc, #24]	; (80013c8 <HAL_NVIC_SetPriority+0x64>)
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	bfb5      	itete	lt
 80013b4:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013b8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013bc:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013be:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80013c2:	bd70      	pop	{r4, r5, r6, pc}
 80013c4:	e000ed00 	.word	0xe000ed00
 80013c8:	e000ed14 	.word	0xe000ed14

080013cc <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80013cc:	2301      	movs	r3, #1
 80013ce:	0942      	lsrs	r2, r0, #5
 80013d0:	f000 001f 	and.w	r0, r0, #31
 80013d4:	fa03 f000 	lsl.w	r0, r3, r0
 80013d8:	4b01      	ldr	r3, [pc, #4]	; (80013e0 <HAL_NVIC_EnableIRQ+0x14>)
 80013da:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80013de:	4770      	bx	lr
 80013e0:	e000e100 	.word	0xe000e100

080013e4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013e4:	3801      	subs	r0, #1
 80013e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80013ea:	d20a      	bcs.n	8001402 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ec:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013ee:	4b06      	ldr	r3, [pc, #24]	; (8001408 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013f0:	4a06      	ldr	r2, [pc, #24]	; (800140c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013f2:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013f4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013f8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013fa:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013fc:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001402:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	e000e010 	.word	0xe000e010
 800140c:	e000ed00 	.word	0xe000ed00

08001410 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001410:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8001414:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001416:	2b02      	cmp	r3, #2
 8001418:	d003      	beq.n	8001422 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800141a:	2304      	movs	r3, #4
 800141c:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 800141e:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 8001420:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001422:	6803      	ldr	r3, [r0, #0]
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	f022 020e 	bic.w	r2, r2, #14
 800142a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	f022 0201 	bic.w	r2, r2, #1
 8001432:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001434:	4a18      	ldr	r2, [pc, #96]	; (8001498 <HAL_DMA_Abort_IT+0x88>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d01f      	beq.n	800147a <HAL_DMA_Abort_IT+0x6a>
 800143a:	3214      	adds	r2, #20
 800143c:	4293      	cmp	r3, r2
 800143e:	d01e      	beq.n	800147e <HAL_DMA_Abort_IT+0x6e>
 8001440:	3214      	adds	r2, #20
 8001442:	4293      	cmp	r3, r2
 8001444:	d01d      	beq.n	8001482 <HAL_DMA_Abort_IT+0x72>
 8001446:	3214      	adds	r2, #20
 8001448:	4293      	cmp	r3, r2
 800144a:	d01d      	beq.n	8001488 <HAL_DMA_Abort_IT+0x78>
 800144c:	3214      	adds	r2, #20
 800144e:	4293      	cmp	r3, r2
 8001450:	d01d      	beq.n	800148e <HAL_DMA_Abort_IT+0x7e>
 8001452:	3214      	adds	r2, #20
 8001454:	4293      	cmp	r3, r2
 8001456:	bf0c      	ite	eq
 8001458:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 800145c:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8001460:	4a0e      	ldr	r2, [pc, #56]	; (800149c <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 8001462:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001464:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001466:	2301      	movs	r3, #1
 8001468:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 800146c:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 800146e:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8001472:	b17b      	cbz	r3, 8001494 <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 8001474:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001476:	4620      	mov	r0, r4
 8001478:	e7d2      	b.n	8001420 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800147a:	2301      	movs	r3, #1
 800147c:	e7f0      	b.n	8001460 <HAL_DMA_Abort_IT+0x50>
 800147e:	2310      	movs	r3, #16
 8001480:	e7ee      	b.n	8001460 <HAL_DMA_Abort_IT+0x50>
 8001482:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001486:	e7eb      	b.n	8001460 <HAL_DMA_Abort_IT+0x50>
 8001488:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800148c:	e7e8      	b.n	8001460 <HAL_DMA_Abort_IT+0x50>
 800148e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001492:	e7e5      	b.n	8001460 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8001494:	4618      	mov	r0, r3
 8001496:	e7c3      	b.n	8001420 <HAL_DMA_Abort_IT+0x10>
 8001498:	40020008 	.word	0x40020008
 800149c:	40020000 	.word	0x40020000

080014a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 80014a4:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80014a6:	4616      	mov	r6, r2
 80014a8:	4b65      	ldr	r3, [pc, #404]	; (8001640 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80014aa:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8001650 <HAL_GPIO_Init+0x1b0>
 80014ae:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8001654 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 80014b2:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014b6:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 80014b8:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014bc:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 80014c0:	45a0      	cmp	r8, r4
 80014c2:	d17e      	bne.n	80015c2 <HAL_GPIO_Init+0x122>
      switch (GPIO_Init->Mode)
 80014c4:	684d      	ldr	r5, [r1, #4]
 80014c6:	2d12      	cmp	r5, #18
 80014c8:	f000 80ae 	beq.w	8001628 <HAL_GPIO_Init+0x188>
 80014cc:	f200 8087 	bhi.w	80015de <HAL_GPIO_Init+0x13e>
 80014d0:	2d02      	cmp	r5, #2
 80014d2:	f000 80a6 	beq.w	8001622 <HAL_GPIO_Init+0x182>
 80014d6:	d87b      	bhi.n	80015d0 <HAL_GPIO_Init+0x130>
 80014d8:	2d00      	cmp	r5, #0
 80014da:	f000 808d 	beq.w	80015f8 <HAL_GPIO_Init+0x158>
 80014de:	2d01      	cmp	r5, #1
 80014e0:	f000 809d 	beq.w	800161e <HAL_GPIO_Init+0x17e>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80014e4:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80014e8:	2cff      	cmp	r4, #255	; 0xff
 80014ea:	bf93      	iteet	ls
 80014ec:	4682      	movls	sl, r0
 80014ee:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80014f2:	3d08      	subhi	r5, #8
 80014f4:	f8d0 b000 	ldrls.w	fp, [r0]
 80014f8:	bf92      	itee	ls
 80014fa:	00b5      	lslls	r5, r6, #2
 80014fc:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8001500:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001502:	fa09 f805 	lsl.w	r8, r9, r5
 8001506:	ea2b 0808 	bic.w	r8, fp, r8
 800150a:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800150e:	bf88      	it	hi
 8001510:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001514:	ea48 0505 	orr.w	r5, r8, r5
 8001518:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800151c:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8001520:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001524:	d04d      	beq.n	80015c2 <HAL_GPIO_Init+0x122>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001526:	4f47      	ldr	r7, [pc, #284]	; (8001644 <HAL_GPIO_Init+0x1a4>)
 8001528:	f026 0803 	bic.w	r8, r6, #3
 800152c:	69bd      	ldr	r5, [r7, #24]
 800152e:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8001532:	f045 0501 	orr.w	r5, r5, #1
 8001536:	61bd      	str	r5, [r7, #24]
 8001538:	69bd      	ldr	r5, [r7, #24]
 800153a:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 800153e:	f005 0501 	and.w	r5, r5, #1
 8001542:	9501      	str	r5, [sp, #4]
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001544:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001548:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800154a:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 800154e:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001552:	fa09 f90b 	lsl.w	r9, r9, fp
 8001556:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800155a:	4d3b      	ldr	r5, [pc, #236]	; (8001648 <HAL_GPIO_Init+0x1a8>)
 800155c:	42a8      	cmp	r0, r5
 800155e:	d068      	beq.n	8001632 <HAL_GPIO_Init+0x192>
 8001560:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001564:	42a8      	cmp	r0, r5
 8001566:	d066      	beq.n	8001636 <HAL_GPIO_Init+0x196>
 8001568:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800156c:	42a8      	cmp	r0, r5
 800156e:	d064      	beq.n	800163a <HAL_GPIO_Init+0x19a>
 8001570:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001574:	42a8      	cmp	r0, r5
 8001576:	bf0c      	ite	eq
 8001578:	2503      	moveq	r5, #3
 800157a:	2504      	movne	r5, #4
 800157c:	fa05 f50b 	lsl.w	r5, r5, fp
 8001580:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8001584:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001588:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800158a:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 800158e:	bf14      	ite	ne
 8001590:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001592:	43a5      	biceq	r5, r4
 8001594:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001596:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001598:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 800159c:	bf14      	ite	ne
 800159e:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80015a0:	43a5      	biceq	r5, r4
 80015a2:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80015a4:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015a6:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80015aa:	bf14      	ite	ne
 80015ac:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80015ae:	43a5      	biceq	r5, r4
 80015b0:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015b2:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015b4:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80015b8:	bf14      	ite	ne
 80015ba:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015bc:	ea25 0404 	biceq.w	r4, r5, r4
 80015c0:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80015c2:	3601      	adds	r6, #1
 80015c4:	2e10      	cmp	r6, #16
 80015c6:	f47f af74 	bne.w	80014b2 <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 80015ca:	b003      	add	sp, #12
 80015cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 80015d0:	2d03      	cmp	r5, #3
 80015d2:	d022      	beq.n	800161a <HAL_GPIO_Init+0x17a>
 80015d4:	2d11      	cmp	r5, #17
 80015d6:	d185      	bne.n	80014e4 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80015d8:	68ca      	ldr	r2, [r1, #12]
 80015da:	3204      	adds	r2, #4
          break;
 80015dc:	e782      	b.n	80014e4 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 80015de:	4f1b      	ldr	r7, [pc, #108]	; (800164c <HAL_GPIO_Init+0x1ac>)
 80015e0:	42bd      	cmp	r5, r7
 80015e2:	d009      	beq.n	80015f8 <HAL_GPIO_Init+0x158>
 80015e4:	d812      	bhi.n	800160c <HAL_GPIO_Init+0x16c>
 80015e6:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8001658 <HAL_GPIO_Init+0x1b8>
 80015ea:	454d      	cmp	r5, r9
 80015ec:	d004      	beq.n	80015f8 <HAL_GPIO_Init+0x158>
 80015ee:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80015f2:	454d      	cmp	r5, r9
 80015f4:	f47f af76 	bne.w	80014e4 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80015f8:	688a      	ldr	r2, [r1, #8]
 80015fa:	b1c2      	cbz	r2, 800162e <HAL_GPIO_Init+0x18e>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80015fc:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 80015fe:	bf0c      	ite	eq
 8001600:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8001604:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001608:	2208      	movs	r2, #8
 800160a:	e76b      	b.n	80014e4 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 800160c:	4565      	cmp	r5, ip
 800160e:	d0f3      	beq.n	80015f8 <HAL_GPIO_Init+0x158>
 8001610:	4575      	cmp	r5, lr
 8001612:	d0f1      	beq.n	80015f8 <HAL_GPIO_Init+0x158>
 8001614:	f8df 9044 	ldr.w	r9, [pc, #68]	; 800165c <HAL_GPIO_Init+0x1bc>
 8001618:	e7eb      	b.n	80015f2 <HAL_GPIO_Init+0x152>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800161a:	2200      	movs	r2, #0
 800161c:	e762      	b.n	80014e4 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800161e:	68ca      	ldr	r2, [r1, #12]
          break;
 8001620:	e760      	b.n	80014e4 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001622:	68ca      	ldr	r2, [r1, #12]
 8001624:	3208      	adds	r2, #8
          break;
 8001626:	e75d      	b.n	80014e4 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001628:	68ca      	ldr	r2, [r1, #12]
 800162a:	320c      	adds	r2, #12
          break;
 800162c:	e75a      	b.n	80014e4 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800162e:	2204      	movs	r2, #4
 8001630:	e758      	b.n	80014e4 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001632:	2500      	movs	r5, #0
 8001634:	e7a2      	b.n	800157c <HAL_GPIO_Init+0xdc>
 8001636:	2501      	movs	r5, #1
 8001638:	e7a0      	b.n	800157c <HAL_GPIO_Init+0xdc>
 800163a:	2502      	movs	r5, #2
 800163c:	e79e      	b.n	800157c <HAL_GPIO_Init+0xdc>
 800163e:	bf00      	nop
 8001640:	40010400 	.word	0x40010400
 8001644:	40021000 	.word	0x40021000
 8001648:	40010800 	.word	0x40010800
 800164c:	10210000 	.word	0x10210000
 8001650:	10310000 	.word	0x10310000
 8001654:	10320000 	.word	0x10320000
 8001658:	10110000 	.word	0x10110000
 800165c:	10220000 	.word	0x10220000

08001660 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001660:	b10a      	cbz	r2, 8001666 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001662:	6101      	str	r1, [r0, #16]
  }
}
 8001664:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001666:	0409      	lsls	r1, r1, #16
 8001668:	e7fb      	b.n	8001662 <HAL_GPIO_WritePin+0x2>
	...

0800166c <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800166c:	6803      	ldr	r3, [r0, #0]
{
 800166e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001672:	07db      	lsls	r3, r3, #31
{
 8001674:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001676:	d410      	bmi.n	800169a <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001678:	682b      	ldr	r3, [r5, #0]
 800167a:	079f      	lsls	r7, r3, #30
 800167c:	d45e      	bmi.n	800173c <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800167e:	682b      	ldr	r3, [r5, #0]
 8001680:	0719      	lsls	r1, r3, #28
 8001682:	f100 8095 	bmi.w	80017b0 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001686:	682b      	ldr	r3, [r5, #0]
 8001688:	075a      	lsls	r2, r3, #29
 800168a:	f100 80bf 	bmi.w	800180c <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800168e:	69ea      	ldr	r2, [r5, #28]
 8001690:	2a00      	cmp	r2, #0
 8001692:	f040 812d 	bne.w	80018f0 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001696:	2000      	movs	r0, #0
 8001698:	e014      	b.n	80016c4 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800169a:	4c90      	ldr	r4, [pc, #576]	; (80018dc <HAL_RCC_OscConfig+0x270>)
 800169c:	6863      	ldr	r3, [r4, #4]
 800169e:	f003 030c 	and.w	r3, r3, #12
 80016a2:	2b04      	cmp	r3, #4
 80016a4:	d007      	beq.n	80016b6 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80016a6:	6863      	ldr	r3, [r4, #4]
 80016a8:	f003 030c 	and.w	r3, r3, #12
 80016ac:	2b08      	cmp	r3, #8
 80016ae:	d10c      	bne.n	80016ca <HAL_RCC_OscConfig+0x5e>
 80016b0:	6863      	ldr	r3, [r4, #4]
 80016b2:	03de      	lsls	r6, r3, #15
 80016b4:	d509      	bpl.n	80016ca <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016b6:	6823      	ldr	r3, [r4, #0]
 80016b8:	039c      	lsls	r4, r3, #14
 80016ba:	d5dd      	bpl.n	8001678 <HAL_RCC_OscConfig+0xc>
 80016bc:	686b      	ldr	r3, [r5, #4]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d1da      	bne.n	8001678 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80016c2:	2001      	movs	r0, #1
}
 80016c4:	b002      	add	sp, #8
 80016c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016ca:	686b      	ldr	r3, [r5, #4]
 80016cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016d0:	d110      	bne.n	80016f4 <HAL_RCC_OscConfig+0x88>
 80016d2:	6823      	ldr	r3, [r4, #0]
 80016d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016d8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80016da:	f7ff fca9 	bl	8001030 <HAL_GetTick>
 80016de:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016e0:	6823      	ldr	r3, [r4, #0]
 80016e2:	0398      	lsls	r0, r3, #14
 80016e4:	d4c8      	bmi.n	8001678 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016e6:	f7ff fca3 	bl	8001030 <HAL_GetTick>
 80016ea:	1b80      	subs	r0, r0, r6
 80016ec:	2864      	cmp	r0, #100	; 0x64
 80016ee:	d9f7      	bls.n	80016e0 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80016f0:	2003      	movs	r0, #3
 80016f2:	e7e7      	b.n	80016c4 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016f4:	b99b      	cbnz	r3, 800171e <HAL_RCC_OscConfig+0xb2>
 80016f6:	6823      	ldr	r3, [r4, #0]
 80016f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016fc:	6023      	str	r3, [r4, #0]
 80016fe:	6823      	ldr	r3, [r4, #0]
 8001700:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001704:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001706:	f7ff fc93 	bl	8001030 <HAL_GetTick>
 800170a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800170c:	6823      	ldr	r3, [r4, #0]
 800170e:	0399      	lsls	r1, r3, #14
 8001710:	d5b2      	bpl.n	8001678 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001712:	f7ff fc8d 	bl	8001030 <HAL_GetTick>
 8001716:	1b80      	subs	r0, r0, r6
 8001718:	2864      	cmp	r0, #100	; 0x64
 800171a:	d9f7      	bls.n	800170c <HAL_RCC_OscConfig+0xa0>
 800171c:	e7e8      	b.n	80016f0 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800171e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001722:	6823      	ldr	r3, [r4, #0]
 8001724:	d103      	bne.n	800172e <HAL_RCC_OscConfig+0xc2>
 8001726:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800172a:	6023      	str	r3, [r4, #0]
 800172c:	e7d1      	b.n	80016d2 <HAL_RCC_OscConfig+0x66>
 800172e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001732:	6023      	str	r3, [r4, #0]
 8001734:	6823      	ldr	r3, [r4, #0]
 8001736:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800173a:	e7cd      	b.n	80016d8 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800173c:	4c67      	ldr	r4, [pc, #412]	; (80018dc <HAL_RCC_OscConfig+0x270>)
 800173e:	6863      	ldr	r3, [r4, #4]
 8001740:	f013 0f0c 	tst.w	r3, #12
 8001744:	d007      	beq.n	8001756 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001746:	6863      	ldr	r3, [r4, #4]
 8001748:	f003 030c 	and.w	r3, r3, #12
 800174c:	2b08      	cmp	r3, #8
 800174e:	d110      	bne.n	8001772 <HAL_RCC_OscConfig+0x106>
 8001750:	6863      	ldr	r3, [r4, #4]
 8001752:	03da      	lsls	r2, r3, #15
 8001754:	d40d      	bmi.n	8001772 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001756:	6823      	ldr	r3, [r4, #0]
 8001758:	079b      	lsls	r3, r3, #30
 800175a:	d502      	bpl.n	8001762 <HAL_RCC_OscConfig+0xf6>
 800175c:	692b      	ldr	r3, [r5, #16]
 800175e:	2b01      	cmp	r3, #1
 8001760:	d1af      	bne.n	80016c2 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001762:	6823      	ldr	r3, [r4, #0]
 8001764:	696a      	ldr	r2, [r5, #20]
 8001766:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800176a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800176e:	6023      	str	r3, [r4, #0]
 8001770:	e785      	b.n	800167e <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001772:	692a      	ldr	r2, [r5, #16]
 8001774:	4b5a      	ldr	r3, [pc, #360]	; (80018e0 <HAL_RCC_OscConfig+0x274>)
 8001776:	b16a      	cbz	r2, 8001794 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8001778:	2201      	movs	r2, #1
 800177a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800177c:	f7ff fc58 	bl	8001030 <HAL_GetTick>
 8001780:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001782:	6823      	ldr	r3, [r4, #0]
 8001784:	079f      	lsls	r7, r3, #30
 8001786:	d4ec      	bmi.n	8001762 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001788:	f7ff fc52 	bl	8001030 <HAL_GetTick>
 800178c:	1b80      	subs	r0, r0, r6
 800178e:	2802      	cmp	r0, #2
 8001790:	d9f7      	bls.n	8001782 <HAL_RCC_OscConfig+0x116>
 8001792:	e7ad      	b.n	80016f0 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001794:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001796:	f7ff fc4b 	bl	8001030 <HAL_GetTick>
 800179a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800179c:	6823      	ldr	r3, [r4, #0]
 800179e:	0798      	lsls	r0, r3, #30
 80017a0:	f57f af6d 	bpl.w	800167e <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017a4:	f7ff fc44 	bl	8001030 <HAL_GetTick>
 80017a8:	1b80      	subs	r0, r0, r6
 80017aa:	2802      	cmp	r0, #2
 80017ac:	d9f6      	bls.n	800179c <HAL_RCC_OscConfig+0x130>
 80017ae:	e79f      	b.n	80016f0 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017b0:	69aa      	ldr	r2, [r5, #24]
 80017b2:	4c4a      	ldr	r4, [pc, #296]	; (80018dc <HAL_RCC_OscConfig+0x270>)
 80017b4:	4b4b      	ldr	r3, [pc, #300]	; (80018e4 <HAL_RCC_OscConfig+0x278>)
 80017b6:	b1da      	cbz	r2, 80017f0 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 80017b8:	2201      	movs	r2, #1
 80017ba:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80017bc:	f7ff fc38 	bl	8001030 <HAL_GetTick>
 80017c0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80017c4:	079b      	lsls	r3, r3, #30
 80017c6:	d50d      	bpl.n	80017e4 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80017c8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80017cc:	4b46      	ldr	r3, [pc, #280]	; (80018e8 <HAL_RCC_OscConfig+0x27c>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80017d4:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80017d6:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80017d8:	9b01      	ldr	r3, [sp, #4]
 80017da:	1e5a      	subs	r2, r3, #1
 80017dc:	9201      	str	r2, [sp, #4]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d1f9      	bne.n	80017d6 <HAL_RCC_OscConfig+0x16a>
 80017e2:	e750      	b.n	8001686 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017e4:	f7ff fc24 	bl	8001030 <HAL_GetTick>
 80017e8:	1b80      	subs	r0, r0, r6
 80017ea:	2802      	cmp	r0, #2
 80017ec:	d9e9      	bls.n	80017c2 <HAL_RCC_OscConfig+0x156>
 80017ee:	e77f      	b.n	80016f0 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80017f0:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80017f2:	f7ff fc1d 	bl	8001030 <HAL_GetTick>
 80017f6:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80017fa:	079f      	lsls	r7, r3, #30
 80017fc:	f57f af43 	bpl.w	8001686 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001800:	f7ff fc16 	bl	8001030 <HAL_GetTick>
 8001804:	1b80      	subs	r0, r0, r6
 8001806:	2802      	cmp	r0, #2
 8001808:	d9f6      	bls.n	80017f8 <HAL_RCC_OscConfig+0x18c>
 800180a:	e771      	b.n	80016f0 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800180c:	4c33      	ldr	r4, [pc, #204]	; (80018dc <HAL_RCC_OscConfig+0x270>)
 800180e:	69e3      	ldr	r3, [r4, #28]
 8001810:	00d8      	lsls	r0, r3, #3
 8001812:	d424      	bmi.n	800185e <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8001814:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001816:	69e3      	ldr	r3, [r4, #28]
 8001818:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800181c:	61e3      	str	r3, [r4, #28]
 800181e:	69e3      	ldr	r3, [r4, #28]
 8001820:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001824:	9300      	str	r3, [sp, #0]
 8001826:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001828:	4e30      	ldr	r6, [pc, #192]	; (80018ec <HAL_RCC_OscConfig+0x280>)
 800182a:	6833      	ldr	r3, [r6, #0]
 800182c:	05d9      	lsls	r1, r3, #23
 800182e:	d518      	bpl.n	8001862 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001830:	68eb      	ldr	r3, [r5, #12]
 8001832:	2b01      	cmp	r3, #1
 8001834:	d126      	bne.n	8001884 <HAL_RCC_OscConfig+0x218>
 8001836:	6a23      	ldr	r3, [r4, #32]
 8001838:	f043 0301 	orr.w	r3, r3, #1
 800183c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800183e:	f7ff fbf7 	bl	8001030 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001842:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001846:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001848:	6a23      	ldr	r3, [r4, #32]
 800184a:	079b      	lsls	r3, r3, #30
 800184c:	d53f      	bpl.n	80018ce <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 800184e:	2f00      	cmp	r7, #0
 8001850:	f43f af1d 	beq.w	800168e <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001854:	69e3      	ldr	r3, [r4, #28]
 8001856:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800185a:	61e3      	str	r3, [r4, #28]
 800185c:	e717      	b.n	800168e <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 800185e:	2700      	movs	r7, #0
 8001860:	e7e2      	b.n	8001828 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001862:	6833      	ldr	r3, [r6, #0]
 8001864:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001868:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800186a:	f7ff fbe1 	bl	8001030 <HAL_GetTick>
 800186e:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001870:	6833      	ldr	r3, [r6, #0]
 8001872:	05da      	lsls	r2, r3, #23
 8001874:	d4dc      	bmi.n	8001830 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001876:	f7ff fbdb 	bl	8001030 <HAL_GetTick>
 800187a:	eba0 0008 	sub.w	r0, r0, r8
 800187e:	2864      	cmp	r0, #100	; 0x64
 8001880:	d9f6      	bls.n	8001870 <HAL_RCC_OscConfig+0x204>
 8001882:	e735      	b.n	80016f0 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001884:	b9ab      	cbnz	r3, 80018b2 <HAL_RCC_OscConfig+0x246>
 8001886:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001888:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800188c:	f023 0301 	bic.w	r3, r3, #1
 8001890:	6223      	str	r3, [r4, #32]
 8001892:	6a23      	ldr	r3, [r4, #32]
 8001894:	f023 0304 	bic.w	r3, r3, #4
 8001898:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800189a:	f7ff fbc9 	bl	8001030 <HAL_GetTick>
 800189e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018a0:	6a23      	ldr	r3, [r4, #32]
 80018a2:	0798      	lsls	r0, r3, #30
 80018a4:	d5d3      	bpl.n	800184e <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018a6:	f7ff fbc3 	bl	8001030 <HAL_GetTick>
 80018aa:	1b80      	subs	r0, r0, r6
 80018ac:	4540      	cmp	r0, r8
 80018ae:	d9f7      	bls.n	80018a0 <HAL_RCC_OscConfig+0x234>
 80018b0:	e71e      	b.n	80016f0 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018b2:	2b05      	cmp	r3, #5
 80018b4:	6a23      	ldr	r3, [r4, #32]
 80018b6:	d103      	bne.n	80018c0 <HAL_RCC_OscConfig+0x254>
 80018b8:	f043 0304 	orr.w	r3, r3, #4
 80018bc:	6223      	str	r3, [r4, #32]
 80018be:	e7ba      	b.n	8001836 <HAL_RCC_OscConfig+0x1ca>
 80018c0:	f023 0301 	bic.w	r3, r3, #1
 80018c4:	6223      	str	r3, [r4, #32]
 80018c6:	6a23      	ldr	r3, [r4, #32]
 80018c8:	f023 0304 	bic.w	r3, r3, #4
 80018cc:	e7b6      	b.n	800183c <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018ce:	f7ff fbaf 	bl	8001030 <HAL_GetTick>
 80018d2:	eba0 0008 	sub.w	r0, r0, r8
 80018d6:	42b0      	cmp	r0, r6
 80018d8:	d9b6      	bls.n	8001848 <HAL_RCC_OscConfig+0x1dc>
 80018da:	e709      	b.n	80016f0 <HAL_RCC_OscConfig+0x84>
 80018dc:	40021000 	.word	0x40021000
 80018e0:	42420000 	.word	0x42420000
 80018e4:	42420480 	.word	0x42420480
 80018e8:	2000000c 	.word	0x2000000c
 80018ec:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018f0:	4c22      	ldr	r4, [pc, #136]	; (800197c <HAL_RCC_OscConfig+0x310>)
 80018f2:	6863      	ldr	r3, [r4, #4]
 80018f4:	f003 030c 	and.w	r3, r3, #12
 80018f8:	2b08      	cmp	r3, #8
 80018fa:	f43f aee2 	beq.w	80016c2 <HAL_RCC_OscConfig+0x56>
 80018fe:	2300      	movs	r3, #0
 8001900:	4e1f      	ldr	r6, [pc, #124]	; (8001980 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001902:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001904:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001906:	d12b      	bne.n	8001960 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8001908:	f7ff fb92 	bl	8001030 <HAL_GetTick>
 800190c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800190e:	6823      	ldr	r3, [r4, #0]
 8001910:	0199      	lsls	r1, r3, #6
 8001912:	d41f      	bmi.n	8001954 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001914:	6a2b      	ldr	r3, [r5, #32]
 8001916:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800191a:	d105      	bne.n	8001928 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800191c:	6862      	ldr	r2, [r4, #4]
 800191e:	68a9      	ldr	r1, [r5, #8]
 8001920:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001924:	430a      	orrs	r2, r1
 8001926:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001928:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800192a:	6862      	ldr	r2, [r4, #4]
 800192c:	430b      	orrs	r3, r1
 800192e:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001932:	4313      	orrs	r3, r2
 8001934:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001936:	2301      	movs	r3, #1
 8001938:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800193a:	f7ff fb79 	bl	8001030 <HAL_GetTick>
 800193e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001940:	6823      	ldr	r3, [r4, #0]
 8001942:	019a      	lsls	r2, r3, #6
 8001944:	f53f aea7 	bmi.w	8001696 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001948:	f7ff fb72 	bl	8001030 <HAL_GetTick>
 800194c:	1b40      	subs	r0, r0, r5
 800194e:	2802      	cmp	r0, #2
 8001950:	d9f6      	bls.n	8001940 <HAL_RCC_OscConfig+0x2d4>
 8001952:	e6cd      	b.n	80016f0 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001954:	f7ff fb6c 	bl	8001030 <HAL_GetTick>
 8001958:	1bc0      	subs	r0, r0, r7
 800195a:	2802      	cmp	r0, #2
 800195c:	d9d7      	bls.n	800190e <HAL_RCC_OscConfig+0x2a2>
 800195e:	e6c7      	b.n	80016f0 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001960:	f7ff fb66 	bl	8001030 <HAL_GetTick>
 8001964:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001966:	6823      	ldr	r3, [r4, #0]
 8001968:	019b      	lsls	r3, r3, #6
 800196a:	f57f ae94 	bpl.w	8001696 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800196e:	f7ff fb5f 	bl	8001030 <HAL_GetTick>
 8001972:	1b40      	subs	r0, r0, r5
 8001974:	2802      	cmp	r0, #2
 8001976:	d9f6      	bls.n	8001966 <HAL_RCC_OscConfig+0x2fa>
 8001978:	e6ba      	b.n	80016f0 <HAL_RCC_OscConfig+0x84>
 800197a:	bf00      	nop
 800197c:	40021000 	.word	0x40021000
 8001980:	42420060 	.word	0x42420060

08001984 <HAL_RCC_GetSysClockFreq>:
{
 8001984:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001986:	4b18      	ldr	r3, [pc, #96]	; (80019e8 <HAL_RCC_GetSysClockFreq+0x64>)
{
 8001988:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800198a:	ac02      	add	r4, sp, #8
 800198c:	f103 0510 	add.w	r5, r3, #16
 8001990:	4622      	mov	r2, r4
 8001992:	6818      	ldr	r0, [r3, #0]
 8001994:	6859      	ldr	r1, [r3, #4]
 8001996:	3308      	adds	r3, #8
 8001998:	c203      	stmia	r2!, {r0, r1}
 800199a:	42ab      	cmp	r3, r5
 800199c:	4614      	mov	r4, r2
 800199e:	d1f7      	bne.n	8001990 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80019a0:	f240 2301 	movw	r3, #513	; 0x201
  tmpreg = RCC->CFGR;
 80019a4:	4911      	ldr	r1, [pc, #68]	; (80019ec <HAL_RCC_GetSysClockFreq+0x68>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80019a6:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 80019aa:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80019ac:	f003 020c 	and.w	r2, r3, #12
 80019b0:	2a08      	cmp	r2, #8
 80019b2:	d117      	bne.n	80019e4 <HAL_RCC_GetSysClockFreq+0x60>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80019b4:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80019b8:	a806      	add	r0, sp, #24
 80019ba:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80019bc:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80019be:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80019c2:	d50c      	bpl.n	80019de <HAL_RCC_GetSysClockFreq+0x5a>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80019c4:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80019c6:	480a      	ldr	r0, [pc, #40]	; (80019f0 <HAL_RCC_GetSysClockFreq+0x6c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80019c8:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80019cc:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80019ce:	aa06      	add	r2, sp, #24
 80019d0:	4413      	add	r3, r2
 80019d2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80019d6:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80019da:	b007      	add	sp, #28
 80019dc:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80019de:	4805      	ldr	r0, [pc, #20]	; (80019f4 <HAL_RCC_GetSysClockFreq+0x70>)
 80019e0:	4350      	muls	r0, r2
 80019e2:	e7fa      	b.n	80019da <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
 80019e4:	4802      	ldr	r0, [pc, #8]	; (80019f0 <HAL_RCC_GetSysClockFreq+0x6c>)
  return sysclockfreq;
 80019e6:	e7f8      	b.n	80019da <HAL_RCC_GetSysClockFreq+0x56>
 80019e8:	08004e24 	.word	0x08004e24
 80019ec:	40021000 	.word	0x40021000
 80019f0:	007a1200 	.word	0x007a1200
 80019f4:	003d0900 	.word	0x003d0900

080019f8 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80019f8:	4a53      	ldr	r2, [pc, #332]	; (8001b48 <HAL_RCC_ClockConfig+0x150>)
{
 80019fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80019fe:	6813      	ldr	r3, [r2, #0]
{
 8001a00:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001a02:	f003 0307 	and.w	r3, r3, #7
 8001a06:	428b      	cmp	r3, r1
{
 8001a08:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001a0a:	d328      	bcc.n	8001a5e <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a0c:	6829      	ldr	r1, [r5, #0]
 8001a0e:	078c      	lsls	r4, r1, #30
 8001a10:	d432      	bmi.n	8001a78 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a12:	07ca      	lsls	r2, r1, #31
 8001a14:	d445      	bmi.n	8001aa2 <HAL_RCC_ClockConfig+0xaa>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001a16:	4a4c      	ldr	r2, [pc, #304]	; (8001b48 <HAL_RCC_ClockConfig+0x150>)
 8001a18:	6813      	ldr	r3, [r2, #0]
 8001a1a:	f003 0307 	and.w	r3, r3, #7
 8001a1e:	42b3      	cmp	r3, r6
 8001a20:	d87f      	bhi.n	8001b22 <HAL_RCC_ClockConfig+0x12a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a22:	682a      	ldr	r2, [r5, #0]
 8001a24:	4c49      	ldr	r4, [pc, #292]	; (8001b4c <HAL_RCC_ClockConfig+0x154>)
 8001a26:	f012 0f04 	tst.w	r2, #4
 8001a2a:	f040 8085 	bne.w	8001b38 <HAL_RCC_ClockConfig+0x140>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a2e:	0713      	lsls	r3, r2, #28
 8001a30:	d506      	bpl.n	8001a40 <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001a32:	6863      	ldr	r3, [r4, #4]
 8001a34:	692a      	ldr	r2, [r5, #16]
 8001a36:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001a3a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001a3e:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a40:	f7ff ffa0 	bl	8001984 <HAL_RCC_GetSysClockFreq>
 8001a44:	6863      	ldr	r3, [r4, #4]
 8001a46:	4a42      	ldr	r2, [pc, #264]	; (8001b50 <HAL_RCC_ClockConfig+0x158>)
 8001a48:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001a4c:	5cd3      	ldrb	r3, [r2, r3]
 8001a4e:	40d8      	lsrs	r0, r3
 8001a50:	4b40      	ldr	r3, [pc, #256]	; (8001b54 <HAL_RCC_ClockConfig+0x15c>)
 8001a52:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001a54:	2000      	movs	r0, #0
 8001a56:	f7ff faa9 	bl	8000fac <HAL_InitTick>
  return HAL_OK;
 8001a5a:	2000      	movs	r0, #0
 8001a5c:	e00a      	b.n	8001a74 <HAL_RCC_ClockConfig+0x7c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a5e:	6813      	ldr	r3, [r2, #0]
 8001a60:	f023 0307 	bic.w	r3, r3, #7
 8001a64:	430b      	orrs	r3, r1
 8001a66:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001a68:	6813      	ldr	r3, [r2, #0]
 8001a6a:	f003 0307 	and.w	r3, r3, #7
 8001a6e:	428b      	cmp	r3, r1
 8001a70:	d0cc      	beq.n	8001a0c <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001a72:	2001      	movs	r0, #1
}
 8001a74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001a78:	4b34      	ldr	r3, [pc, #208]	; (8001b4c <HAL_RCC_ClockConfig+0x154>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a7a:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a7e:	bf1e      	ittt	ne
 8001a80:	685a      	ldrne	r2, [r3, #4]
 8001a82:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8001a86:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a88:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a8a:	bf42      	ittt	mi
 8001a8c:	685a      	ldrmi	r2, [r3, #4]
 8001a8e:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8001a92:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a94:	685a      	ldr	r2, [r3, #4]
 8001a96:	68a8      	ldr	r0, [r5, #8]
 8001a98:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001a9c:	4302      	orrs	r2, r0
 8001a9e:	605a      	str	r2, [r3, #4]
 8001aa0:	e7b7      	b.n	8001a12 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001aa2:	686a      	ldr	r2, [r5, #4]
 8001aa4:	4c29      	ldr	r4, [pc, #164]	; (8001b4c <HAL_RCC_ClockConfig+0x154>)
 8001aa6:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aa8:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001aaa:	d11b      	bne.n	8001ae4 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aac:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ab0:	d0df      	beq.n	8001a72 <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ab2:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ab4:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ab8:	f023 0303 	bic.w	r3, r3, #3
 8001abc:	4313      	orrs	r3, r2
 8001abe:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8001ac0:	f7ff fab6 	bl	8001030 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ac4:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8001ac6:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d113      	bne.n	8001af4 <HAL_RCC_ClockConfig+0xfc>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001acc:	6863      	ldr	r3, [r4, #4]
 8001ace:	f003 030c 	and.w	r3, r3, #12
 8001ad2:	2b04      	cmp	r3, #4
 8001ad4:	d09f      	beq.n	8001a16 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ad6:	f7ff faab 	bl	8001030 <HAL_GetTick>
 8001ada:	1bc0      	subs	r0, r0, r7
 8001adc:	4540      	cmp	r0, r8
 8001ade:	d9f5      	bls.n	8001acc <HAL_RCC_ClockConfig+0xd4>
          return HAL_TIMEOUT;
 8001ae0:	2003      	movs	r0, #3
 8001ae2:	e7c7      	b.n	8001a74 <HAL_RCC_ClockConfig+0x7c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ae4:	2a02      	cmp	r2, #2
 8001ae6:	d102      	bne.n	8001aee <HAL_RCC_ClockConfig+0xf6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ae8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001aec:	e7e0      	b.n	8001ab0 <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aee:	f013 0f02 	tst.w	r3, #2
 8001af2:	e7dd      	b.n	8001ab0 <HAL_RCC_ClockConfig+0xb8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001af4:	2b02      	cmp	r3, #2
 8001af6:	d10f      	bne.n	8001b18 <HAL_RCC_ClockConfig+0x120>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001af8:	6863      	ldr	r3, [r4, #4]
 8001afa:	f003 030c 	and.w	r3, r3, #12
 8001afe:	2b08      	cmp	r3, #8
 8001b00:	d089      	beq.n	8001a16 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b02:	f7ff fa95 	bl	8001030 <HAL_GetTick>
 8001b06:	1bc0      	subs	r0, r0, r7
 8001b08:	4540      	cmp	r0, r8
 8001b0a:	d9f5      	bls.n	8001af8 <HAL_RCC_ClockConfig+0x100>
 8001b0c:	e7e8      	b.n	8001ae0 <HAL_RCC_ClockConfig+0xe8>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b0e:	f7ff fa8f 	bl	8001030 <HAL_GetTick>
 8001b12:	1bc0      	subs	r0, r0, r7
 8001b14:	4540      	cmp	r0, r8
 8001b16:	d8e3      	bhi.n	8001ae0 <HAL_RCC_ClockConfig+0xe8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b18:	6863      	ldr	r3, [r4, #4]
 8001b1a:	f013 0f0c 	tst.w	r3, #12
 8001b1e:	d1f6      	bne.n	8001b0e <HAL_RCC_ClockConfig+0x116>
 8001b20:	e779      	b.n	8001a16 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b22:	6813      	ldr	r3, [r2, #0]
 8001b24:	f023 0307 	bic.w	r3, r3, #7
 8001b28:	4333      	orrs	r3, r6
 8001b2a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b2c:	6813      	ldr	r3, [r2, #0]
 8001b2e:	f003 0307 	and.w	r3, r3, #7
 8001b32:	42b3      	cmp	r3, r6
 8001b34:	d19d      	bne.n	8001a72 <HAL_RCC_ClockConfig+0x7a>
 8001b36:	e774      	b.n	8001a22 <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b38:	6863      	ldr	r3, [r4, #4]
 8001b3a:	68e9      	ldr	r1, [r5, #12]
 8001b3c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001b40:	430b      	orrs	r3, r1
 8001b42:	6063      	str	r3, [r4, #4]
 8001b44:	e773      	b.n	8001a2e <HAL_RCC_ClockConfig+0x36>
 8001b46:	bf00      	nop
 8001b48:	40022000 	.word	0x40022000
 8001b4c:	40021000 	.word	0x40021000
 8001b50:	08004e34 	.word	0x08004e34
 8001b54:	2000000c 	.word	0x2000000c

08001b58 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b58:	4b04      	ldr	r3, [pc, #16]	; (8001b6c <HAL_RCC_GetPCLK1Freq+0x14>)
 8001b5a:	4a05      	ldr	r2, [pc, #20]	; (8001b70 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001b62:	5cd3      	ldrb	r3, [r2, r3]
 8001b64:	4a03      	ldr	r2, [pc, #12]	; (8001b74 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001b66:	6810      	ldr	r0, [r2, #0]
}    
 8001b68:	40d8      	lsrs	r0, r3
 8001b6a:	4770      	bx	lr
 8001b6c:	40021000 	.word	0x40021000
 8001b70:	08004e44 	.word	0x08004e44
 8001b74:	2000000c 	.word	0x2000000c

08001b78 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b78:	4b04      	ldr	r3, [pc, #16]	; (8001b8c <HAL_RCC_GetPCLK2Freq+0x14>)
 8001b7a:	4a05      	ldr	r2, [pc, #20]	; (8001b90 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001b82:	5cd3      	ldrb	r3, [r2, r3]
 8001b84:	4a03      	ldr	r2, [pc, #12]	; (8001b94 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001b86:	6810      	ldr	r0, [r2, #0]
} 
 8001b88:	40d8      	lsrs	r0, r3
 8001b8a:	4770      	bx	lr
 8001b8c:	40021000 	.word	0x40021000
 8001b90:	08004e44 	.word	0x08004e44
 8001b94:	2000000c 	.word	0x2000000c

08001b98 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001b98:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8001b9a:	4604      	mov	r4, r0
 8001b9c:	2800      	cmp	r0, #0
 8001b9e:	d034      	beq.n	8001c0a <HAL_SPI_Init+0x72>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8001ba4:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8001ba8:	b90b      	cbnz	r3, 8001bae <HAL_SPI_Init+0x16>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001baa:	f001 fc9b 	bl	80034e4 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8001bae:	2302      	movs	r3, #2

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001bb0:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001bb2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8001bb6:	680b      	ldr	r3, [r1, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001bb8:	69a2      	ldr	r2, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 8001bba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001bbe:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001bc0:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8001bc4:	4303      	orrs	r3, r0
 8001bc6:	68e0      	ldr	r0, [r4, #12]
 8001bc8:	4303      	orrs	r3, r0
 8001bca:	6920      	ldr	r0, [r4, #16]
 8001bcc:	4303      	orrs	r3, r0
 8001bce:	6960      	ldr	r0, [r4, #20]
 8001bd0:	4303      	orrs	r3, r0
 8001bd2:	69e0      	ldr	r0, [r4, #28]
 8001bd4:	4303      	orrs	r3, r0
 8001bd6:	6a20      	ldr	r0, [r4, #32]
 8001bd8:	4303      	orrs	r3, r0
 8001bda:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001bdc:	4303      	orrs	r3, r0
 8001bde:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8001be2:	4303      	orrs	r3, r0
 8001be4:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001be6:	0c12      	lsrs	r2, r2, #16
 8001be8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001bea:	f002 0204 	and.w	r2, r2, #4
 8001bee:	431a      	orrs	r2, r3

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8001bf0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001bf2:	604a      	str	r2, [r1, #4]
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8001bf4:	610b      	str	r3, [r1, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001bf6:	69cb      	ldr	r3, [r1, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001bf8:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001bfa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001bfe:	61cb      	str	r3, [r1, #28]
  hspi->State = HAL_SPI_STATE_READY;
 8001c00:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001c02:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8001c04:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  
  return HAL_OK;
}
 8001c08:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001c0a:	2001      	movs	r0, #1
 8001c0c:	e7fc      	b.n	8001c08 <HAL_SPI_Init+0x70>

08001c0e <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c0e:	6803      	ldr	r3, [r0, #0]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 8001c10:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c12:	68da      	ldr	r2, [r3, #12]
 8001c14:	f042 0201 	orr.w	r2, r2, #1
 8001c18:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	f042 0201 	orr.w	r2, r2, #1
 8001c20:	601a      	str	r2, [r3, #0]
}
 8001c22:	4770      	bx	lr

08001c24 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001c24:	6803      	ldr	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8001c26:	b189      	cbz	r1, 8001c4c <HAL_TIM_Encoder_Start+0x28>
 8001c28:	2904      	cmp	r1, #4
 8001c2a:	d007      	beq.n	8001c3c <HAL_TIM_Encoder_Start+0x18>
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001c2c:	6a1a      	ldr	r2, [r3, #32]
 8001c2e:	f022 0201 	bic.w	r2, r2, #1
 8001c32:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001c34:	6a1a      	ldr	r2, [r3, #32]
 8001c36:	f042 0201 	orr.w	r2, r2, #1
 8001c3a:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 8001c3c:	6a1a      	ldr	r2, [r3, #32]
 8001c3e:	f022 0210 	bic.w	r2, r2, #16
 8001c42:	621a      	str	r2, [r3, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001c44:	6a1a      	ldr	r2, [r3, #32]
 8001c46:	f042 0210 	orr.w	r2, r2, #16
 8001c4a:	e006      	b.n	8001c5a <HAL_TIM_Encoder_Start+0x36>
  TIMx->CCER &= ~tmp;
 8001c4c:	6a1a      	ldr	r2, [r3, #32]
 8001c4e:	f022 0201 	bic.w	r2, r2, #1
 8001c52:	621a      	str	r2, [r3, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001c54:	6a1a      	ldr	r2, [r3, #32]
 8001c56:	f042 0201 	orr.w	r2, r2, #1
 8001c5a:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 8001c5c:	681a      	ldr	r2, [r3, #0]
}
 8001c5e:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8001c60:	f042 0201 	orr.w	r2, r2, #1
 8001c64:	601a      	str	r2, [r3, #0]
}
 8001c66:	4770      	bx	lr

08001c68 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001c68:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001c6c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	f04f 0302 	mov.w	r3, #2
 8001c74:	d01c      	beq.n	8001cb0 <HAL_TIM_ConfigClockSource+0x48>
 8001c76:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001c78:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001c7c:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8001c7e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8001c82:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001c84:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001c88:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001c8c:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8001c8e:	680a      	ldr	r2, [r1, #0]
 8001c90:	2a40      	cmp	r2, #64	; 0x40
 8001c92:	d079      	beq.n	8001d88 <HAL_TIM_ConfigClockSource+0x120>
 8001c94:	d819      	bhi.n	8001cca <HAL_TIM_ConfigClockSource+0x62>
 8001c96:	2a10      	cmp	r2, #16
 8001c98:	f000 8093 	beq.w	8001dc2 <HAL_TIM_ConfigClockSource+0x15a>
 8001c9c:	d80a      	bhi.n	8001cb4 <HAL_TIM_ConfigClockSource+0x4c>
 8001c9e:	2a00      	cmp	r2, #0
 8001ca0:	f000 8089 	beq.w	8001db6 <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001caa:	2300      	movs	r3, #0
 8001cac:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001cb0:	4618      	mov	r0, r3
}
 8001cb2:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001cb4:	2a20      	cmp	r2, #32
 8001cb6:	f000 808a 	beq.w	8001dce <HAL_TIM_ConfigClockSource+0x166>
 8001cba:	2a30      	cmp	r2, #48	; 0x30
 8001cbc:	d1f2      	bne.n	8001ca4 <HAL_TIM_ConfigClockSource+0x3c>
   tmpsmcr = TIMx->SMCR;
 8001cbe:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001cc0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001cc4:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8001cc8:	e036      	b.n	8001d38 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8001cca:	2a70      	cmp	r2, #112	; 0x70
 8001ccc:	d036      	beq.n	8001d3c <HAL_TIM_ConfigClockSource+0xd4>
 8001cce:	d81b      	bhi.n	8001d08 <HAL_TIM_ConfigClockSource+0xa0>
 8001cd0:	2a50      	cmp	r2, #80	; 0x50
 8001cd2:	d042      	beq.n	8001d5a <HAL_TIM_ConfigClockSource+0xf2>
 8001cd4:	2a60      	cmp	r2, #96	; 0x60
 8001cd6:	d1e5      	bne.n	8001ca4 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001cd8:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001cda:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001cdc:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001ce0:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001ce2:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001ce4:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8001ce6:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001ce8:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001cec:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001cf0:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001cf4:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8001cf8:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8001cfa:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001cfc:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001cfe:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001d02:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8001d06:	e017      	b.n	8001d38 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8001d08:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001d0c:	d011      	beq.n	8001d32 <HAL_TIM_ConfigClockSource+0xca>
 8001d0e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001d12:	d1c7      	bne.n	8001ca4 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001d14:	e9d1 5201 	ldrd	r5, r2, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001d18:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001d1a:	68c9      	ldr	r1, [r1, #12]
 8001d1c:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d1e:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001d22:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001d26:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8001d28:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001d2a:	689a      	ldr	r2, [r3, #8]
 8001d2c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001d30:	e002      	b.n	8001d38 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001d32:	689a      	ldr	r2, [r3, #8]
 8001d34:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8001d38:	609a      	str	r2, [r3, #8]
 8001d3a:	e7b3      	b.n	8001ca4 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr = TIMx->SMCR;
 8001d3c:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001d3e:	e9d1 5201 	ldrd	r5, r2, [r1, #4]
 8001d42:	68c9      	ldr	r1, [r1, #12]
 8001d44:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d46:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001d4a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001d4e:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8001d50:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8001d52:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001d54:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8001d58:	e7ee      	b.n	8001d38 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001d5a:	684c      	ldr	r4, [r1, #4]
 8001d5c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001d5e:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001d60:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001d62:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001d66:	f025 0501 	bic.w	r5, r5, #1
 8001d6a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001d6c:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001d6e:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001d70:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001d74:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001d78:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001d7a:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001d7c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001d7e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001d82:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8001d86:	e7d7      	b.n	8001d38 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001d88:	684c      	ldr	r4, [r1, #4]
 8001d8a:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001d8c:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001d8e:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001d90:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001d94:	f025 0501 	bic.w	r5, r5, #1
 8001d98:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001d9a:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001d9c:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001d9e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001da2:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001da6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001da8:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001daa:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001dac:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001db0:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8001db4:	e7c0      	b.n	8001d38 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001db6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001db8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001dbc:	f042 0207 	orr.w	r2, r2, #7
 8001dc0:	e7ba      	b.n	8001d38 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001dc2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001dc4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001dc8:	f042 0217 	orr.w	r2, r2, #23
 8001dcc:	e7b4      	b.n	8001d38 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001dce:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001dd0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001dd4:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8001dd8:	e7ae      	b.n	8001d38 <HAL_TIM_ConfigClockSource+0xd0>
	...

08001ddc <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ddc:	4a1a      	ldr	r2, [pc, #104]	; (8001e48 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8001dde:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001de0:	4290      	cmp	r0, r2
 8001de2:	d00a      	beq.n	8001dfa <TIM_Base_SetConfig+0x1e>
 8001de4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001de8:	d007      	beq.n	8001dfa <TIM_Base_SetConfig+0x1e>
 8001dea:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001dee:	4290      	cmp	r0, r2
 8001df0:	d003      	beq.n	8001dfa <TIM_Base_SetConfig+0x1e>
 8001df2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001df6:	4290      	cmp	r0, r2
 8001df8:	d115      	bne.n	8001e26 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8001dfa:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001dfc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001e00:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e02:	4a11      	ldr	r2, [pc, #68]	; (8001e48 <TIM_Base_SetConfig+0x6c>)
 8001e04:	4290      	cmp	r0, r2
 8001e06:	d00a      	beq.n	8001e1e <TIM_Base_SetConfig+0x42>
 8001e08:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001e0c:	d007      	beq.n	8001e1e <TIM_Base_SetConfig+0x42>
 8001e0e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001e12:	4290      	cmp	r0, r2
 8001e14:	d003      	beq.n	8001e1e <TIM_Base_SetConfig+0x42>
 8001e16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e1a:	4290      	cmp	r0, r2
 8001e1c:	d103      	bne.n	8001e26 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e1e:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e24:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001e26:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8001e28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001e2c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001e2e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e30:	688b      	ldr	r3, [r1, #8]
 8001e32:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001e34:	680b      	ldr	r3, [r1, #0]
 8001e36:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001e38:	4b03      	ldr	r3, [pc, #12]	; (8001e48 <TIM_Base_SetConfig+0x6c>)
 8001e3a:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8001e3c:	bf04      	itt	eq
 8001e3e:	690b      	ldreq	r3, [r1, #16]
 8001e40:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001e42:	2301      	movs	r3, #1
 8001e44:	6143      	str	r3, [r0, #20]
}
 8001e46:	4770      	bx	lr
 8001e48:	40012c00 	.word	0x40012c00

08001e4c <HAL_TIM_Base_Init>:
{
 8001e4c:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001e4e:	4604      	mov	r4, r0
 8001e50:	b1a0      	cbz	r0, 8001e7c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001e52:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001e56:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001e5a:	b91b      	cbnz	r3, 8001e64 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001e5c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001e60:	f001 fbd8 	bl	8003614 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001e64:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e66:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001e68:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e6c:	1d21      	adds	r1, r4, #4
 8001e6e:	f7ff ffb5 	bl	8001ddc <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001e72:	2301      	movs	r3, #1
  return HAL_OK;
 8001e74:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001e76:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8001e7a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001e7c:	2001      	movs	r0, #1
 8001e7e:	e7fc      	b.n	8001e7a <HAL_TIM_Base_Init+0x2e>

08001e80 <HAL_TIM_Encoder_Init>:
{
 8001e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e82:	460c      	mov	r4, r1
  if(htim == NULL)
 8001e84:	4605      	mov	r5, r0
 8001e86:	2800      	cmp	r0, #0
 8001e88:	d041      	beq.n	8001f0e <HAL_TIM_Encoder_Init+0x8e>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001e8a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001e8e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001e92:	b91b      	cbnz	r3, 8001e9c <HAL_TIM_Encoder_Init+0x1c>
    htim->Lock = HAL_UNLOCKED;
 8001e94:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8001e98:	f001 fb60 	bl	800355c <HAL_TIM_Encoder_MspInit>
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001e9c:	4629      	mov	r1, r5
  htim->State= HAL_TIM_STATE_BUSY;
 8001e9e:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001ea0:	f851 0b04 	ldr.w	r0, [r1], #4
  htim->State= HAL_TIM_STATE_BUSY;
 8001ea4:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001ea8:	6883      	ldr	r3, [r0, #8]
 8001eaa:	f023 0307 	bic.w	r3, r3, #7
 8001eae:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001eb0:	f7ff ff94 	bl	8001ddc <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8001eb4:	6828      	ldr	r0, [r5, #0]
  tmpsmcr |= sConfig->EncoderMode;
 8001eb6:	6823      	ldr	r3, [r4, #0]
  tmpsmcr = htim->Instance->SMCR;
 8001eb8:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8001eba:	6982      	ldr	r2, [r0, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8001ebc:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr |= sConfig->EncoderMode;
 8001ebe:	431e      	orrs	r6, r3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8001ec0:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8001ec2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001ec6:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8001eca:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 8001ece:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8001ed0:	f423 427c 	bic.w	r2, r3, #64512	; 0xfc00
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001ed4:	6923      	ldr	r3, [r4, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8001ed6:	69e1      	ldr	r1, [r4, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001ed8:	011b      	lsls	r3, r3, #4
 8001eda:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001ede:	68e1      	ldr	r1, [r4, #12]
  tmpccer = htim->Instance->CCER;
 8001ee0:	6a07      	ldr	r7, [r0, #32]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001ee2:	430b      	orrs	r3, r1
 8001ee4:	6a21      	ldr	r1, [r4, #32]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8001ee6:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001eea:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8001eee:	4313      	orrs	r3, r2
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001ef0:	6961      	ldr	r1, [r4, #20]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8001ef2:	f027 02aa 	bic.w	r2, r7, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001ef6:	6867      	ldr	r7, [r4, #4]
  htim->Instance->SMCR = tmpsmcr;
 8001ef8:	6086      	str	r6, [r0, #8]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001efa:	ea47 1701 	orr.w	r7, r7, r1, lsl #4
  htim->Instance->CCMR1 = tmpccmr1;
 8001efe:	6183      	str	r3, [r0, #24]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001f00:	4317      	orrs	r7, r2
  htim->State= HAL_TIM_STATE_READY;
 8001f02:	2301      	movs	r3, #1
  htim->Instance->CCER = tmpccer;
 8001f04:	6207      	str	r7, [r0, #32]
  return HAL_OK;
 8001f06:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001f08:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
}
 8001f0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8001f0e:	2001      	movs	r0, #1
 8001f10:	e7fc      	b.n	8001f0c <HAL_TIM_Encoder_Init+0x8c>

08001f12 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8001f12:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001f16:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8001f18:	2b01      	cmp	r3, #1
 8001f1a:	f04f 0302 	mov.w	r3, #2
 8001f1e:	d018      	beq.n	8001f52 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8001f20:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001f24:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001f26:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001f28:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001f2a:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001f2c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001f30:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001f32:	685a      	ldr	r2, [r3, #4]
 8001f34:	4322      	orrs	r2, r4
 8001f36:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001f38:	689a      	ldr	r2, [r3, #8]
 8001f3a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f3e:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001f40:	689a      	ldr	r2, [r3, #8]
 8001f42:	430a      	orrs	r2, r1
 8001f44:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8001f46:	2301      	movs	r3, #1
 8001f48:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001f52:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001f54:	bd10      	pop	{r4, pc}

08001f56 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001f56:	6803      	ldr	r3, [r0, #0]
 8001f58:	68da      	ldr	r2, [r3, #12]
 8001f5a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001f5e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f60:	695a      	ldr	r2, [r3, #20]
 8001f62:	f022 0201 	bic.w	r2, r2, #1
 8001f66:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001f68:	2320      	movs	r3, #32
 8001f6a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
}
 8001f6e:	4770      	bx	lr

08001f70 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001f74:	4680      	mov	r8, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f76:	6803      	ldr	r3, [r0, #0]
 8001f78:	68c1      	ldr	r1, [r0, #12]
 8001f7a:	691a      	ldr	r2, [r3, #16]
 8001f7c:	2419      	movs	r4, #25
 8001f7e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001f82:	430a      	orrs	r2, r1
 8001f84:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001f86:	6882      	ldr	r2, [r0, #8]
 8001f88:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, 
 8001f8a:	68d9      	ldr	r1, [r3, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001f8c:	4302      	orrs	r2, r0
 8001f8e:	f8d8 0014 	ldr.w	r0, [r8, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8001f92:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 8001f96:	f021 010c 	bic.w	r1, r1, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001f9a:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, 
 8001f9c:	430a      	orrs	r2, r1
 8001f9e:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001fa0:	695a      	ldr	r2, [r3, #20]
 8001fa2:	f8d8 1018 	ldr.w	r1, [r8, #24]
 8001fa6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001faa:	430a      	orrs	r2, r1
 8001fac:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001fae:	4a3e      	ldr	r2, [pc, #248]	; (80020a8 <UART_SetConfig+0x138>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d147      	bne.n	8002044 <UART_SetConfig+0xd4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001fb4:	f7ff fde0 	bl	8001b78 <HAL_RCC_GetPCLK2Freq>
 8001fb8:	fb04 f300 	mul.w	r3, r4, r0
 8001fbc:	f8d8 6004 	ldr.w	r6, [r8, #4]
 8001fc0:	2764      	movs	r7, #100	; 0x64
 8001fc2:	00b6      	lsls	r6, r6, #2
 8001fc4:	fbb3 f3f6 	udiv	r3, r3, r6
 8001fc8:	fbb3 f3f7 	udiv	r3, r3, r7
 8001fcc:	011e      	lsls	r6, r3, #4
 8001fce:	f7ff fdd3 	bl	8001b78 <HAL_RCC_GetPCLK2Freq>
 8001fd2:	4360      	muls	r0, r4
 8001fd4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	fbb0 f5f3 	udiv	r5, r0, r3
 8001fde:	f7ff fdcb 	bl	8001b78 <HAL_RCC_GetPCLK2Freq>
 8001fe2:	4360      	muls	r0, r4
 8001fe4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fee:	fbb3 f3f7 	udiv	r3, r3, r7
 8001ff2:	fb07 5313 	mls	r3, r7, r3, r5
 8001ff6:	011b      	lsls	r3, r3, #4
 8001ff8:	3332      	adds	r3, #50	; 0x32
 8001ffa:	fbb3 f3f7 	udiv	r3, r3, r7
 8001ffe:	f003 05f0 	and.w	r5, r3, #240	; 0xf0
 8002002:	f7ff fdb9 	bl	8001b78 <HAL_RCC_GetPCLK2Freq>
 8002006:	4360      	muls	r0, r4
 8002008:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800200c:	0092      	lsls	r2, r2, #2
 800200e:	fbb0 f9f2 	udiv	r9, r0, r2
 8002012:	f7ff fdb1 	bl	8001b78 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002016:	4360      	muls	r0, r4
 8002018:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800201c:	f8d8 2000 	ldr.w	r2, [r8]
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	fbb0 f3f3 	udiv	r3, r0, r3
 8002026:	fbb3 f3f7 	udiv	r3, r3, r7
 800202a:	fb07 9313 	mls	r3, r7, r3, r9
 800202e:	011b      	lsls	r3, r3, #4
 8002030:	3332      	adds	r3, #50	; 0x32
 8002032:	fbb3 f3f7 	udiv	r3, r3, r7
 8002036:	f003 030f 	and.w	r3, r3, #15
 800203a:	432b      	orrs	r3, r5
 800203c:	4433      	add	r3, r6
 800203e:	6093      	str	r3, [r2, #8]
  }
#endif /* USART_CR1_OVER8 */
}
 8002040:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002044:	f7ff fd88 	bl	8001b58 <HAL_RCC_GetPCLK1Freq>
 8002048:	fb04 f300 	mul.w	r3, r4, r0
 800204c:	f8d8 6004 	ldr.w	r6, [r8, #4]
 8002050:	2764      	movs	r7, #100	; 0x64
 8002052:	00b6      	lsls	r6, r6, #2
 8002054:	fbb3 f3f6 	udiv	r3, r3, r6
 8002058:	fbb3 f3f7 	udiv	r3, r3, r7
 800205c:	011e      	lsls	r6, r3, #4
 800205e:	f7ff fd7b 	bl	8001b58 <HAL_RCC_GetPCLK1Freq>
 8002062:	4360      	muls	r0, r4
 8002064:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	fbb0 f5f3 	udiv	r5, r0, r3
 800206e:	f7ff fd73 	bl	8001b58 <HAL_RCC_GetPCLK1Freq>
 8002072:	4360      	muls	r0, r4
 8002074:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	fbb0 f3f3 	udiv	r3, r0, r3
 800207e:	fbb3 f3f7 	udiv	r3, r3, r7
 8002082:	fb07 5313 	mls	r3, r7, r3, r5
 8002086:	011b      	lsls	r3, r3, #4
 8002088:	3332      	adds	r3, #50	; 0x32
 800208a:	fbb3 f3f7 	udiv	r3, r3, r7
 800208e:	f003 05f0 	and.w	r5, r3, #240	; 0xf0
 8002092:	f7ff fd61 	bl	8001b58 <HAL_RCC_GetPCLK1Freq>
 8002096:	4360      	muls	r0, r4
 8002098:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800209c:	0092      	lsls	r2, r2, #2
 800209e:	fbb0 f9f2 	udiv	r9, r0, r2
 80020a2:	f7ff fd59 	bl	8001b58 <HAL_RCC_GetPCLK1Freq>
 80020a6:	e7b6      	b.n	8002016 <UART_SetConfig+0xa6>
 80020a8:	40013800 	.word	0x40013800

080020ac <HAL_UART_Init>:
{
 80020ac:	b510      	push	{r4, lr}
  if(huart == NULL)
 80020ae:	4604      	mov	r4, r0
 80020b0:	b340      	cbz	r0, 8002104 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 80020b2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80020b6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80020ba:	b91b      	cbnz	r3, 80020c4 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80020bc:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80020c0:	f001 fac0 	bl	8003644 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80020c4:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80020c6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80020c8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80020cc:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 80020ce:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80020d0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80020d4:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80020d6:	f7ff ff4b 	bl	8001f70 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020da:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020dc:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020de:	691a      	ldr	r2, [r3, #16]
 80020e0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80020e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020e6:	695a      	ldr	r2, [r3, #20]
 80020e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80020ec:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80020ee:	68da      	ldr	r2, [r3, #12]
 80020f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80020f4:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 80020f6:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020f8:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80020fa:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80020fe:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8002102:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002104:	2001      	movs	r0, #1
 8002106:	e7fc      	b.n	8002102 <HAL_UART_Init+0x56>

08002108 <HAL_UART_TxCpltCallback>:
 8002108:	4770      	bx	lr

0800210a <HAL_UART_RxCpltCallback>:
 800210a:	4770      	bx	lr

0800210c <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800210c:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8002110:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002112:	2b22      	cmp	r3, #34	; 0x22
 8002114:	d133      	bne.n	800217e <UART_Receive_IT+0x72>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002116:	6881      	ldr	r1, [r0, #8]
 8002118:	6904      	ldr	r4, [r0, #16]
 800211a:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800211e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002120:	6802      	ldr	r2, [r0, #0]
 8002122:	d123      	bne.n	800216c <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002124:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002126:	b9ec      	cbnz	r4, 8002164 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002128:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800212c:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8002130:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8002132:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8002134:	3c01      	subs	r4, #1
 8002136:	b2a4      	uxth	r4, r4
 8002138:	85c4      	strh	r4, [r0, #46]	; 0x2e
 800213a:	b98c      	cbnz	r4, 8002160 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800213c:	6803      	ldr	r3, [r0, #0]
 800213e:	68da      	ldr	r2, [r3, #12]
 8002140:	f022 0220 	bic.w	r2, r2, #32
 8002144:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002146:	68da      	ldr	r2, [r3, #12]
 8002148:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800214c:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800214e:	695a      	ldr	r2, [r3, #20]
 8002150:	f022 0201 	bic.w	r2, r2, #1
 8002154:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002156:	2320      	movs	r3, #32
 8002158:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 800215c:	f7ff ffd5 	bl	800210a <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8002160:	2000      	movs	r0, #0
 8002162:	e00d      	b.n	8002180 <UART_Receive_IT+0x74>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002164:	b2d2      	uxtb	r2, r2
 8002166:	f823 2b01 	strh.w	r2, [r3], #1
 800216a:	e7e1      	b.n	8002130 <UART_Receive_IT+0x24>
 800216c:	1c59      	adds	r1, r3, #1
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800216e:	6852      	ldr	r2, [r2, #4]
 8002170:	6281      	str	r1, [r0, #40]	; 0x28
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002172:	b90c      	cbnz	r4, 8002178 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002174:	701a      	strb	r2, [r3, #0]
 8002176:	e7dc      	b.n	8002132 <UART_Receive_IT+0x26>
 8002178:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800217c:	e7fa      	b.n	8002174 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 800217e:	2002      	movs	r0, #2
}
 8002180:	bd10      	pop	{r4, pc}

08002182 <HAL_UART_ErrorCallback>:
 8002182:	4770      	bx	lr

08002184 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002184:	6803      	ldr	r3, [r0, #0]
{
 8002186:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002188:	681a      	ldr	r2, [r3, #0]
{
 800218a:	4604      	mov	r4, r0
  if(errorflags == RESET)
 800218c:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800218e:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002190:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8002192:	d107      	bne.n	80021a4 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002194:	0696      	lsls	r6, r2, #26
 8002196:	d558      	bpl.n	800224a <HAL_UART_IRQHandler+0xc6>
 8002198:	068d      	lsls	r5, r1, #26
 800219a:	d556      	bpl.n	800224a <HAL_UART_IRQHandler+0xc6>
}
 800219c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80021a0:	f7ff bfb4 	b.w	800210c <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80021a4:	f015 0501 	ands.w	r5, r5, #1
 80021a8:	d102      	bne.n	80021b0 <HAL_UART_IRQHandler+0x2c>
 80021aa:	f411 7f90 	tst.w	r1, #288	; 0x120
 80021ae:	d04c      	beq.n	800224a <HAL_UART_IRQHandler+0xc6>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80021b0:	07d3      	lsls	r3, r2, #31
 80021b2:	d505      	bpl.n	80021c0 <HAL_UART_IRQHandler+0x3c>
 80021b4:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80021b6:	bf42      	ittt	mi
 80021b8:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80021ba:	f043 0301 	orrmi.w	r3, r3, #1
 80021be:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80021c0:	0750      	lsls	r0, r2, #29
 80021c2:	d504      	bpl.n	80021ce <HAL_UART_IRQHandler+0x4a>
 80021c4:	b11d      	cbz	r5, 80021ce <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80021c6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80021c8:	f043 0302 	orr.w	r3, r3, #2
 80021cc:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80021ce:	0793      	lsls	r3, r2, #30
 80021d0:	d504      	bpl.n	80021dc <HAL_UART_IRQHandler+0x58>
 80021d2:	b11d      	cbz	r5, 80021dc <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80021d4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80021d6:	f043 0304 	orr.w	r3, r3, #4
 80021da:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80021dc:	0716      	lsls	r6, r2, #28
 80021de:	d504      	bpl.n	80021ea <HAL_UART_IRQHandler+0x66>
 80021e0:	b11d      	cbz	r5, 80021ea <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80021e2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80021e4:	f043 0308 	orr.w	r3, r3, #8
 80021e8:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80021ea:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80021ec:	b343      	cbz	r3, 8002240 <HAL_UART_IRQHandler+0xbc>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80021ee:	0695      	lsls	r5, r2, #26
 80021f0:	d504      	bpl.n	80021fc <HAL_UART_IRQHandler+0x78>
 80021f2:	0688      	lsls	r0, r1, #26
 80021f4:	d502      	bpl.n	80021fc <HAL_UART_IRQHandler+0x78>
        UART_Receive_IT(huart);
 80021f6:	4620      	mov	r0, r4
 80021f8:	f7ff ff88 	bl	800210c <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80021fc:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 80021fe:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002200:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002202:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002204:	0711      	lsls	r1, r2, #28
 8002206:	d402      	bmi.n	800220e <HAL_UART_IRQHandler+0x8a>
 8002208:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 800220c:	d019      	beq.n	8002242 <HAL_UART_IRQHandler+0xbe>
        UART_EndRxTransfer(huart);
 800220e:	f7ff fea2 	bl	8001f56 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002212:	6823      	ldr	r3, [r4, #0]
 8002214:	695a      	ldr	r2, [r3, #20]
 8002216:	0652      	lsls	r2, r2, #25
 8002218:	d50f      	bpl.n	800223a <HAL_UART_IRQHandler+0xb6>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800221a:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 800221c:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800221e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002222:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002224:	b148      	cbz	r0, 800223a <HAL_UART_IRQHandler+0xb6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002226:	4b26      	ldr	r3, [pc, #152]	; (80022c0 <HAL_UART_IRQHandler+0x13c>)
 8002228:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800222a:	f7ff f8f1 	bl	8001410 <HAL_DMA_Abort_IT>
 800222e:	b138      	cbz	r0, 8002240 <HAL_UART_IRQHandler+0xbc>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002230:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8002232:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002236:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002238:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 800223a:	4620      	mov	r0, r4
 800223c:	f7ff ffa1 	bl	8002182 <HAL_UART_ErrorCallback>
}
 8002240:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8002242:	f7ff ff9e 	bl	8002182 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002246:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002248:	e7fa      	b.n	8002240 <HAL_UART_IRQHandler+0xbc>
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800224a:	0616      	lsls	r6, r2, #24
 800224c:	d528      	bpl.n	80022a0 <HAL_UART_IRQHandler+0x11c>
 800224e:	060d      	lsls	r5, r1, #24
 8002250:	d526      	bpl.n	80022a0 <HAL_UART_IRQHandler+0x11c>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8002252:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002256:	2a21      	cmp	r2, #33	; 0x21
 8002258:	d1f2      	bne.n	8002240 <HAL_UART_IRQHandler+0xbc>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800225a:	68a1      	ldr	r1, [r4, #8]
 800225c:	6a22      	ldr	r2, [r4, #32]
 800225e:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8002262:	d118      	bne.n	8002296 <HAL_UART_IRQHandler+0x112>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002264:	8811      	ldrh	r1, [r2, #0]
 8002266:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800226a:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800226c:	6921      	ldr	r1, [r4, #16]
 800226e:	b981      	cbnz	r1, 8002292 <HAL_UART_IRQHandler+0x10e>
        huart->pTxBuffPtr += 2U;
 8002270:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8002272:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8002274:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002276:	3a01      	subs	r2, #1
 8002278:	b292      	uxth	r2, r2
 800227a:	84e2      	strh	r2, [r4, #38]	; 0x26
 800227c:	2a00      	cmp	r2, #0
 800227e:	d1df      	bne.n	8002240 <HAL_UART_IRQHandler+0xbc>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002280:	68da      	ldr	r2, [r3, #12]
 8002282:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002286:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002288:	68da      	ldr	r2, [r3, #12]
 800228a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800228e:	60da      	str	r2, [r3, #12]
 8002290:	e7d6      	b.n	8002240 <HAL_UART_IRQHandler+0xbc>
        huart->pTxBuffPtr += 1U;
 8002292:	3201      	adds	r2, #1
 8002294:	e7ed      	b.n	8002272 <HAL_UART_IRQHandler+0xee>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002296:	1c51      	adds	r1, r2, #1
 8002298:	6221      	str	r1, [r4, #32]
 800229a:	7812      	ldrb	r2, [r2, #0]
 800229c:	605a      	str	r2, [r3, #4]
 800229e:	e7e9      	b.n	8002274 <HAL_UART_IRQHandler+0xf0>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80022a0:	0650      	lsls	r0, r2, #25
 80022a2:	d5cd      	bpl.n	8002240 <HAL_UART_IRQHandler+0xbc>
 80022a4:	064a      	lsls	r2, r1, #25
 80022a6:	d5cb      	bpl.n	8002240 <HAL_UART_IRQHandler+0xbc>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80022a8:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 80022aa:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80022ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80022b0:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80022b2:	2320      	movs	r3, #32
 80022b4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80022b8:	f7ff ff26 	bl	8002108 <HAL_UART_TxCpltCallback>
 80022bc:	e7c0      	b.n	8002240 <HAL_UART_IRQHandler+0xbc>
 80022be:	bf00      	nop
 80022c0:	080022c5 	.word	0x080022c5

080022c4 <UART_DMAAbortOnError>:
{
 80022c4:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 80022c6:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80022c8:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 80022ca:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80022cc:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80022ce:	f7ff ff58 	bl	8002182 <HAL_UART_ErrorCallback>
}
 80022d2:	bd08      	pop	{r3, pc}

080022d4 <_ZN7MPU9250C1EP11SPI_TypeDefP12GPIO_TypeDefm>:
#include "MPU9250.h"
//#include "Global.h"
//#include "Timer.h"
//#include <exception>

MPU9250::MPU9250(SPI_TypeDef * const spi, GPIO_TypeDef * const ss_gpio, const uint32_t ss_pin)
 80022d4:	b480      	push	{r7}
 80022d6:	b085      	sub	sp, #20
 80022d8:	af00      	add	r7, sp, #0
 80022da:	60f8      	str	r0, [r7, #12]
 80022dc:	60b9      	str	r1, [r7, #8]
 80022de:	607a      	str	r2, [r7, #4]
 80022e0:	603b      	str	r3, [r7, #0]
	: _spi(spi), _ss_gpio(ss_gpio), _ss_pin(ss_pin)
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	68ba      	ldr	r2, [r7, #8]
 80022e6:	601a      	str	r2, [r3, #0]
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	605a      	str	r2, [r3, #4]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	683a      	ldr	r2, [r7, #0]
 80022f2:	609a      	str	r2, [r3, #8]
{
	this->_gyroZ_bias = 0.0;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	f04f 0200 	mov.w	r2, #0
 80022fa:	60da      	str	r2, [r3, #12]
}
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	4618      	mov	r0, r3
 8002300:	3714      	adds	r7, #20
 8002302:	46bd      	mov	sp, r7
 8002304:	bc80      	pop	{r7}
 8002306:	4770      	bx	lr

08002308 <_ZNK7MPU92509_spiWriteEh>:

uint8_t MPU9250::_spiWrite(const uint8_t data) const
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	460b      	mov	r3, r1
 8002312:	70fb      	strb	r3, [r7, #3]
	while(!(_spi->SR & SPI_SR_TXE)) ;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	f003 0302 	and.w	r3, r3, #2
 800231e:	2b00      	cmp	r3, #0
 8002320:	bf0c      	ite	eq
 8002322:	2301      	moveq	r3, #1
 8002324:	2300      	movne	r3, #0
 8002326:	b2db      	uxtb	r3, r3
 8002328:	2b00      	cmp	r3, #0
 800232a:	d000      	beq.n	800232e <_ZNK7MPU92509_spiWriteEh+0x26>
 800232c:	e7f2      	b.n	8002314 <_ZNK7MPU92509_spiWriteEh+0xc>
	_spi->DR = data;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	78fa      	ldrb	r2, [r7, #3]
 8002334:	60da      	str	r2, [r3, #12]
	while(!(_spi->SR & SPI_SR_RXNE)) ;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	f003 0301 	and.w	r3, r3, #1
 8002340:	2b00      	cmp	r3, #0
 8002342:	bf0c      	ite	eq
 8002344:	2301      	moveq	r3, #1
 8002346:	2300      	movne	r3, #0
 8002348:	b2db      	uxtb	r3, r3
 800234a:	2b00      	cmp	r3, #0
 800234c:	d000      	beq.n	8002350 <_ZNK7MPU92509_spiWriteEh+0x48>
 800234e:	e7f2      	b.n	8002336 <_ZNK7MPU92509_spiWriteEh+0x2e>
	return (uint8_t)_spi->DR;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	68db      	ldr	r3, [r3, #12]
 8002356:	b2db      	uxtb	r3, r3
}
 8002358:	4618      	mov	r0, r3
 800235a:	370c      	adds	r7, #12
 800235c:	46bd      	mov	sp, r7
 800235e:	bc80      	pop	{r7}
 8002360:	4770      	bx	lr

08002362 <_ZNK7MPU925014_spiChipSelectEv>:

void MPU9250::_spiChipSelect(void) const
{
 8002362:	b480      	push	{r7}
 8002364:	b083      	sub	sp, #12
 8002366:	af00      	add	r7, sp, #0
 8002368:	6078      	str	r0, [r7, #4]
	_ss_gpio->BSRR = (_ss_pin << 16);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	689a      	ldr	r2, [r3, #8]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	0412      	lsls	r2, r2, #16
 8002374:	611a      	str	r2, [r3, #16]
}
 8002376:	bf00      	nop
 8002378:	370c      	adds	r7, #12
 800237a:	46bd      	mov	sp, r7
 800237c:	bc80      	pop	{r7}
 800237e:	4770      	bx	lr

08002380 <_ZNK7MPU925016_spiChipDeselectEv>:

void MPU9250::_spiChipDeselect(void) const
{
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
	_ss_gpio->BSRR = _ss_pin;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	687a      	ldr	r2, [r7, #4]
 800238e:	6892      	ldr	r2, [r2, #8]
 8002390:	611a      	str	r2, [r3, #16]
}
 8002392:	bf00      	nop
 8002394:	370c      	adds	r7, #12
 8002396:	46bd      	mov	sp, r7
 8002398:	bc80      	pop	{r7}
 800239a:	4770      	bx	lr

0800239c <_ZNK7MPU92509WriteByteEhh>:

uint8_t MPU9250::WriteByte(const uint8_t addr, const uint8_t data) const
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b084      	sub	sp, #16
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	460b      	mov	r3, r1
 80023a6:	70fb      	strb	r3, [r7, #3]
 80023a8:	4613      	mov	r3, r2
 80023aa:	70bb      	strb	r3, [r7, #2]
	volatile uint8_t result = 0x00;
 80023ac:	2300      	movs	r3, #0
 80023ae:	73fb      	strb	r3, [r7, #15]

	_spiChipSelect();
 80023b0:	6878      	ldr	r0, [r7, #4]
 80023b2:	f7ff ffd6 	bl	8002362 <_ZNK7MPU925014_spiChipSelectEv>

	_spiWrite(addr);
 80023b6:	78fb      	ldrb	r3, [r7, #3]
 80023b8:	4619      	mov	r1, r3
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f7ff ffa4 	bl	8002308 <_ZNK7MPU92509_spiWriteEh>

	result = _spiWrite(data);
 80023c0:	78bb      	ldrb	r3, [r7, #2]
 80023c2:	4619      	mov	r1, r3
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f7ff ff9f 	bl	8002308 <_ZNK7MPU92509_spiWriteEh>
 80023ca:	4603      	mov	r3, r0
 80023cc:	73fb      	strb	r3, [r7, #15]

	_spiChipDeselect();
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f7ff ffd6 	bl	8002380 <_ZNK7MPU925016_spiChipDeselectEv>

	return result;
 80023d4:	7bfb      	ldrb	r3, [r7, #15]
 80023d6:	b2db      	uxtb	r3, r3
}
 80023d8:	4618      	mov	r0, r3
 80023da:	3710      	adds	r7, #16
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}

080023e0 <_ZNK7MPU92509WriteWordEht>:

uint16_t MPU9250::WriteWord(const uint8_t addr, const uint16_t data) const
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b084      	sub	sp, #16
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	460b      	mov	r3, r1
 80023ea:	70fb      	strb	r3, [r7, #3]
 80023ec:	4613      	mov	r3, r2
 80023ee:	803b      	strh	r3, [r7, #0]
	volatile uint16_t result = 0x00;
 80023f0:	2300      	movs	r3, #0
 80023f2:	81fb      	strh	r3, [r7, #14]

	_spiChipSelect();
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	f7ff ffb4 	bl	8002362 <_ZNK7MPU925014_spiChipSelectEv>

	_spiWrite(addr);
 80023fa:	78fb      	ldrb	r3, [r7, #3]
 80023fc:	4619      	mov	r1, r3
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f7ff ff82 	bl	8002308 <_ZNK7MPU92509_spiWriteEh>

	result = (uint16_t)(_spiWrite((uint8_t)((data >> 8) & 0xff)) << 8);
 8002404:	883b      	ldrh	r3, [r7, #0]
 8002406:	0a1b      	lsrs	r3, r3, #8
 8002408:	b29b      	uxth	r3, r3
 800240a:	b2db      	uxtb	r3, r3
 800240c:	4619      	mov	r1, r3
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f7ff ff7a 	bl	8002308 <_ZNK7MPU92509_spiWriteEh>
 8002414:	4603      	mov	r3, r0
 8002416:	b29b      	uxth	r3, r3
 8002418:	021b      	lsls	r3, r3, #8
 800241a:	b29b      	uxth	r3, r3
 800241c:	81fb      	strh	r3, [r7, #14]

	result = (uint16_t)(result | _spiWrite((uint8_t)(data & 0xff)));
 800241e:	883b      	ldrh	r3, [r7, #0]
 8002420:	b2db      	uxtb	r3, r3
 8002422:	4619      	mov	r1, r3
 8002424:	6878      	ldr	r0, [r7, #4]
 8002426:	f7ff ff6f 	bl	8002308 <_ZNK7MPU92509_spiWriteEh>
 800242a:	4603      	mov	r3, r0
 800242c:	b29a      	uxth	r2, r3
 800242e:	89fb      	ldrh	r3, [r7, #14]
 8002430:	b29b      	uxth	r3, r3
 8002432:	4313      	orrs	r3, r2
 8002434:	b29b      	uxth	r3, r3
 8002436:	81fb      	strh	r3, [r7, #14]

	_spiChipDeselect();
 8002438:	6878      	ldr	r0, [r7, #4]
 800243a:	f7ff ffa1 	bl	8002380 <_ZNK7MPU925016_spiChipDeselectEv>

	return result;
 800243e:	89fb      	ldrh	r3, [r7, #14]
 8002440:	b29b      	uxth	r3, r3
}
 8002442:	4618      	mov	r0, r3
 8002444:	3710      	adds	r7, #16
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
	...

0800244c <_ZN8OdometryC1Ev>:
//#include "stm32f10x_conf.h"
//#include "Timer.h"

#include <cmath>

Odometry::Odometry(void)
 800244c:	b590      	push	{r4, r7, lr}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2200      	movs	r2, #0
 8002458:	601a      	str	r2, [r3, #0]
{
	this->x = 0.0f;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	f04f 0200 	mov.w	r2, #0
 8002460:	609a      	str	r2, [r3, #8]
	this->y = 0.0f;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	f04f 0200 	mov.w	r2, #0
 8002468:	60da      	str	r2, [r3, #12]
	this->yaw = 0.0f;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	f04f 0200 	mov.w	r2, #0
 8002470:	611a      	str	r2, [r3, #16]

	this->movavg = 0;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2200      	movs	r2, #0
 8002476:	605a      	str	r2, [r3, #4]

	//this->mpu9250 = new MPU9250(SPI_MPU9250, GPIOC, GPIO_PIN_0);
	this->mpu9250 = new MPU9250(SPI_MPU9250, GPIO_MPU9250, PIN_MPU9250);
 8002478:	2010      	movs	r0, #16
 800247a:	f001 f984 	bl	8003786 <_Znwj>
 800247e:	4603      	mov	r3, r0
 8002480:	461c      	mov	r4, r3
 8002482:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002486:	4a06      	ldr	r2, [pc, #24]	; (80024a0 <_ZN8OdometryC1Ev+0x54>)
 8002488:	4906      	ldr	r1, [pc, #24]	; (80024a4 <_ZN8OdometryC1Ev+0x58>)
 800248a:	4620      	mov	r0, r4
 800248c:	f7ff ff22 	bl	80022d4 <_ZN7MPU9250C1EP11SPI_TypeDefP12GPIO_TypeDefm>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	601c      	str	r4, [r3, #0]
}
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	4618      	mov	r0, r3
 8002498:	370c      	adds	r7, #12
 800249a:	46bd      	mov	sp, r7
 800249c:	bd90      	pop	{r4, r7, pc}
 800249e:	bf00      	nop
 80024a0:	40010c00 	.word	0x40010c00
 80024a4:	40003800 	.word	0x40003800

080024a8 <_ZNK8Odometry11GetGyroBiasEPfS0_>:

void Odometry::GetGyroBias(float * const avg, float * const stdev) const
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b088      	sub	sp, #32
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	60f8      	str	r0, [r7, #12]
 80024b0:	60b9      	str	r1, [r7, #8]
 80024b2:	607a      	str	r2, [r7, #4]
	static constexpr int NumOfTrial = 256;

	float _avg = 0.0f;
 80024b4:	f04f 0300 	mov.w	r3, #0
 80024b8:	61fb      	str	r3, [r7, #28]
	float _stdev = 0.0f;
 80024ba:	f04f 0300 	mov.w	r3, #0
 80024be:	61bb      	str	r3, [r7, #24]

	for(int i = 0; i < NumOfTrial; i++)
 80024c0:	2300      	movs	r3, #0
 80024c2:	617b      	str	r3, [r7, #20]
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	2bff      	cmp	r3, #255	; 0xff
 80024c8:	dc2f      	bgt.n	800252a <_ZNK8Odometry11GetGyroBiasEPfS0_+0x82>
	{
		float reading = (int16_t)mpu9250->WriteWord(READ_FLAG | MPUREG_GYRO_ZOUT_H, 0x0000) * 1000.0f / SensitivityScaleFactor;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	2200      	movs	r2, #0
 80024d0:	21c7      	movs	r1, #199	; 0xc7
 80024d2:	4618      	mov	r0, r3
 80024d4:	f7ff ff84 	bl	80023e0 <_ZNK7MPU92509WriteWordEht>
 80024d8:	4603      	mov	r3, r0
 80024da:	b21b      	sxth	r3, r3
 80024dc:	4618      	mov	r0, r3
 80024de:	f7fe fb0f 	bl	8000b00 <__aeabi_i2f>
 80024e2:	4603      	mov	r3, r0
 80024e4:	4927      	ldr	r1, [pc, #156]	; (8002584 <_ZNK8Odometry11GetGyroBiasEPfS0_+0xdc>)
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7fe fb5e 	bl	8000ba8 <__aeabi_fmul>
 80024ec:	4603      	mov	r3, r0
 80024ee:	4926      	ldr	r1, [pc, #152]	; (8002588 <_ZNK8Odometry11GetGyroBiasEPfS0_+0xe0>)
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7fe fc0d 	bl	8000d10 <__aeabi_fdiv>
 80024f6:	4603      	mov	r3, r0
 80024f8:	613b      	str	r3, [r7, #16]

		_avg += reading;
 80024fa:	6939      	ldr	r1, [r7, #16]
 80024fc:	69f8      	ldr	r0, [r7, #28]
 80024fe:	f7fe fa4b 	bl	8000998 <__addsf3>
 8002502:	4603      	mov	r3, r0
 8002504:	61fb      	str	r3, [r7, #28]
		_stdev += reading * reading;
 8002506:	6939      	ldr	r1, [r7, #16]
 8002508:	6938      	ldr	r0, [r7, #16]
 800250a:	f7fe fb4d 	bl	8000ba8 <__aeabi_fmul>
 800250e:	4603      	mov	r3, r0
 8002510:	4619      	mov	r1, r3
 8002512:	69b8      	ldr	r0, [r7, #24]
 8002514:	f7fe fa40 	bl	8000998 <__addsf3>
 8002518:	4603      	mov	r3, r0
 800251a:	61bb      	str	r3, [r7, #24]

		//Timer::sleep(5);
		HAL_Delay(5);
 800251c:	2005      	movs	r0, #5
 800251e:	f7fe fd8d 	bl	800103c <HAL_Delay>
	for(int i = 0; i < NumOfTrial; i++)
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	3301      	adds	r3, #1
 8002526:	617b      	str	r3, [r7, #20]
 8002528:	e7cc      	b.n	80024c4 <_ZNK8Odometry11GetGyroBiasEPfS0_+0x1c>
	}

	_avg /= NumOfTrial;
 800252a:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800252e:	69f8      	ldr	r0, [r7, #28]
 8002530:	f7fe fbee 	bl	8000d10 <__aeabi_fdiv>
 8002534:	4603      	mov	r3, r0
 8002536:	61fb      	str	r3, [r7, #28]

	_stdev -= NumOfTrial * _avg * _avg;
 8002538:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800253c:	69f8      	ldr	r0, [r7, #28]
 800253e:	f7fe fb33 	bl	8000ba8 <__aeabi_fmul>
 8002542:	4603      	mov	r3, r0
 8002544:	69f9      	ldr	r1, [r7, #28]
 8002546:	4618      	mov	r0, r3
 8002548:	f7fe fb2e 	bl	8000ba8 <__aeabi_fmul>
 800254c:	4603      	mov	r3, r0
 800254e:	4619      	mov	r1, r3
 8002550:	69b8      	ldr	r0, [r7, #24]
 8002552:	f7fe fa1f 	bl	8000994 <__aeabi_fsub>
 8002556:	4603      	mov	r3, r0
 8002558:	61bb      	str	r3, [r7, #24]
	_stdev /= NumOfTrial - 1;
 800255a:	490c      	ldr	r1, [pc, #48]	; (800258c <_ZNK8Odometry11GetGyroBiasEPfS0_+0xe4>)
 800255c:	69b8      	ldr	r0, [r7, #24]
 800255e:	f7fe fbd7 	bl	8000d10 <__aeabi_fdiv>
 8002562:	4603      	mov	r3, r0
 8002564:	61bb      	str	r3, [r7, #24]
	_stdev = sqrtf(_stdev);
 8002566:	69b8      	ldr	r0, [r7, #24]
 8002568:	f001 f992 	bl	8003890 <sqrtf>
 800256c:	61b8      	str	r0, [r7, #24]

	*avg = _avg;
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	69fa      	ldr	r2, [r7, #28]
 8002572:	601a      	str	r2, [r3, #0]
	*stdev = _stdev;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	69ba      	ldr	r2, [r7, #24]
 8002578:	601a      	str	r2, [r3, #0]
}
 800257a:	bf00      	nop
 800257c:	3720      	adds	r7, #32
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	447a0000 	.word	0x447a0000
 8002588:	42033333 	.word	0x42033333
 800258c:	437f0000 	.word	0x437f0000

08002590 <_ZN8Odometry8InitGyroEv>:

bool Odometry::InitGyro(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b086      	sub	sp, #24
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
	uint8_t whoami = mpu9250->WriteByte(READ_FLAG | MPUREG_WHOAMI, 0x00);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	2200      	movs	r2, #0
 800259e:	21f5      	movs	r1, #245	; 0xf5
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff fefb 	bl	800239c <_ZNK7MPU92509WriteByteEhh>
 80025a6:	4603      	mov	r3, r0
 80025a8:	74fb      	strb	r3, [r7, #19]

	if(whoami != 0x71)
 80025aa:	7cfb      	ldrb	r3, [r7, #19]
 80025ac:	2b71      	cmp	r3, #113	; 0x71
 80025ae:	d007      	beq.n	80025c0 <_ZN8Odometry8InitGyroEv+0x30>
	{
		delete mpu9250;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2110      	movs	r1, #16
 80025b6:	4618      	mov	r0, r3
 80025b8:	f001 f8e3 	bl	8003782 <_ZdlPvj>
		return false;
 80025bc:	2300      	movs	r3, #0
 80025be:	e046      	b.n	800264e <_ZN8Odometry8InitGyroEv+0xbe>
	}

	 // get stable time source
	mpu9250->WriteByte(MPUREG_PWR_MGMT_1, 0x03);  // Set clock source to be PLL with z-axis gyroscope reference, bits 2:0 = 011
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2203      	movs	r2, #3
 80025c6:	216b      	movs	r1, #107	; 0x6b
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7ff fee7 	bl	800239c <_ZNK7MPU92509WriteByteEhh>
	 // Configure Gyro and Accelerometer
	 // Disable FSYNC and set accelerometer and gyro bandwidth to 4000 and 250 Hz, respectively;
	 // DLPF_CFG = bits 2:0 = 000; this sets the sample rate at 8 kHz for both
	 // Maximum delay is 0.97 ms which is just over a 1 kHz maximum rate
	//mpu9250->WriteByte(MPUREG_CONFIG, 0x00);
	mpu9250->WriteByte(MPUREG_CONFIG, 0x03);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	2203      	movs	r2, #3
 80025d4:	211a      	movs	r1, #26
 80025d6:	4618      	mov	r0, r3
 80025d8:	f7ff fee0 	bl	800239c <_ZNK7MPU92509WriteByteEhh>

	 // Set sample rate = gyroscope output rate/(1 + SMPLRT_DIV)
	//mpu9250->WriteByte(MPUREG_SMPLRT_DIV, 0x07);  // Use a 1 kHz rate; the same rate set in CONFIG above
	//mpu9250->WriteByte(MPUREG_SMPLRT_DIV, 0x04);  // Use a 200 Hz rate; the same rate set in CONFIG above
	mpu9250->WriteByte(MPUREG_SMPLRT_DIV, 0x00);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2200      	movs	r2, #0
 80025e2:	2119      	movs	r1, #25
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7ff fed9 	bl	800239c <_ZNK7MPU92509WriteByteEhh>

	mpu9250->WriteByte(MPUREG_GYRO_CONFIG, BITS_FS_1000DPS);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	2210      	movs	r2, #16
 80025f0:	211b      	movs	r1, #27
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7ff fed2 	bl	800239c <_ZNK7MPU92509WriteByteEhh>

	//Timer::sleep(100);
	HAL_Delay(100);
 80025f8:	2064      	movs	r0, #100	; 0x64
 80025fa:	f7fe fd1f 	bl	800103c <HAL_Delay>

	float avg = 0.0f;
 80025fe:	f04f 0300 	mov.w	r3, #0
 8002602:	60fb      	str	r3, [r7, #12]
	float stdev = 1000.0f;
 8002604:	4b14      	ldr	r3, [pc, #80]	; (8002658 <_ZN8Odometry8InitGyroEv+0xc8>)
 8002606:	60bb      	str	r3, [r7, #8]

	for(int i = 0; i < 10; i++)
 8002608:	2300      	movs	r3, #0
 800260a:	617b      	str	r3, [r7, #20]
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	2b09      	cmp	r3, #9
 8002610:	dc1c      	bgt.n	800264c <_ZN8Odometry8InitGyroEv+0xbc>
	{
		this->GetGyroBias(&avg, &stdev);
 8002612:	f107 0208 	add.w	r2, r7, #8
 8002616:	f107 030c 	add.w	r3, r7, #12
 800261a:	4619      	mov	r1, r3
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	f7ff ff43 	bl	80024a8 <_ZNK8Odometry11GetGyroBiasEPfS0_>

		if (stdev < 700)
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	490d      	ldr	r1, [pc, #52]	; (800265c <_ZN8Odometry8InitGyroEv+0xcc>)
 8002626:	4618      	mov	r0, r3
 8002628:	f7fe fc5c 	bl	8000ee4 <__aeabi_fcmplt>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d008      	beq.n	8002644 <_ZN8Odometry8InitGyroEv+0xb4>
		{
			movavg = (int32_t)avg;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	4618      	mov	r0, r3
 8002636:	f7fe fc93 	bl	8000f60 <__aeabi_f2iz>
 800263a:	4602      	mov	r2, r0
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	605a      	str	r2, [r3, #4]

			return true;
 8002640:	2301      	movs	r3, #1
 8002642:	e004      	b.n	800264e <_ZN8Odometry8InitGyroEv+0xbe>
	for(int i = 0; i < 10; i++)
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	3301      	adds	r3, #1
 8002648:	617b      	str	r3, [r7, #20]
 800264a:	e7df      	b.n	800260c <_ZN8Odometry8InitGyroEv+0x7c>
		}
	}

	// gyro unit is not in desirable state (not stabilized)
	return false;
 800264c:	2300      	movs	r3, #0
}
 800264e:	4618      	mov	r0, r3
 8002650:	3718      	adds	r7, #24
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	447a0000 	.word	0x447a0000
 800265c:	442f0000 	.word	0x442f0000

08002660 <_ZN8Odometry11ReadEncoderEv>:

void Odometry::ReadEncoder(void)
{
 8002660:	b590      	push	{r4, r7, lr}
 8002662:	b087      	sub	sp, #28
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
	volatile int16_t _p1 = static_cast<int16_t>(TIM3->CNT);
 8002668:	4b3c      	ldr	r3, [pc, #240]	; (800275c <_ZN8Odometry11ReadEncoderEv+0xfc>)
 800266a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800266c:	b21b      	sxth	r3, r3
 800266e:	817b      	strh	r3, [r7, #10]
	TIM3->CNT = 0;
 8002670:	4b3a      	ldr	r3, [pc, #232]	; (800275c <_ZN8Odometry11ReadEncoderEv+0xfc>)
 8002672:	2200      	movs	r2, #0
 8002674:	625a      	str	r2, [r3, #36]	; 0x24

	volatile int16_t _p2 = static_cast<int16_t>(TIM4->CNT);
 8002676:	4b3a      	ldr	r3, [pc, #232]	; (8002760 <_ZN8Odometry11ReadEncoderEv+0x100>)
 8002678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800267a:	b21b      	sxth	r3, r3
 800267c:	813b      	strh	r3, [r7, #8]
	TIM4->CNT = 0;
 800267e:	4b38      	ldr	r3, [pc, #224]	; (8002760 <_ZN8Odometry11ReadEncoderEv+0x100>)
 8002680:	2200      	movs	r2, #0
 8002682:	625a      	str	r2, [r3, #36]	; 0x24

	// just a simple rotation matrix
	// translate encoder rates to velocity on x-y plane
	float _yaw = yaw - ((float)M_PI / 4.0f); //
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	691b      	ldr	r3, [r3, #16]
 8002688:	4936      	ldr	r1, [pc, #216]	; (8002764 <_ZN8Odometry11ReadEncoderEv+0x104>)
 800268a:	4618      	mov	r0, r3
 800268c:	f7fe f982 	bl	8000994 <__aeabi_fsub>
 8002690:	4603      	mov	r3, r0
 8002692:	617b      	str	r3, [r7, #20]
	float _cos = cosf(_yaw);
 8002694:	6978      	ldr	r0, [r7, #20]
 8002696:	f001 f891 	bl	80037bc <cosf>
 800269a:	6138      	str	r0, [r7, #16]
	float _sin = sinf(_yaw);
 800269c:	6978      	ldr	r0, [r7, #20]
 800269e:	f001 f8c1 	bl	8003824 <sinf>
 80026a2:	60f8      	str	r0, [r7, #12]


	x += ((_p1 * _cos) - (_p2 * _sin)) * MPerPulse;
 80026a4:	897b      	ldrh	r3, [r7, #10]
 80026a6:	b21b      	sxth	r3, r3
 80026a8:	4618      	mov	r0, r3
 80026aa:	f7fe fa29 	bl	8000b00 <__aeabi_i2f>
 80026ae:	4603      	mov	r3, r0
 80026b0:	6939      	ldr	r1, [r7, #16]
 80026b2:	4618      	mov	r0, r3
 80026b4:	f7fe fa78 	bl	8000ba8 <__aeabi_fmul>
 80026b8:	4603      	mov	r3, r0
 80026ba:	461c      	mov	r4, r3
 80026bc:	893b      	ldrh	r3, [r7, #8]
 80026be:	b21b      	sxth	r3, r3
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7fe fa1d 	bl	8000b00 <__aeabi_i2f>
 80026c6:	4603      	mov	r3, r0
 80026c8:	68f9      	ldr	r1, [r7, #12]
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7fe fa6c 	bl	8000ba8 <__aeabi_fmul>
 80026d0:	4603      	mov	r3, r0
 80026d2:	4619      	mov	r1, r3
 80026d4:	4620      	mov	r0, r4
 80026d6:	f7fe f95d 	bl	8000994 <__aeabi_fsub>
 80026da:	4603      	mov	r3, r0
 80026dc:	4922      	ldr	r1, [pc, #136]	; (8002768 <_ZN8Odometry11ReadEncoderEv+0x108>)
 80026de:	4618      	mov	r0, r3
 80026e0:	f7fe fa62 	bl	8000ba8 <__aeabi_fmul>
 80026e4:	4603      	mov	r3, r0
 80026e6:	461a      	mov	r2, r3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	4619      	mov	r1, r3
 80026ee:	4610      	mov	r0, r2
 80026f0:	f7fe f952 	bl	8000998 <__addsf3>
 80026f4:	4603      	mov	r3, r0
 80026f6:	461a      	mov	r2, r3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	609a      	str	r2, [r3, #8]
	y += ((_p1 * _sin) + (_p2 * _cos)) * MPerPulse;
 80026fc:	897b      	ldrh	r3, [r7, #10]
 80026fe:	b21b      	sxth	r3, r3
 8002700:	4618      	mov	r0, r3
 8002702:	f7fe f9fd 	bl	8000b00 <__aeabi_i2f>
 8002706:	4603      	mov	r3, r0
 8002708:	68f9      	ldr	r1, [r7, #12]
 800270a:	4618      	mov	r0, r3
 800270c:	f7fe fa4c 	bl	8000ba8 <__aeabi_fmul>
 8002710:	4603      	mov	r3, r0
 8002712:	461c      	mov	r4, r3
 8002714:	893b      	ldrh	r3, [r7, #8]
 8002716:	b21b      	sxth	r3, r3
 8002718:	4618      	mov	r0, r3
 800271a:	f7fe f9f1 	bl	8000b00 <__aeabi_i2f>
 800271e:	4603      	mov	r3, r0
 8002720:	6939      	ldr	r1, [r7, #16]
 8002722:	4618      	mov	r0, r3
 8002724:	f7fe fa40 	bl	8000ba8 <__aeabi_fmul>
 8002728:	4603      	mov	r3, r0
 800272a:	4619      	mov	r1, r3
 800272c:	4620      	mov	r0, r4
 800272e:	f7fe f933 	bl	8000998 <__addsf3>
 8002732:	4603      	mov	r3, r0
 8002734:	490c      	ldr	r1, [pc, #48]	; (8002768 <_ZN8Odometry11ReadEncoderEv+0x108>)
 8002736:	4618      	mov	r0, r3
 8002738:	f7fe fa36 	bl	8000ba8 <__aeabi_fmul>
 800273c:	4603      	mov	r3, r0
 800273e:	461a      	mov	r2, r3
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	4619      	mov	r1, r3
 8002746:	4610      	mov	r0, r2
 8002748:	f7fe f926 	bl	8000998 <__addsf3>
 800274c:	4603      	mov	r3, r0
 800274e:	461a      	mov	r2, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	60da      	str	r2, [r3, #12]
}
 8002754:	bf00      	nop
 8002756:	371c      	adds	r7, #28
 8002758:	46bd      	mov	sp, r7
 800275a:	bd90      	pop	{r4, r7, pc}
 800275c:	40000400 	.word	0x40000400
 8002760:	40000800 	.word	0x40000800
 8002764:	3f490fdb 	.word	0x3f490fdb
 8002768:	389e1f1d 	.word	0x389e1f1d

0800276c <_ZN8Odometry8ReadGyroEv>:

void Odometry::ReadGyro(void)
{
 800276c:	b590      	push	{r4, r7, lr}
 800276e:	b085      	sub	sp, #20
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
	static constexpr float RadPerMilliDeg = M_PI / 180000.0;
	static constexpr float RadPerMilliDegPerSec = RadPerMilliDeg / SamplingFrequency;
	static constexpr float w = 0.01f;
	//static constexpr float halfPi = M_PI / 2.0;

	int dy_raw_mdps = (((int16_t)mpu9250->WriteWord(READ_FLAG | MPUREG_GYRO_ZOUT_H, 0x0000)) * 1000 / SensitivityScaleFactor) + 0.5f;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	2200      	movs	r2, #0
 800277a:	21c7      	movs	r1, #199	; 0xc7
 800277c:	4618      	mov	r0, r3
 800277e:	f7ff fe2f 	bl	80023e0 <_ZNK7MPU92509WriteWordEht>
 8002782:	4603      	mov	r3, r0
 8002784:	b21b      	sxth	r3, r3
 8002786:	461a      	mov	r2, r3
 8002788:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800278c:	fb03 f302 	mul.w	r3, r3, r2
 8002790:	4618      	mov	r0, r3
 8002792:	f7fe f9b5 	bl	8000b00 <__aeabi_i2f>
 8002796:	4603      	mov	r3, r0
 8002798:	4940      	ldr	r1, [pc, #256]	; (800289c <_ZN8Odometry8ReadGyroEv+0x130>)
 800279a:	4618      	mov	r0, r3
 800279c:	f7fe fab8 	bl	8000d10 <__aeabi_fdiv>
 80027a0:	4603      	mov	r3, r0
 80027a2:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80027a6:	4618      	mov	r0, r3
 80027a8:	f7fe f8f6 	bl	8000998 <__addsf3>
 80027ac:	4603      	mov	r3, r0
 80027ae:	4618      	mov	r0, r3
 80027b0:	f7fe fbd6 	bl	8000f60 <__aeabi_f2iz>
 80027b4:	4603      	mov	r3, r0
 80027b6:	60fb      	str	r3, [r7, #12]
	//temp = mpu9250->WriteWord(READ_FLAG | MPUREG_TEMP_OUT_H, 0x0000);

	int dy_biased_mdps = dy_raw_mdps - movavg;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	68fa      	ldr	r2, [r7, #12]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	60bb      	str	r3, [r7, #8]

	if(dy_biased_mdps < -movband || movband < dy_biased_mdps)
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	f113 0f64 	cmn.w	r3, #100	; 0x64
 80027c8:	db02      	blt.n	80027d0 <_ZN8Odometry8ReadGyroEv+0x64>
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	2b64      	cmp	r3, #100	; 0x64
 80027ce:	dd3b      	ble.n	8002848 <_ZN8Odometry8ReadGyroEv+0xdc>
	{
		// yaw is in radian, so, convert from mdps to radian.
		yaw += (float)dy_biased_mdps * RadPerMilliDegPerSec;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	691c      	ldr	r4, [r3, #16]
 80027d4:	68b8      	ldr	r0, [r7, #8]
 80027d6:	f7fe f993 	bl	8000b00 <__aeabi_i2f>
 80027da:	4603      	mov	r3, r0
 80027dc:	4930      	ldr	r1, [pc, #192]	; (80028a0 <_ZN8Odometry8ReadGyroEv+0x134>)
 80027de:	4618      	mov	r0, r3
 80027e0:	f7fe f9e2 	bl	8000ba8 <__aeabi_fmul>
 80027e4:	4603      	mov	r3, r0
 80027e6:	4619      	mov	r1, r3
 80027e8:	4620      	mov	r0, r4
 80027ea:	f7fe f8d5 	bl	8000998 <__addsf3>
 80027ee:	4603      	mov	r3, r0
 80027f0:	461a      	mov	r2, r3
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	611a      	str	r2, [r3, #16]

		if(yaw > (float)M_PI)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	691b      	ldr	r3, [r3, #16]
 80027fa:	492a      	ldr	r1, [pc, #168]	; (80028a4 <_ZN8Odometry8ReadGyroEv+0x138>)
 80027fc:	4618      	mov	r0, r3
 80027fe:	f7fe fb8f 	bl	8000f20 <__aeabi_fcmpgt>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d00a      	beq.n	800281e <_ZN8Odometry8ReadGyroEv+0xb2>
		{
			yaw -= (2.0f * (float)M_PI);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	691b      	ldr	r3, [r3, #16]
 800280c:	4926      	ldr	r1, [pc, #152]	; (80028a8 <_ZN8Odometry8ReadGyroEv+0x13c>)
 800280e:	4618      	mov	r0, r3
 8002810:	f7fe f8c0 	bl	8000994 <__aeabi_fsub>
 8002814:	4603      	mov	r3, r0
 8002816:	461a      	mov	r2, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	611a      	str	r2, [r3, #16]
		if(yaw > (float)M_PI)
 800281c:	e03a      	b.n	8002894 <_ZN8Odometry8ReadGyroEv+0x128>
		}
		else if(yaw < -(float)M_PI)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	691b      	ldr	r3, [r3, #16]
 8002822:	4922      	ldr	r1, [pc, #136]	; (80028ac <_ZN8Odometry8ReadGyroEv+0x140>)
 8002824:	4618      	mov	r0, r3
 8002826:	f7fe fb5d 	bl	8000ee4 <__aeabi_fcmplt>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d100      	bne.n	8002832 <_ZN8Odometry8ReadGyroEv+0xc6>
		if(yaw > (float)M_PI)
 8002830:	e030      	b.n	8002894 <_ZN8Odometry8ReadGyroEv+0x128>
		{
			yaw += (2.0f * (float)M_PI);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	691b      	ldr	r3, [r3, #16]
 8002836:	491c      	ldr	r1, [pc, #112]	; (80028a8 <_ZN8Odometry8ReadGyroEv+0x13c>)
 8002838:	4618      	mov	r0, r3
 800283a:	f7fe f8ad 	bl	8000998 <__addsf3>
 800283e:	4603      	mov	r3, r0
 8002840:	461a      	mov	r2, r3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	611a      	str	r2, [r3, #16]
		if(yaw > (float)M_PI)
 8002846:	e025      	b.n	8002894 <_ZN8Odometry8ReadGyroEv+0x128>
		}
	}
	else
	{
		movavg = (int)((((float)movavg * (1 - w)) + ((float)dy_raw_mdps * w)) + 0.5f);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	4618      	mov	r0, r3
 800284e:	f7fe f957 	bl	8000b00 <__aeabi_i2f>
 8002852:	4603      	mov	r3, r0
 8002854:	4916      	ldr	r1, [pc, #88]	; (80028b0 <_ZN8Odometry8ReadGyroEv+0x144>)
 8002856:	4618      	mov	r0, r3
 8002858:	f7fe f9a6 	bl	8000ba8 <__aeabi_fmul>
 800285c:	4603      	mov	r3, r0
 800285e:	461c      	mov	r4, r3
 8002860:	68f8      	ldr	r0, [r7, #12]
 8002862:	f7fe f94d 	bl	8000b00 <__aeabi_i2f>
 8002866:	4603      	mov	r3, r0
 8002868:	4912      	ldr	r1, [pc, #72]	; (80028b4 <_ZN8Odometry8ReadGyroEv+0x148>)
 800286a:	4618      	mov	r0, r3
 800286c:	f7fe f99c 	bl	8000ba8 <__aeabi_fmul>
 8002870:	4603      	mov	r3, r0
 8002872:	4619      	mov	r1, r3
 8002874:	4620      	mov	r0, r4
 8002876:	f7fe f88f 	bl	8000998 <__addsf3>
 800287a:	4603      	mov	r3, r0
 800287c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002880:	4618      	mov	r0, r3
 8002882:	f7fe f889 	bl	8000998 <__addsf3>
 8002886:	4603      	mov	r3, r0
 8002888:	4618      	mov	r0, r3
 800288a:	f7fe fb69 	bl	8000f60 <__aeabi_f2iz>
 800288e:	4602      	mov	r2, r0
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	605a      	str	r2, [r3, #4]
	}

}
 8002894:	bf00      	nop
 8002896:	3714      	adds	r7, #20
 8002898:	46bd      	mov	sp, r7
 800289a:	bd90      	pop	{r4, r7, pc}
 800289c:	42033333 	.word	0x42033333
 80028a0:	3315ec32 	.word	0x3315ec32
 80028a4:	40490fdb 	.word	0x40490fdb
 80028a8:	40c90fdb 	.word	0x40c90fdb
 80028ac:	c0490fdb 	.word	0xc0490fdb
 80028b0:	3f7d70a4 	.word	0x3f7d70a4
 80028b4:	3c23d70a 	.word	0x3c23d70a

080028b8 <_ZN8Odometry10InitializeEv>:

bool Odometry::Initialize(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
	return this->InitGyro();
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	f7ff fe65 	bl	8002590 <_ZN8Odometry8InitGyroEv>
 80028c6:	4603      	mov	r3, r0
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	3708      	adds	r7, #8
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}

080028d0 <_ZN8Odometry6SampleEv>:

void Odometry::Sample(void)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
	this->ReadEncoder();
 80028d8:	6878      	ldr	r0, [r7, #4]
 80028da:	f7ff fec1 	bl	8002660 <_ZN8Odometry11ReadEncoderEv>
	this->ReadGyro();
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f7ff ff44 	bl	800276c <_ZN8Odometry8ReadGyroEv>
}
 80028e4:	bf00      	nop
 80028e6:	3708      	adds	r7, #8
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}

080028ec <can_init>:
CAN_FilterTypeDef filter;
uint32_t prescaler;
enum can_bus_state bus_state;

void can_init(void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0
    // default to 125 kbit/s
    prescaler = 48;
 80028f0:	4b06      	ldr	r3, [pc, #24]	; (800290c <can_init+0x20>)
 80028f2:	2230      	movs	r2, #48	; 0x30
 80028f4:	601a      	str	r2, [r3, #0]
    hcan.Instance = CAN1;
 80028f6:	4b06      	ldr	r3, [pc, #24]	; (8002910 <can_init+0x24>)
 80028f8:	4a06      	ldr	r2, [pc, #24]	; (8002914 <can_init+0x28>)
 80028fa:	601a      	str	r2, [r3, #0]
    bus_state = OFF_BUS;
 80028fc:	4b06      	ldr	r3, [pc, #24]	; (8002918 <can_init+0x2c>)
 80028fe:	2200      	movs	r2, #0
 8002900:	701a      	strb	r2, [r3, #0]
}
 8002902:	bf00      	nop
 8002904:	46bd      	mov	sp, r7
 8002906:	bc80      	pop	{r7}
 8002908:	4770      	bx	lr
 800290a:	bf00      	nop
 800290c:	2000089c 	.word	0x2000089c
 8002910:	20000a04 	.word	0x20000a04
 8002914:	40006400 	.word	0x40006400
 8002918:	200008a0 	.word	0x200008a0

0800291c <can_set_filter>:

void can_set_filter(uint32_t id, uint32_t mask)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b082      	sub	sp, #8
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	6039      	str	r1, [r7, #0]
    // see page 825 of RM0091 for details on filters
    // set the standard ID part
    filter.FilterIdHigh = (id & 0x7FF) << 5;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	015b      	lsls	r3, r3, #5
 800292a:	b29b      	uxth	r3, r3
 800292c:	4a24      	ldr	r2, [pc, #144]	; (80029c0 <can_set_filter+0xa4>)
 800292e:	6013      	str	r3, [r2, #0]
    // add the top 5 bits of the extended ID
    filter.FilterIdHigh += (id >> 24) & 0xFFFF;
 8002930:	4b23      	ldr	r3, [pc, #140]	; (80029c0 <can_set_filter+0xa4>)
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	0e1b      	lsrs	r3, r3, #24
 8002938:	4413      	add	r3, r2
 800293a:	4a21      	ldr	r2, [pc, #132]	; (80029c0 <can_set_filter+0xa4>)
 800293c:	6013      	str	r3, [r2, #0]
    // set the low part to the remaining extended ID bits
    filter.FilterIdLow += ((id & 0x1FFFF800) << 3);
 800293e:	4b20      	ldr	r3, [pc, #128]	; (80029c0 <can_set_filter+0xa4>)
 8002940:	685a      	ldr	r2, [r3, #4]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	00db      	lsls	r3, r3, #3
 8002946:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800294a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800294e:	4413      	add	r3, r2
 8002950:	4a1b      	ldr	r2, [pc, #108]	; (80029c0 <can_set_filter+0xa4>)
 8002952:	6053      	str	r3, [r2, #4]

    // set the standard ID part
    filter.FilterMaskIdHigh = (mask & 0x7FF) << 5;
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	015b      	lsls	r3, r3, #5
 8002958:	b29b      	uxth	r3, r3
 800295a:	4a19      	ldr	r2, [pc, #100]	; (80029c0 <can_set_filter+0xa4>)
 800295c:	6093      	str	r3, [r2, #8]
    // add the top 5 bits of the extended ID
    filter.FilterMaskIdHigh += (mask >> 24) & 0xFFFF;
 800295e:	4b18      	ldr	r3, [pc, #96]	; (80029c0 <can_set_filter+0xa4>)
 8002960:	689a      	ldr	r2, [r3, #8]
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	0e1b      	lsrs	r3, r3, #24
 8002966:	4413      	add	r3, r2
 8002968:	4a15      	ldr	r2, [pc, #84]	; (80029c0 <can_set_filter+0xa4>)
 800296a:	6093      	str	r3, [r2, #8]
    // set the low part to the remaining extended ID bits
    filter.FilterMaskIdLow += ((mask & 0x1FFFF800) << 3);
 800296c:	4b14      	ldr	r3, [pc, #80]	; (80029c0 <can_set_filter+0xa4>)
 800296e:	68da      	ldr	r2, [r3, #12]
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	00db      	lsls	r3, r3, #3
 8002974:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002978:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800297c:	4413      	add	r3, r2
 800297e:	4a10      	ldr	r2, [pc, #64]	; (80029c0 <can_set_filter+0xa4>)
 8002980:	60d3      	str	r3, [r2, #12]

    filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8002982:	4b0f      	ldr	r3, [pc, #60]	; (80029c0 <can_set_filter+0xa4>)
 8002984:	2200      	movs	r2, #0
 8002986:	619a      	str	r2, [r3, #24]
    filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8002988:	4b0d      	ldr	r3, [pc, #52]	; (80029c0 <can_set_filter+0xa4>)
 800298a:	2201      	movs	r2, #1
 800298c:	61da      	str	r2, [r3, #28]
    filter.FilterBank = 0;
 800298e:	4b0c      	ldr	r3, [pc, #48]	; (80029c0 <can_set_filter+0xa4>)
 8002990:	2200      	movs	r2, #0
 8002992:	615a      	str	r2, [r3, #20]
    filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8002994:	4b0a      	ldr	r3, [pc, #40]	; (80029c0 <can_set_filter+0xa4>)
 8002996:	2200      	movs	r2, #0
 8002998:	611a      	str	r2, [r3, #16]
    filter.SlaveStartFilterBank = 0;
 800299a:	4b09      	ldr	r3, [pc, #36]	; (80029c0 <can_set_filter+0xa4>)
 800299c:	2200      	movs	r2, #0
 800299e:	625a      	str	r2, [r3, #36]	; 0x24
    filter.FilterActivation = ENABLE;
 80029a0:	4b07      	ldr	r3, [pc, #28]	; (80029c0 <can_set_filter+0xa4>)
 80029a2:	2201      	movs	r2, #1
 80029a4:	621a      	str	r2, [r3, #32]

    if (bus_state == ON_BUS)
 80029a6:	4b07      	ldr	r3, [pc, #28]	; (80029c4 <can_set_filter+0xa8>)
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d103      	bne.n	80029b6 <can_set_filter+0x9a>
    {
        HAL_CAN_ConfigFilter(&hcan, &filter);
 80029ae:	4904      	ldr	r1, [pc, #16]	; (80029c0 <can_set_filter+0xa4>)
 80029b0:	4805      	ldr	r0, [pc, #20]	; (80029c8 <can_set_filter+0xac>)
 80029b2:	f7fe fbd0 	bl	8001156 <HAL_CAN_ConfigFilter>
    }
}
 80029b6:	bf00      	nop
 80029b8:	3708      	adds	r7, #8
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	20000874 	.word	0x20000874
 80029c4:	200008a0 	.word	0x200008a0
 80029c8:	20000a04 	.word	0x20000a04

080029cc <can_enable>:

void can_enable(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
    if (bus_state == OFF_BUS)
 80029d0:	4b28      	ldr	r3, [pc, #160]	; (8002a74 <can_enable+0xa8>)
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d148      	bne.n	8002a6a <can_enable+0x9e>
    {
        hcan.Init.Prescaler = prescaler;
 80029d8:	4b27      	ldr	r3, [pc, #156]	; (8002a78 <can_enable+0xac>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a27      	ldr	r2, [pc, #156]	; (8002a7c <can_enable+0xb0>)
 80029de:	6053      	str	r3, [r2, #4]
        hcan.Init.Mode = CAN_MODE_NORMAL;
 80029e0:	4b26      	ldr	r3, [pc, #152]	; (8002a7c <can_enable+0xb0>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	609a      	str	r2, [r3, #8]
        hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80029e6:	4b25      	ldr	r3, [pc, #148]	; (8002a7c <can_enable+0xb0>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	60da      	str	r2, [r3, #12]
        hcan.Init.TimeSeg1 = CAN_BS1_4TQ;
 80029ec:	4b23      	ldr	r3, [pc, #140]	; (8002a7c <can_enable+0xb0>)
 80029ee:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80029f2:	611a      	str	r2, [r3, #16]
        hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 80029f4:	4b21      	ldr	r3, [pc, #132]	; (8002a7c <can_enable+0xb0>)
 80029f6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80029fa:	615a      	str	r2, [r3, #20]
        hcan.Init.TimeTriggeredMode = DISABLE;
 80029fc:	4b1f      	ldr	r3, [pc, #124]	; (8002a7c <can_enable+0xb0>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	761a      	strb	r2, [r3, #24]
        hcan.Init.AutoBusOff = ENABLE;
 8002a02:	4b1e      	ldr	r3, [pc, #120]	; (8002a7c <can_enable+0xb0>)
 8002a04:	2201      	movs	r2, #1
 8002a06:	765a      	strb	r2, [r3, #25]
        hcan.Init.AutoWakeUp = DISABLE;
 8002a08:	4b1c      	ldr	r3, [pc, #112]	; (8002a7c <can_enable+0xb0>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	769a      	strb	r2, [r3, #26]
        hcan.Init.AutoRetransmission = ENABLE;
 8002a0e:	4b1b      	ldr	r3, [pc, #108]	; (8002a7c <can_enable+0xb0>)
 8002a10:	2201      	movs	r2, #1
 8002a12:	76da      	strb	r2, [r3, #27]
        hcan.Init.ReceiveFifoLocked = DISABLE;
 8002a14:	4b19      	ldr	r3, [pc, #100]	; (8002a7c <can_enable+0xb0>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	771a      	strb	r2, [r3, #28]
        hcan.Init.TransmitFifoPriority = DISABLE;
 8002a1a:	4b18      	ldr	r3, [pc, #96]	; (8002a7c <can_enable+0xb0>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	775a      	strb	r2, [r3, #29]
        //hcan.pTxMsg = NULL;
        HAL_CAN_Init(&hcan);
 8002a20:	4816      	ldr	r0, [pc, #88]	; (8002a7c <can_enable+0xb0>)
 8002a22:	f7fe fb1d 	bl	8001060 <HAL_CAN_Init>
        bus_state = ON_BUS;
 8002a26:	4b13      	ldr	r3, [pc, #76]	; (8002a74 <can_enable+0xa8>)
 8002a28:	2201      	movs	r2, #1
 8002a2a:	701a      	strb	r2, [r3, #0]
        can_set_filter(0, 0);
 8002a2c:	2100      	movs	r1, #0
 8002a2e:	2000      	movs	r0, #0
 8002a30:	f7ff ff74 	bl	800291c <can_set_filter>



        /* Start the CAN peripheral */
        if (HAL_CAN_Start(&hcan) != HAL_OK)
 8002a34:	4811      	ldr	r0, [pc, #68]	; (8002a7c <can_enable+0xb0>)
 8002a36:	f7fe fbfa 	bl	800122e <HAL_CAN_Start>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	bf14      	ite	ne
 8002a40:	2301      	movne	r3, #1
 8002a42:	2300      	moveq	r3, #0
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d001      	beq.n	8002a4e <can_enable+0x82>
        {
          /* Start Error */
          Error_Handler();
 8002a4a:	f000 fc8d 	bl	8003368 <Error_Handler>
        }

        /* Activate CAN RX notification */
        if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8002a4e:	2102      	movs	r1, #2
 8002a50:	480a      	ldr	r0, [pc, #40]	; (8002a7c <can_enable+0xb0>)
 8002a52:	f7fe fc64 	bl	800131e <HAL_CAN_ActivateNotification>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	bf14      	ite	ne
 8002a5c:	2301      	movne	r3, #1
 8002a5e:	2300      	moveq	r3, #0
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d001      	beq.n	8002a6a <can_enable+0x9e>
        {
          /* Notification Error */
          Error_Handler();
 8002a66:	f000 fc7f 	bl	8003368 <Error_Handler>
        }
    }

    GPIOB->BSRR = GPIO_BSRR_BS1;
 8002a6a:	4b05      	ldr	r3, [pc, #20]	; (8002a80 <can_enable+0xb4>)
 8002a6c:	2202      	movs	r2, #2
 8002a6e:	611a      	str	r2, [r3, #16]
}
 8002a70:	bf00      	nop
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	200008a0 	.word	0x200008a0
 8002a78:	2000089c 	.word	0x2000089c
 8002a7c:	20000a04 	.word	0x20000a04
 8002a80:	40010c00 	.word	0x40010c00

08002a84 <can_set_bitrate>:
    GPIOB->BSRR = GPIO_BSRR_BR1;
    GPIOC->BSRR = GPIO_BSRR_BR13;
}

void can_set_bitrate(enum can_bitrate bitrate)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	71fb      	strb	r3, [r7, #7]
    if (bus_state == ON_BUS)
 8002a8e:	4b24      	ldr	r3, [pc, #144]	; (8002b20 <can_set_bitrate+0x9c>)
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d03e      	beq.n	8002b14 <can_set_bitrate+0x90>
    {
        // cannot set bitrate while on bus
        return;
    }

    switch (bitrate)
 8002a96:	79fb      	ldrb	r3, [r7, #7]
 8002a98:	2b08      	cmp	r3, #8
 8002a9a:	d83c      	bhi.n	8002b16 <can_set_bitrate+0x92>
 8002a9c:	a201      	add	r2, pc, #4	; (adr r2, 8002aa4 <can_set_bitrate+0x20>)
 8002a9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aa2:	bf00      	nop
 8002aa4:	08002ac9 	.word	0x08002ac9
 8002aa8:	08002ad3 	.word	0x08002ad3
 8002aac:	08002adb 	.word	0x08002adb
 8002ab0:	08002ae3 	.word	0x08002ae3
 8002ab4:	08002aeb 	.word	0x08002aeb
 8002ab8:	08002af3 	.word	0x08002af3
 8002abc:	08002afb 	.word	0x08002afb
 8002ac0:	08002b03 	.word	0x08002b03
 8002ac4:	08002b0b 	.word	0x08002b0b
    {
        case CAN_BITRATE_10K:
            prescaler = 450;
 8002ac8:	4b16      	ldr	r3, [pc, #88]	; (8002b24 <can_set_bitrate+0xa0>)
 8002aca:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 8002ace:	601a      	str	r2, [r3, #0]
            break;
 8002ad0:	e021      	b.n	8002b16 <can_set_bitrate+0x92>
        case CAN_BITRATE_20K:
            prescaler = 225;
 8002ad2:	4b14      	ldr	r3, [pc, #80]	; (8002b24 <can_set_bitrate+0xa0>)
 8002ad4:	22e1      	movs	r2, #225	; 0xe1
 8002ad6:	601a      	str	r2, [r3, #0]
            break;
 8002ad8:	e01d      	b.n	8002b16 <can_set_bitrate+0x92>
        case CAN_BITRATE_50K:
            prescaler = 90;
 8002ada:	4b12      	ldr	r3, [pc, #72]	; (8002b24 <can_set_bitrate+0xa0>)
 8002adc:	225a      	movs	r2, #90	; 0x5a
 8002ade:	601a      	str	r2, [r3, #0]
            break;
 8002ae0:	e019      	b.n	8002b16 <can_set_bitrate+0x92>
        case CAN_BITRATE_100K:
            prescaler = 45;
 8002ae2:	4b10      	ldr	r3, [pc, #64]	; (8002b24 <can_set_bitrate+0xa0>)
 8002ae4:	222d      	movs	r2, #45	; 0x2d
 8002ae6:	601a      	str	r2, [r3, #0]
            break;
 8002ae8:	e015      	b.n	8002b16 <can_set_bitrate+0x92>
        case CAN_BITRATE_125K:
            prescaler = 36;
 8002aea:	4b0e      	ldr	r3, [pc, #56]	; (8002b24 <can_set_bitrate+0xa0>)
 8002aec:	2224      	movs	r2, #36	; 0x24
 8002aee:	601a      	str	r2, [r3, #0]
            break;
 8002af0:	e011      	b.n	8002b16 <can_set_bitrate+0x92>
        case CAN_BITRATE_250K:
            prescaler = 18;
 8002af2:	4b0c      	ldr	r3, [pc, #48]	; (8002b24 <can_set_bitrate+0xa0>)
 8002af4:	2212      	movs	r2, #18
 8002af6:	601a      	str	r2, [r3, #0]
            break;
 8002af8:	e00d      	b.n	8002b16 <can_set_bitrate+0x92>
        case CAN_BITRATE_500K:
            prescaler = 9;
 8002afa:	4b0a      	ldr	r3, [pc, #40]	; (8002b24 <can_set_bitrate+0xa0>)
 8002afc:	2209      	movs	r2, #9
 8002afe:	601a      	str	r2, [r3, #0]
            break;
 8002b00:	e009      	b.n	8002b16 <can_set_bitrate+0x92>
        case CAN_BITRATE_750K:
            prescaler = 6;
 8002b02:	4b08      	ldr	r3, [pc, #32]	; (8002b24 <can_set_bitrate+0xa0>)
 8002b04:	2206      	movs	r2, #6
 8002b06:	601a      	str	r2, [r3, #0]
            break;
 8002b08:	e005      	b.n	8002b16 <can_set_bitrate+0x92>
        case CAN_BITRATE_1000K:
            prescaler = 4;
 8002b0a:	4b06      	ldr	r3, [pc, #24]	; (8002b24 <can_set_bitrate+0xa0>)
 8002b0c:	2204      	movs	r2, #4
 8002b0e:	601a      	str	r2, [r3, #0]
            break;
 8002b10:	bf00      	nop
 8002b12:	e000      	b.n	8002b16 <can_set_bitrate+0x92>
        return;
 8002b14:	bf00      	nop
    }
}
 8002b16:	370c      	adds	r7, #12
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bc80      	pop	{r7}
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop
 8002b20:	200008a0 	.word	0x200008a0
 8002b24:	2000089c 	.word	0x2000089c

08002b28 <can_tx>:
        hcan.Init.Mode = CAN_MODE_NORMAL;
    }
}

uint32_t can_tx(CAN_TxHeaderTypeDef *tx_header, uint8_t (&buf)[CAN_MTU])
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	6039      	str	r1, [r7, #0]
    // transmit can frame
    //hcan.pTxMsg = tx_msg;
    //status = HAL_CAN_Transmit(&hcan, timeout);

    uint32_t tx_mailbox;
    status = HAL_CAN_AddTxMessage(&hcan, tx_header, buf, &tx_mailbox);
 8002b32:	f107 0308 	add.w	r3, r7, #8
 8002b36:	683a      	ldr	r2, [r7, #0]
 8002b38:	6879      	ldr	r1, [r7, #4]
 8002b3a:	4806      	ldr	r0, [pc, #24]	; (8002b54 <can_tx+0x2c>)
 8002b3c:	f7fe fba2 	bl	8001284 <HAL_CAN_AddTxMessage>
 8002b40:	4603      	mov	r3, r0
 8002b42:	60fb      	str	r3, [r7, #12]

//    GPIOC->BSRR=GPIO_BSRR_BS13;
//    GPIOC->BSRR=GPIO_BSRR_BR13;

    led_on();
 8002b44:	f000 f808 	bl	8002b58 <led_on>
    return status;
 8002b48:	68fb      	ldr	r3, [r7, #12]
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3710      	adds	r7, #16
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	20000a04 	.word	0x20000a04

08002b58 <led_on>:
static uint32_t led_laston = 0;
static uint32_t led_lastoff = 0;

// Attempt to turn on status LED
void led_on(void)
{
 8002b58:	b510      	push	{r4, lr}
	// Make sure the LED has been off for at least LED_DURATION before turning on again
	// This prevents a solid status LED on a busy canbus
	if(led_laston == 0 && HAL_GetTick() - led_lastoff > LED_DURATION)
 8002b5a:	4c09      	ldr	r4, [pc, #36]	; (8002b80 <led_on+0x28>)
 8002b5c:	6823      	ldr	r3, [r4, #0]
 8002b5e:	b96b      	cbnz	r3, 8002b7c <led_on+0x24>
 8002b60:	f7fe fa66 	bl	8001030 <HAL_GetTick>
 8002b64:	4b07      	ldr	r3, [pc, #28]	; (8002b84 <led_on+0x2c>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	1ac0      	subs	r0, r0, r3
 8002b6a:	280a      	cmp	r0, #10
 8002b6c:	d906      	bls.n	8002b7c <led_on+0x24>
	{
	    GPIOC->BSRR = GPIO_BSRR_BS13;
 8002b6e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b72:	4b05      	ldr	r3, [pc, #20]	; (8002b88 <led_on+0x30>)
 8002b74:	611a      	str	r2, [r3, #16]
		led_laston = HAL_GetTick();
 8002b76:	f7fe fa5b 	bl	8001030 <HAL_GetTick>
 8002b7a:	6020      	str	r0, [r4, #0]
	}
}
 8002b7c:	bd10      	pop	{r4, pc}
 8002b7e:	bf00      	nop
 8002b80:	200008a8 	.word	0x200008a8
 8002b84:	200008a4 	.word	0x200008a4
 8002b88:	40011000 	.word	0x40011000

08002b8c <led_process>:


// Process time-based LED events
void led_process(void)
{
 8002b8c:	b510      	push	{r4, lr}
	// If LED has been on for long enough, turn it off
	if(led_laston > 0 && HAL_GetTick() - led_laston > LED_DURATION)
 8002b8e:	4c0a      	ldr	r4, [pc, #40]	; (8002bb8 <led_process+0x2c>)
 8002b90:	6823      	ldr	r3, [r4, #0]
 8002b92:	b17b      	cbz	r3, 8002bb4 <led_process+0x28>
 8002b94:	f7fe fa4c 	bl	8001030 <HAL_GetTick>
 8002b98:	6823      	ldr	r3, [r4, #0]
 8002b9a:	1ac0      	subs	r0, r0, r3
 8002b9c:	280a      	cmp	r0, #10
 8002b9e:	d909      	bls.n	8002bb4 <led_process+0x28>
	{
        GPIOC->BSRR = GPIO_BSRR_BR13;
 8002ba0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002ba4:	4b05      	ldr	r3, [pc, #20]	; (8002bbc <led_process+0x30>)
 8002ba6:	611a      	str	r2, [r3, #16]
		led_laston = 0;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	6023      	str	r3, [r4, #0]
		led_lastoff = HAL_GetTick();
 8002bac:	f7fe fa40 	bl	8001030 <HAL_GetTick>
 8002bb0:	4b03      	ldr	r3, [pc, #12]	; (8002bc0 <led_process+0x34>)
 8002bb2:	6018      	str	r0, [r3, #0]
	}
}
 8002bb4:	bd10      	pop	{r4, pc}
 8002bb6:	bf00      	nop
 8002bb8:	200008a8 	.word	0x200008a8
 8002bbc:	40011000 	.word	0x40011000
 8002bc0:	200008a4 	.word	0x200008a4

08002bc4 <NVIC_SetPriority>:
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	4603      	mov	r3, r0
 8002bcc:	6039      	str	r1, [r7, #0]
 8002bce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8002bd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	da0c      	bge.n	8002bf2 <NVIC_SetPriority+0x2e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	b2da      	uxtb	r2, r3
 8002bdc:	490d      	ldr	r1, [pc, #52]	; (8002c14 <NVIC_SetPriority+0x50>)
 8002bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002be2:	f003 030f 	and.w	r3, r3, #15
 8002be6:	3b04      	subs	r3, #4
 8002be8:	0112      	lsls	r2, r2, #4
 8002bea:	b2d2      	uxtb	r2, r2
 8002bec:	440b      	add	r3, r1
 8002bee:	761a      	strb	r2, [r3, #24]
}
 8002bf0:	e00b      	b.n	8002c0a <NVIC_SetPriority+0x46>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	4a08      	ldr	r2, [pc, #32]	; (8002c18 <NVIC_SetPriority+0x54>)
 8002bf8:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8002bfc:	4608      	mov	r0, r1
 8002bfe:	011b      	lsls	r3, r3, #4
 8002c00:	b2d9      	uxtb	r1, r3
 8002c02:	1813      	adds	r3, r2, r0
 8002c04:	460a      	mov	r2, r1
 8002c06:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002c0a:	bf00      	nop
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bc80      	pop	{r7}
 8002c12:	4770      	bx	lr
 8002c14:	e000ed00 	.word	0xe000ed00
 8002c18:	e000e100 	.word	0xe000e100

08002c1c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	HAL_Init();
 8002c22:	f7fe f9e7 	bl	8000ff4 <HAL_Init>

	/* USER CODE BEGIN Init */
	MX_GPIO_Init();
 8002c26:	f000 fb31 	bl	800328c <_ZL12MX_GPIO_Initv>
	MX_TIM2_Init();
 8002c2a:	f000 faa1 	bl	8003170 <_ZL12MX_TIM2_Initv>
	MX_TIM3_Init();
 8002c2e:	f000 fa41 	bl	80030b4 <_ZL12MX_TIM3_Initv>
	MX_TIM4_Init();
 8002c32:	f000 f9e1 	bl	8002ff8 <_ZL12MX_TIM4_Initv>
//	MX_CAN_Init(); //
	MX_SPI2_Init();
 8002c36:	f000 f9a3 	bl	8002f80 <_ZL12MX_SPI2_Initv>
	MX_USART1_UART_Init(); //
 8002c3a:	f000 faf9 	bl	8003230 <_ZL19MX_USART1_UART_Initv>
	// CAN
	can_init();
 8002c3e:	f7ff fe55 	bl	80028ec <can_init>

	/* USER CODE END Init */

	/* Configure the system clock */
	NVIC_SetPriority(SysTick_IRQn, 1); //HAL_Delaysystick
 8002c42:	2101      	movs	r1, #1
 8002c44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c48:	f7ff ffbc 	bl	8002bc4 <NVIC_SetPriority>
	SystemClock_Config();
 8002c4c:	f000 f948 	bl	8002ee0 <_Z18SystemClock_Configv>
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */

	/* USER CODE BEGIN 2 */
	SPI2->CR1 |= SPI_CR1_SPE;
 8002c50:	4b1b      	ldr	r3, [pc, #108]	; (8002cc0 <main+0xa4>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a1a      	ldr	r2, [pc, #104]	; (8002cc0 <main+0xa4>)
 8002c56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c5a:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Start_IT(&htim2); //
 8002c5c:	4819      	ldr	r0, [pc, #100]	; (8002cc4 <main+0xa8>)
 8002c5e:	f7fe ffd6 	bl	8001c0e <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); //
 8002c62:	2118      	movs	r1, #24
 8002c64:	4818      	ldr	r0, [pc, #96]	; (8002cc8 <main+0xac>)
 8002c66:	f7fe ffdd 	bl	8001c24 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8002c6a:	2118      	movs	r1, #24
 8002c6c:	4817      	ldr	r0, [pc, #92]	; (8002ccc <main+0xb0>)
 8002c6e:	f7fe ffd9 	bl	8001c24 <HAL_TIM_Encoder_Start>

	//CAN
	can_set_bitrate(CAN_BITRATE_500K);
 8002c72:	2006      	movs	r0, #6
 8002c74:	f7ff ff06 	bl	8002a84 <can_set_bitrate>
//	HAL_Delay(250);
//
//	GPIOC->BSRR = GPIO_BSRR_BR13;
//	GPIOB->BSRR = GPIO_BSRR_BS0 | GPIO_BSRR_BR1 | GPIO_BSRR_BR2;

	bool r = odom->Initialize(); //
 8002c78:	4b15      	ldr	r3, [pc, #84]	; (8002cd0 <main+0xb4>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f7ff fe1b 	bl	80028b8 <_ZN8Odometry10InitializeEv>
 8002c82:	4603      	mov	r3, r0
 8002c84:	71fb      	strb	r3, [r7, #7]
	if (!r) {
 8002c86:	79fb      	ldrb	r3, [r7, #7]
 8002c88:	f083 0301 	eor.w	r3, r3, #1
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d00e      	beq.n	8002cb0 <main+0x94>
		while (1) {
			HAL_Delay(100);
 8002c92:	2064      	movs	r0, #100	; 0x64
 8002c94:	f7fe f9d2 	bl	800103c <HAL_Delay>
			GPIOB->BSRR = GPIO_BSRR_BR9;
 8002c98:	4b0e      	ldr	r3, [pc, #56]	; (8002cd4 <main+0xb8>)
 8002c9a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c9e:	611a      	str	r2, [r3, #16]
			HAL_Delay(100);
 8002ca0:	2064      	movs	r0, #100	; 0x64
 8002ca2:	f7fe f9cb 	bl	800103c <HAL_Delay>
			GPIOB->BSRR = GPIO_BSRR_BS9;
 8002ca6:	4b0b      	ldr	r3, [pc, #44]	; (8002cd4 <main+0xb8>)
 8002ca8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002cac:	611a      	str	r2, [r3, #16]
			HAL_Delay(100);
 8002cae:	e7f0      	b.n	8002c92 <main+0x76>
		}
	}

	can_enable(); //CAN
 8002cb0:	f7ff fe8c 	bl	80029cc <can_enable>

	HAL_NVIC_EnableIRQ (TIM2_IRQn); // odom->Initialize 
 8002cb4:	201c      	movs	r0, #28
 8002cb6:	f7fe fb89 	bl	80013cc <HAL_NVIC_EnableIRQ>

	CANtxinit();
 8002cba:	f000 f8d5 	bl	8002e68 <_ZL9CANtxinitv>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8002cbe:	e7fe      	b.n	8002cbe <main+0xa2>
 8002cc0:	40003800 	.word	0x40003800
 8002cc4:	20000904 	.word	0x20000904
 8002cc8:	20000944 	.word	0x20000944
 8002ccc:	20000984 	.word	0x20000984
 8002cd0:	20000a74 	.word	0x20000a74
 8002cd4:	40010c00 	.word	0x40010c00

08002cd8 <TIM2_IRQHandler>:
		/* USER CODE BEGIN 3 */
	}
}

extern "C" void TIM2_IRQHandler(void) //1000
		{
 8002cd8:	b5b0      	push	{r4, r5, r7, lr}
 8002cda:	b082      	sub	sp, #8
 8002cdc:	af00      	add	r7, sp, #0
	if (TIM2->SR & TIM_SR_UIF) {
 8002cde:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002ce2:	691b      	ldr	r3, [r3, #16]
 8002ce4:	f003 0301 	and.w	r3, r3, #1
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	bf14      	ite	ne
 8002cec:	2301      	movne	r3, #1
 8002cee:	2300      	moveq	r3, #0
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d00c      	beq.n	8002d10 <TIM2_IRQHandler+0x38>
		odom->Sample();
 8002cf6:	4b52      	ldr	r3, [pc, #328]	; (8002e40 <TIM2_IRQHandler+0x168>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f7ff fde8 	bl	80028d0 <_ZN8Odometry6SampleEv>

		TIM2->SR &= ~TIM_SR_UIF;
 8002d00:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002d04:	691b      	ldr	r3, [r3, #16]
 8002d06:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002d0a:	f023 0301 	bic.w	r3, r3, #1
 8002d0e:	6113      	str	r3, [r2, #16]
	}
	float cos_ = cosf(odom->yaw);
 8002d10:	4b4b      	ldr	r3, [pc, #300]	; (8002e40 <TIM2_IRQHandler+0x168>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	691b      	ldr	r3, [r3, #16]
 8002d16:	4618      	mov	r0, r3
 8002d18:	f000 fd50 	bl	80037bc <cosf>
 8002d1c:	6078      	str	r0, [r7, #4]
	float sin_ = sinf(odom->yaw);
 8002d1e:	4b48      	ldr	r3, [pc, #288]	; (8002e40 <TIM2_IRQHandler+0x168>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	691b      	ldr	r3, [r3, #16]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f000 fd7d 	bl	8003824 <sinf>
 8002d2a:	6038      	str	r0, [r7, #0]
	X = ((double) odom->x) + ((double) odom->margin) * cos_;
 8002d2c:	4b44      	ldr	r3, [pc, #272]	; (8002e40 <TIM2_IRQHandler+0x168>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	4618      	mov	r0, r3
 8002d34:	f7fd fb70 	bl	8000418 <__aeabi_f2d>
 8002d38:	4604      	mov	r4, r0
 8002d3a:	460d      	mov	r5, r1
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f7fd fb6b 	bl	8000418 <__aeabi_f2d>
 8002d42:	a33d      	add	r3, pc, #244	; (adr r3, 8002e38 <TIM2_IRQHandler+0x160>)
 8002d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d48:	f7fd fbbe 	bl	80004c8 <__aeabi_dmul>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	460b      	mov	r3, r1
 8002d50:	4620      	mov	r0, r4
 8002d52:	4629      	mov	r1, r5
 8002d54:	f7fd fa02 	bl	800015c <__adddf3>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	460c      	mov	r4, r1
 8002d5c:	4a39      	ldr	r2, [pc, #228]	; (8002e44 <TIM2_IRQHandler+0x16c>)
 8002d5e:	e9c2 3400 	strd	r3, r4, [r2]
	Y = ((double) odom->y) + ((double) odom->margin) * sin_;
 8002d62:	4b37      	ldr	r3, [pc, #220]	; (8002e40 <TIM2_IRQHandler+0x168>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7fd fb55 	bl	8000418 <__aeabi_f2d>
 8002d6e:	4604      	mov	r4, r0
 8002d70:	460d      	mov	r5, r1
 8002d72:	6838      	ldr	r0, [r7, #0]
 8002d74:	f7fd fb50 	bl	8000418 <__aeabi_f2d>
 8002d78:	a32f      	add	r3, pc, #188	; (adr r3, 8002e38 <TIM2_IRQHandler+0x160>)
 8002d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d7e:	f7fd fba3 	bl	80004c8 <__aeabi_dmul>
 8002d82:	4602      	mov	r2, r0
 8002d84:	460b      	mov	r3, r1
 8002d86:	4620      	mov	r0, r4
 8002d88:	4629      	mov	r1, r5
 8002d8a:	f7fd f9e7 	bl	800015c <__adddf3>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	460c      	mov	r4, r1
 8002d92:	4a2d      	ldr	r2, [pc, #180]	; (8002e48 <TIM2_IRQHandler+0x170>)
 8002d94:	e9c2 3400 	strd	r3, r4, [r2]
	can_pack(tx_payload_x, X);
 8002d98:	4b2a      	ldr	r3, [pc, #168]	; (8002e44 <TIM2_IRQHandler+0x16c>)
 8002d9a:	cb18      	ldmia	r3, {r3, r4}
 8002d9c:	461a      	mov	r2, r3
 8002d9e:	4623      	mov	r3, r4
 8002da0:	482a      	ldr	r0, [pc, #168]	; (8002e4c <TIM2_IRQHandler+0x174>)
 8002da2:	f000 fae7 	bl	8003374 <_Z8can_packIdEvRA8_hT_>
	can_pack(tx_payload_y, Y);
 8002da6:	4b28      	ldr	r3, [pc, #160]	; (8002e48 <TIM2_IRQHandler+0x170>)
 8002da8:	cb18      	ldmia	r3, {r3, r4}
 8002daa:	461a      	mov	r2, r3
 8002dac:	4623      	mov	r3, r4
 8002dae:	4828      	ldr	r0, [pc, #160]	; (8002e50 <TIM2_IRQHandler+0x178>)
 8002db0:	f000 fae0 	bl	8003374 <_Z8can_packIdEvRA8_hT_>
	can_pack(tx_payload_yaw, (double) odom->yaw);
 8002db4:	4b22      	ldr	r3, [pc, #136]	; (8002e40 <TIM2_IRQHandler+0x168>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f7fd fb2c 	bl	8000418 <__aeabi_f2d>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	460c      	mov	r4, r1
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	4623      	mov	r3, r4
 8002dc8:	4822      	ldr	r0, [pc, #136]	; (8002e54 <TIM2_IRQHandler+0x17c>)
 8002dca:	f000 fad3 	bl	8003374 <_Z8can_packIdEvRA8_hT_>

	can_tx(&tx_header_x, tx_payload_x); //can pack  tx_payload //can_txled_onLED
 8002dce:	491f      	ldr	r1, [pc, #124]	; (8002e4c <TIM2_IRQHandler+0x174>)
 8002dd0:	4821      	ldr	r0, [pc, #132]	; (8002e58 <TIM2_IRQHandler+0x180>)
 8002dd2:	f7ff fea9 	bl	8002b28 <can_tx>
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 8002dd6:	bf00      	nop
 8002dd8:	bf00      	nop
 8002dda:	bf00      	nop
 8002ddc:	bf00      	nop
 8002dde:	bf00      	nop
 8002de0:	bf00      	nop
 8002de2:	bf00      	nop
 8002de4:	bf00      	nop
 8002de6:	bf00      	nop
 8002de8:	bf00      	nop
	can_tx(&tx_header_y, tx_payload_y);
 8002dea:	4919      	ldr	r1, [pc, #100]	; (8002e50 <TIM2_IRQHandler+0x178>)
 8002dec:	481b      	ldr	r0, [pc, #108]	; (8002e5c <TIM2_IRQHandler+0x184>)
 8002dee:	f7ff fe9b 	bl	8002b28 <can_tx>
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 8002df2:	bf00      	nop
 8002df4:	bf00      	nop
 8002df6:	bf00      	nop
 8002df8:	bf00      	nop
 8002dfa:	bf00      	nop
 8002dfc:	bf00      	nop
 8002dfe:	bf00      	nop
 8002e00:	bf00      	nop
 8002e02:	bf00      	nop
 8002e04:	bf00      	nop
	can_tx(&tx_header_yaw, tx_payload_yaw);
 8002e06:	4913      	ldr	r1, [pc, #76]	; (8002e54 <TIM2_IRQHandler+0x17c>)
 8002e08:	4815      	ldr	r0, [pc, #84]	; (8002e60 <TIM2_IRQHandler+0x188>)
 8002e0a:	f7ff fe8d 	bl	8002b28 <can_tx>

	if(((CAN1->ESR)&0b100) == 0b100){
 8002e0e:	4b15      	ldr	r3, [pc, #84]	; (8002e64 <TIM2_IRQHandler+0x18c>)
 8002e10:	699b      	ldr	r3, [r3, #24]
 8002e12:	f003 0304 	and.w	r3, r3, #4
 8002e16:	2b04      	cmp	r3, #4
 8002e18:	bf0c      	ite	eq
 8002e1a:	2301      	moveq	r3, #1
 8002e1c:	2300      	movne	r3, #0
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d000      	beq.n	8002e26 <TIM2_IRQHandler+0x14e>
		asm("NOP");
 8002e24:	bf00      	nop
	}

	led_process();
 8002e26:	f7ff feb1 	bl	8002b8c <led_process>
}
 8002e2a:	bf00      	nop
 8002e2c:	3708      	adds	r7, #8
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bdb0      	pop	{r4, r5, r7, pc}
 8002e32:	bf00      	nop
 8002e34:	f3af 8000 	nop.w
 8002e38:	80000000 	.word	0x80000000
 8002e3c:	3fc6a2f4 	.word	0x3fc6a2f4
 8002e40:	20000a74 	.word	0x20000a74
 8002e44:	20000a90 	.word	0x20000a90
 8002e48:	20000a98 	.word	0x20000a98
 8002e4c:	20000a78 	.word	0x20000a78
 8002e50:	20000a80 	.word	0x20000a80
 8002e54:	20000a88 	.word	0x20000a88
 8002e58:	20000a2c 	.word	0x20000a2c
 8002e5c:	20000a44 	.word	0x20000a44
 8002e60:	20000a5c 	.word	0x20000a5c
 8002e64:	40006400 	.word	0x40006400

08002e68 <_ZL9CANtxinitv>:

void CANtxinit (void) {
 8002e68:	b480      	push	{r7}
 8002e6a:	af00      	add	r7, sp, #0

	tx_header_x.RTR = CAN_RTR_DATA;
 8002e6c:	4b19      	ldr	r3, [pc, #100]	; (8002ed4 <_ZL9CANtxinitv+0x6c>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	60da      	str	r2, [r3, #12]
	tx_header_x.IDE = CAN_ID_STD;
 8002e72:	4b18      	ldr	r3, [pc, #96]	; (8002ed4 <_ZL9CANtxinitv+0x6c>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	609a      	str	r2, [r3, #8]
	tx_header_x.StdId = 0x205; //ID
 8002e78:	4b16      	ldr	r3, [pc, #88]	; (8002ed4 <_ZL9CANtxinitv+0x6c>)
 8002e7a:	f240 2205 	movw	r2, #517	; 0x205
 8002e7e:	601a      	str	r2, [r3, #0]
	tx_header_x.ExtId = 0; //0 
 8002e80:	4b14      	ldr	r3, [pc, #80]	; (8002ed4 <_ZL9CANtxinitv+0x6c>)
 8002e82:	2200      	movs	r2, #0
 8002e84:	605a      	str	r2, [r3, #4]
	tx_header_x.DLC = 8;
 8002e86:	4b13      	ldr	r3, [pc, #76]	; (8002ed4 <_ZL9CANtxinitv+0x6c>)
 8002e88:	2208      	movs	r2, #8
 8002e8a:	611a      	str	r2, [r3, #16]
	tx_header_y.RTR = CAN_RTR_DATA;
 8002e8c:	4b12      	ldr	r3, [pc, #72]	; (8002ed8 <_ZL9CANtxinitv+0x70>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	60da      	str	r2, [r3, #12]
	tx_header_y.IDE = CAN_ID_STD;
 8002e92:	4b11      	ldr	r3, [pc, #68]	; (8002ed8 <_ZL9CANtxinitv+0x70>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	609a      	str	r2, [r3, #8]
	tx_header_y.StdId = 0x206;
 8002e98:	4b0f      	ldr	r3, [pc, #60]	; (8002ed8 <_ZL9CANtxinitv+0x70>)
 8002e9a:	f240 2206 	movw	r2, #518	; 0x206
 8002e9e:	601a      	str	r2, [r3, #0]
	tx_header_y.ExtId = 0;
 8002ea0:	4b0d      	ldr	r3, [pc, #52]	; (8002ed8 <_ZL9CANtxinitv+0x70>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	605a      	str	r2, [r3, #4]
	tx_header_y.DLC = 8;
 8002ea6:	4b0c      	ldr	r3, [pc, #48]	; (8002ed8 <_ZL9CANtxinitv+0x70>)
 8002ea8:	2208      	movs	r2, #8
 8002eaa:	611a      	str	r2, [r3, #16]
	tx_header_yaw.RTR = CAN_RTR_DATA;
 8002eac:	4b0b      	ldr	r3, [pc, #44]	; (8002edc <_ZL9CANtxinitv+0x74>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	60da      	str	r2, [r3, #12]
	tx_header_yaw.IDE = CAN_ID_STD;
 8002eb2:	4b0a      	ldr	r3, [pc, #40]	; (8002edc <_ZL9CANtxinitv+0x74>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	609a      	str	r2, [r3, #8]
	tx_header_yaw.StdId = 0x207;
 8002eb8:	4b08      	ldr	r3, [pc, #32]	; (8002edc <_ZL9CANtxinitv+0x74>)
 8002eba:	f240 2207 	movw	r2, #519	; 0x207
 8002ebe:	601a      	str	r2, [r3, #0]
	tx_header_yaw.ExtId = 0;
 8002ec0:	4b06      	ldr	r3, [pc, #24]	; (8002edc <_ZL9CANtxinitv+0x74>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	605a      	str	r2, [r3, #4]
	tx_header_yaw.DLC = 8;
 8002ec6:	4b05      	ldr	r3, [pc, #20]	; (8002edc <_ZL9CANtxinitv+0x74>)
 8002ec8:	2208      	movs	r2, #8
 8002eca:	611a      	str	r2, [r3, #16]
}
 8002ecc:	bf00      	nop
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bc80      	pop	{r7}
 8002ed2:	4770      	bx	lr
 8002ed4:	20000a2c 	.word	0x20000a2c
 8002ed8:	20000a44 	.word	0x20000a44
 8002edc:	20000a5c 	.word	0x20000a5c

08002ee0 <_Z18SystemClock_Configv>:
/* USER CODE END 3 */
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b090      	sub	sp, #64	; 0x40
 8002ee4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002ee6:	f107 0318 	add.w	r3, r7, #24
 8002eea:	2228      	movs	r2, #40	; 0x28
 8002eec:	2100      	movs	r1, #0
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f001 fd68 	bl	80049c4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002ef4:	1d3b      	adds	r3, r7, #4
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	601a      	str	r2, [r3, #0]
 8002efa:	605a      	str	r2, [r3, #4]
 8002efc:	609a      	str	r2, [r3, #8]
 8002efe:	60da      	str	r2, [r3, #12]
 8002f00:	611a      	str	r2, [r3, #16]

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002f02:	2301      	movs	r3, #1
 8002f04:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002f06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f0a:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f10:	2301      	movs	r3, #1
 8002f12:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f14:	2302      	movs	r3, #2
 8002f16:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002f18:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f1c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002f1e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002f22:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002f24:	f107 0318 	add.w	r3, r7, #24
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f7fe fb9f 	bl	800166c <HAL_RCC_OscConfig>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	bf14      	ite	ne
 8002f34:	2301      	movne	r3, #1
 8002f36:	2300      	moveq	r3, #0
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d001      	beq.n	8002f42 <_Z18SystemClock_Configv+0x62>
		Error_Handler();
 8002f3e:	f000 fa13 	bl	8003368 <Error_Handler>
	}
	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002f42:	230f      	movs	r3, #15
 8002f44:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f46:	2302      	movs	r3, #2
 8002f48:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002f4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f52:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002f54:	2300      	movs	r3, #0
 8002f56:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8002f58:	1d3b      	adds	r3, r7, #4
 8002f5a:	2102      	movs	r1, #2
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7fe fd4b 	bl	80019f8 <HAL_RCC_ClockConfig>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	bf14      	ite	ne
 8002f68:	2301      	movne	r3, #1
 8002f6a:	2300      	moveq	r3, #0
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d001      	beq.n	8002f76 <_Z18SystemClock_Configv+0x96>
		Error_Handler();
 8002f72:	f000 f9f9 	bl	8003368 <Error_Handler>
	}
}
 8002f76:	bf00      	nop
 8002f78:	3740      	adds	r7, #64	; 0x40
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
	...

08002f80 <_ZL12MX_SPI2_Initv>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8002f80:	b580      	push	{r7, lr}
 8002f82:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8002f84:	4b1a      	ldr	r3, [pc, #104]	; (8002ff0 <_ZL12MX_SPI2_Initv+0x70>)
 8002f86:	4a1b      	ldr	r2, [pc, #108]	; (8002ff4 <_ZL12MX_SPI2_Initv+0x74>)
 8002f88:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8002f8a:	4b19      	ldr	r3, [pc, #100]	; (8002ff0 <_ZL12MX_SPI2_Initv+0x70>)
 8002f8c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002f90:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002f92:	4b17      	ldr	r3, [pc, #92]	; (8002ff0 <_ZL12MX_SPI2_Initv+0x70>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002f98:	4b15      	ldr	r3, [pc, #84]	; (8002ff0 <_ZL12MX_SPI2_Initv+0x70>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f9e:	4b14      	ldr	r3, [pc, #80]	; (8002ff0 <_ZL12MX_SPI2_Initv+0x70>)
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002fa4:	4b12      	ldr	r3, [pc, #72]	; (8002ff0 <_ZL12MX_SPI2_Initv+0x70>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8002faa:	4b11      	ldr	r3, [pc, #68]	; (8002ff0 <_ZL12MX_SPI2_Initv+0x70>)
 8002fac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002fb0:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002fb2:	4b0f      	ldr	r3, [pc, #60]	; (8002ff0 <_ZL12MX_SPI2_Initv+0x70>)
 8002fb4:	2228      	movs	r2, #40	; 0x28
 8002fb6:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002fb8:	4b0d      	ldr	r3, [pc, #52]	; (8002ff0 <_ZL12MX_SPI2_Initv+0x70>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002fbe:	4b0c      	ldr	r3, [pc, #48]	; (8002ff0 <_ZL12MX_SPI2_Initv+0x70>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fc4:	4b0a      	ldr	r3, [pc, #40]	; (8002ff0 <_ZL12MX_SPI2_Initv+0x70>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 7;
 8002fca:	4b09      	ldr	r3, [pc, #36]	; (8002ff0 <_ZL12MX_SPI2_Initv+0x70>)
 8002fcc:	2207      	movs	r2, #7
 8002fce:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8002fd0:	4807      	ldr	r0, [pc, #28]	; (8002ff0 <_ZL12MX_SPI2_Initv+0x70>)
 8002fd2:	f7fe fde1 	bl	8001b98 <HAL_SPI_Init>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	bf14      	ite	ne
 8002fdc:	2301      	movne	r3, #1
 8002fde:	2300      	moveq	r3, #0
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d001      	beq.n	8002fea <_ZL12MX_SPI2_Initv+0x6a>
		Error_Handler();
 8002fe6:	f000 f9bf 	bl	8003368 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8002fea:	bf00      	nop
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	200008ac 	.word	0x200008ac
 8002ff4:	40003800 	.word	0x40003800

08002ff8 <_ZL12MX_TIM4_Initv>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b08c      	sub	sp, #48	; 0x30
 8002ffc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8002ffe:	f107 030c 	add.w	r3, r7, #12
 8003002:	2224      	movs	r2, #36	; 0x24
 8003004:	2100      	movs	r1, #0
 8003006:	4618      	mov	r0, r3
 8003008:	f001 fcdc 	bl	80049c4 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800300c:	1d3b      	adds	r3, r7, #4
 800300e:	2200      	movs	r2, #0
 8003010:	601a      	str	r2, [r3, #0]
 8003012:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8003014:	4b25      	ldr	r3, [pc, #148]	; (80030ac <_ZL12MX_TIM4_Initv+0xb4>)
 8003016:	4a26      	ldr	r2, [pc, #152]	; (80030b0 <_ZL12MX_TIM4_Initv+0xb8>)
 8003018:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 0;
 800301a:	4b24      	ldr	r3, [pc, #144]	; (80030ac <_ZL12MX_TIM4_Initv+0xb4>)
 800301c:	2200      	movs	r2, #0
 800301e:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003020:	4b22      	ldr	r3, [pc, #136]	; (80030ac <_ZL12MX_TIM4_Initv+0xb4>)
 8003022:	2200      	movs	r2, #0
 8003024:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 0xffff;
 8003026:	4b21      	ldr	r3, [pc, #132]	; (80030ac <_ZL12MX_TIM4_Initv+0xb4>)
 8003028:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800302c:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800302e:	4b1f      	ldr	r3, [pc, #124]	; (80030ac <_ZL12MX_TIM4_Initv+0xb4>)
 8003030:	2200      	movs	r2, #0
 8003032:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003034:	4b1d      	ldr	r3, [pc, #116]	; (80030ac <_ZL12MX_TIM4_Initv+0xb4>)
 8003036:	2200      	movs	r2, #0
 8003038:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800303a:	2303      	movs	r3, #3
 800303c:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800303e:	2300      	movs	r3, #0
 8003040:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003042:	2301      	movs	r3, #1
 8003044:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003046:	2300      	movs	r3, #0
 8003048:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 800304a:	2300      	movs	r3, #0
 800304c:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800304e:	2300      	movs	r3, #0
 8003050:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003052:	2301      	movs	r3, #1
 8003054:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003056:	2300      	movs	r3, #0
 8003058:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 800305a:	2300      	movs	r3, #0
 800305c:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK) {
 800305e:	f107 030c 	add.w	r3, r7, #12
 8003062:	4619      	mov	r1, r3
 8003064:	4811      	ldr	r0, [pc, #68]	; (80030ac <_ZL12MX_TIM4_Initv+0xb4>)
 8003066:	f7fe ff0b 	bl	8001e80 <HAL_TIM_Encoder_Init>
 800306a:	4603      	mov	r3, r0
 800306c:	2b00      	cmp	r3, #0
 800306e:	bf14      	ite	ne
 8003070:	2301      	movne	r3, #1
 8003072:	2300      	moveq	r3, #0
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2b00      	cmp	r3, #0
 8003078:	d001      	beq.n	800307e <_ZL12MX_TIM4_Initv+0x86>
		Error_Handler();
 800307a:	f000 f975 	bl	8003368 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800307e:	2300      	movs	r3, #0
 8003080:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003082:	2300      	movs	r3, #0
 8003084:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8003086:	1d3b      	adds	r3, r7, #4
 8003088:	4619      	mov	r1, r3
 800308a:	4808      	ldr	r0, [pc, #32]	; (80030ac <_ZL12MX_TIM4_Initv+0xb4>)
 800308c:	f7fe ff41 	bl	8001f12 <HAL_TIMEx_MasterConfigSynchronization>
 8003090:	4603      	mov	r3, r0
			!= HAL_OK) {
 8003092:	2b00      	cmp	r3, #0
 8003094:	bf14      	ite	ne
 8003096:	2301      	movne	r3, #1
 8003098:	2300      	moveq	r3, #0
 800309a:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 800309c:	2b00      	cmp	r3, #0
 800309e:	d001      	beq.n	80030a4 <_ZL12MX_TIM4_Initv+0xac>
		Error_Handler();
 80030a0:	f000 f962 	bl	8003368 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 80030a4:	bf00      	nop
 80030a6:	3730      	adds	r7, #48	; 0x30
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	20000984 	.word	0x20000984
 80030b0:	40000800 	.word	0x40000800

080030b4 <_ZL12MX_TIM3_Initv>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b08c      	sub	sp, #48	; 0x30
 80030b8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 80030ba:	f107 030c 	add.w	r3, r7, #12
 80030be:	2224      	movs	r2, #36	; 0x24
 80030c0:	2100      	movs	r1, #0
 80030c2:	4618      	mov	r0, r3
 80030c4:	f001 fc7e 	bl	80049c4 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80030c8:	1d3b      	adds	r3, r7, #4
 80030ca:	2200      	movs	r2, #0
 80030cc:	601a      	str	r2, [r3, #0]
 80030ce:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 80030d0:	4b25      	ldr	r3, [pc, #148]	; (8003168 <_ZL12MX_TIM3_Initv+0xb4>)
 80030d2:	4a26      	ldr	r2, [pc, #152]	; (800316c <_ZL12MX_TIM3_Initv+0xb8>)
 80030d4:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 80030d6:	4b24      	ldr	r3, [pc, #144]	; (8003168 <_ZL12MX_TIM3_Initv+0xb4>)
 80030d8:	2200      	movs	r2, #0
 80030da:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030dc:	4b22      	ldr	r3, [pc, #136]	; (8003168 <_ZL12MX_TIM3_Initv+0xb4>)
 80030de:	2200      	movs	r2, #0
 80030e0:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 0xffff;
 80030e2:	4b21      	ldr	r3, [pc, #132]	; (8003168 <_ZL12MX_TIM3_Initv+0xb4>)
 80030e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80030e8:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030ea:	4b1f      	ldr	r3, [pc, #124]	; (8003168 <_ZL12MX_TIM3_Initv+0xb4>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030f0:	4b1d      	ldr	r3, [pc, #116]	; (8003168 <_ZL12MX_TIM3_Initv+0xb4>)
 80030f2:	2200      	movs	r2, #0
 80030f4:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80030f6:	2303      	movs	r3, #3
 80030f8:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80030fa:	2300      	movs	r3, #0
 80030fc:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80030fe:	2301      	movs	r3, #1
 8003100:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003102:	2300      	movs	r3, #0
 8003104:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8003106:	2300      	movs	r3, #0
 8003108:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800310a:	2300      	movs	r3, #0
 800310c:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800310e:	2301      	movs	r3, #1
 8003110:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003112:	2300      	movs	r3, #0
 8003114:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8003116:	2300      	movs	r3, #0
 8003118:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK) {
 800311a:	f107 030c 	add.w	r3, r7, #12
 800311e:	4619      	mov	r1, r3
 8003120:	4811      	ldr	r0, [pc, #68]	; (8003168 <_ZL12MX_TIM3_Initv+0xb4>)
 8003122:	f7fe fead 	bl	8001e80 <HAL_TIM_Encoder_Init>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	bf14      	ite	ne
 800312c:	2301      	movne	r3, #1
 800312e:	2300      	moveq	r3, #0
 8003130:	b2db      	uxtb	r3, r3
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <_ZL12MX_TIM3_Initv+0x86>
		Error_Handler();
 8003136:	f000 f917 	bl	8003368 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800313a:	2300      	movs	r3, #0
 800313c:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800313e:	2300      	movs	r3, #0
 8003140:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8003142:	1d3b      	adds	r3, r7, #4
 8003144:	4619      	mov	r1, r3
 8003146:	4808      	ldr	r0, [pc, #32]	; (8003168 <_ZL12MX_TIM3_Initv+0xb4>)
 8003148:	f7fe fee3 	bl	8001f12 <HAL_TIMEx_MasterConfigSynchronization>
 800314c:	4603      	mov	r3, r0
			!= HAL_OK) {
 800314e:	2b00      	cmp	r3, #0
 8003150:	bf14      	ite	ne
 8003152:	2301      	movne	r3, #1
 8003154:	2300      	moveq	r3, #0
 8003156:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8003158:	2b00      	cmp	r3, #0
 800315a:	d001      	beq.n	8003160 <_ZL12MX_TIM3_Initv+0xac>
		Error_Handler();
 800315c:	f000 f904 	bl	8003368 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8003160:	bf00      	nop
 8003162:	3730      	adds	r7, #48	; 0x30
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}
 8003168:	20000944 	.word	0x20000944
 800316c:	40000400 	.word	0x40000400

08003170 <_ZL12MX_TIM2_Initv>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8003170:	b580      	push	{r7, lr}
 8003172:	b086      	sub	sp, #24
 8003174:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8003176:	f107 0308 	add.w	r3, r7, #8
 800317a:	2200      	movs	r2, #0
 800317c:	601a      	str	r2, [r3, #0]
 800317e:	605a      	str	r2, [r3, #4]
 8003180:	609a      	str	r2, [r3, #8]
 8003182:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8003184:	463b      	mov	r3, r7
 8003186:	2200      	movs	r2, #0
 8003188:	601a      	str	r2, [r3, #0]
 800318a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 800318c:	4b26      	ldr	r3, [pc, #152]	; (8003228 <_ZL12MX_TIM2_Initv+0xb8>)
 800318e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003192:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 72 - 1;
 8003194:	4b24      	ldr	r3, [pc, #144]	; (8003228 <_ZL12MX_TIM2_Initv+0xb8>)
 8003196:	2247      	movs	r2, #71	; 0x47
 8003198:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800319a:	4b23      	ldr	r3, [pc, #140]	; (8003228 <_ZL12MX_TIM2_Initv+0xb8>)
 800319c:	2200      	movs	r2, #0
 800319e:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = Period - 1;
 80031a0:	4b22      	ldr	r3, [pc, #136]	; (800322c <_ZL12MX_TIM2_Initv+0xbc>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	3b01      	subs	r3, #1
 80031a6:	4a20      	ldr	r2, [pc, #128]	; (8003228 <_ZL12MX_TIM2_Initv+0xb8>)
 80031a8:	60d3      	str	r3, [r2, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80031aa:	4b1f      	ldr	r3, [pc, #124]	; (8003228 <_ZL12MX_TIM2_Initv+0xb8>)
 80031ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80031b0:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031b2:	4b1d      	ldr	r3, [pc, #116]	; (8003228 <_ZL12MX_TIM2_Initv+0xb8>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 80031b8:	481b      	ldr	r0, [pc, #108]	; (8003228 <_ZL12MX_TIM2_Initv+0xb8>)
 80031ba:	f7fe fe47 	bl	8001e4c <HAL_TIM_Base_Init>
 80031be:	4603      	mov	r3, r0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	bf14      	ite	ne
 80031c4:	2301      	movne	r3, #1
 80031c6:	2300      	moveq	r3, #0
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d001      	beq.n	80031d2 <_ZL12MX_TIM2_Initv+0x62>
		Error_Handler();
 80031ce:	f000 f8cb 	bl	8003368 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031d6:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 80031d8:	f107 0308 	add.w	r3, r7, #8
 80031dc:	4619      	mov	r1, r3
 80031de:	4812      	ldr	r0, [pc, #72]	; (8003228 <_ZL12MX_TIM2_Initv+0xb8>)
 80031e0:	f7fe fd42 	bl	8001c68 <HAL_TIM_ConfigClockSource>
 80031e4:	4603      	mov	r3, r0
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	bf14      	ite	ne
 80031ea:	2301      	movne	r3, #1
 80031ec:	2300      	moveq	r3, #0
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d001      	beq.n	80031f8 <_ZL12MX_TIM2_Initv+0x88>
		Error_Handler();
 80031f4:	f000 f8b8 	bl	8003368 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031f8:	2300      	movs	r3, #0
 80031fa:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031fc:	2300      	movs	r3, #0
 80031fe:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8003200:	463b      	mov	r3, r7
 8003202:	4619      	mov	r1, r3
 8003204:	4808      	ldr	r0, [pc, #32]	; (8003228 <_ZL12MX_TIM2_Initv+0xb8>)
 8003206:	f7fe fe84 	bl	8001f12 <HAL_TIMEx_MasterConfigSynchronization>
 800320a:	4603      	mov	r3, r0
			!= HAL_OK) {
 800320c:	2b00      	cmp	r3, #0
 800320e:	bf14      	ite	ne
 8003210:	2301      	movne	r3, #1
 8003212:	2300      	moveq	r3, #0
 8003214:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8003216:	2b00      	cmp	r3, #0
 8003218:	d001      	beq.n	800321e <_ZL12MX_TIM2_Initv+0xae>
		Error_Handler();
 800321a:	f000 f8a5 	bl	8003368 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 800321e:	bf00      	nop
 8003220:	3718      	adds	r7, #24
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	20000904 	.word	0x20000904
 800322c:	20000008 	.word	0x20000008

08003230 <_ZL19MX_USART1_UART_Initv>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8003234:	4b13      	ldr	r3, [pc, #76]	; (8003284 <_ZL19MX_USART1_UART_Initv+0x54>)
 8003236:	4a14      	ldr	r2, [pc, #80]	; (8003288 <_ZL19MX_USART1_UART_Initv+0x58>)
 8003238:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200; //
 800323a:	4b12      	ldr	r3, [pc, #72]	; (8003284 <_ZL19MX_USART1_UART_Initv+0x54>)
 800323c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003240:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003242:	4b10      	ldr	r3, [pc, #64]	; (8003284 <_ZL19MX_USART1_UART_Initv+0x54>)
 8003244:	2200      	movs	r2, #0
 8003246:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8003248:	4b0e      	ldr	r3, [pc, #56]	; (8003284 <_ZL19MX_USART1_UART_Initv+0x54>)
 800324a:	2200      	movs	r2, #0
 800324c:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800324e:	4b0d      	ldr	r3, [pc, #52]	; (8003284 <_ZL19MX_USART1_UART_Initv+0x54>)
 8003250:	2200      	movs	r2, #0
 8003252:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8003254:	4b0b      	ldr	r3, [pc, #44]	; (8003284 <_ZL19MX_USART1_UART_Initv+0x54>)
 8003256:	220c      	movs	r2, #12
 8003258:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800325a:	4b0a      	ldr	r3, [pc, #40]	; (8003284 <_ZL19MX_USART1_UART_Initv+0x54>)
 800325c:	2200      	movs	r2, #0
 800325e:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003260:	4b08      	ldr	r3, [pc, #32]	; (8003284 <_ZL19MX_USART1_UART_Initv+0x54>)
 8003262:	2200      	movs	r2, #0
 8003264:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8003266:	4807      	ldr	r0, [pc, #28]	; (8003284 <_ZL19MX_USART1_UART_Initv+0x54>)
 8003268:	f7fe ff20 	bl	80020ac <HAL_UART_Init>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	bf14      	ite	ne
 8003272:	2301      	movne	r3, #1
 8003274:	2300      	moveq	r3, #0
 8003276:	b2db      	uxtb	r3, r3
 8003278:	2b00      	cmp	r3, #0
 800327a:	d001      	beq.n	8003280 <_ZL19MX_USART1_UART_Initv+0x50>
		Error_Handler();
 800327c:	f000 f874 	bl	8003368 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */
	/* USER CODE END USART1_Init 2 */

}
 8003280:	bf00      	nop
 8003282:	bd80      	pop	{r7, pc}
 8003284:	200009c4 	.word	0x200009c4
 8003288:	40013800 	.word	0x40013800

0800328c <_ZL12MX_GPIO_Initv>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 800328c:	b580      	push	{r7, lr}
 800328e:	b088      	sub	sp, #32
 8003290:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8003292:	f107 0310 	add.w	r3, r7, #16
 8003296:	2200      	movs	r2, #0
 8003298:	601a      	str	r2, [r3, #0]
 800329a:	605a      	str	r2, [r3, #4]
 800329c:	609a      	str	r2, [r3, #8]
 800329e:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE()
 80032a0:	4b2e      	ldr	r3, [pc, #184]	; (800335c <_ZL12MX_GPIO_Initv+0xd0>)
 80032a2:	699b      	ldr	r3, [r3, #24]
 80032a4:	4a2d      	ldr	r2, [pc, #180]	; (800335c <_ZL12MX_GPIO_Initv+0xd0>)
 80032a6:	f043 0310 	orr.w	r3, r3, #16
 80032aa:	6193      	str	r3, [r2, #24]
 80032ac:	4b2b      	ldr	r3, [pc, #172]	; (800335c <_ZL12MX_GPIO_Initv+0xd0>)
 80032ae:	699b      	ldr	r3, [r3, #24]
 80032b0:	f003 0310 	and.w	r3, r3, #16
 80032b4:	60fb      	str	r3, [r7, #12]
 80032b6:	68fb      	ldr	r3, [r7, #12]
	;
	__HAL_RCC_GPIOD_CLK_ENABLE()
 80032b8:	4b28      	ldr	r3, [pc, #160]	; (800335c <_ZL12MX_GPIO_Initv+0xd0>)
 80032ba:	699b      	ldr	r3, [r3, #24]
 80032bc:	4a27      	ldr	r2, [pc, #156]	; (800335c <_ZL12MX_GPIO_Initv+0xd0>)
 80032be:	f043 0320 	orr.w	r3, r3, #32
 80032c2:	6193      	str	r3, [r2, #24]
 80032c4:	4b25      	ldr	r3, [pc, #148]	; (800335c <_ZL12MX_GPIO_Initv+0xd0>)
 80032c6:	699b      	ldr	r3, [r3, #24]
 80032c8:	f003 0320 	and.w	r3, r3, #32
 80032cc:	60bb      	str	r3, [r7, #8]
 80032ce:	68bb      	ldr	r3, [r7, #8]
	;
	__HAL_RCC_GPIOA_CLK_ENABLE()
 80032d0:	4b22      	ldr	r3, [pc, #136]	; (800335c <_ZL12MX_GPIO_Initv+0xd0>)
 80032d2:	699b      	ldr	r3, [r3, #24]
 80032d4:	4a21      	ldr	r2, [pc, #132]	; (800335c <_ZL12MX_GPIO_Initv+0xd0>)
 80032d6:	f043 0304 	orr.w	r3, r3, #4
 80032da:	6193      	str	r3, [r2, #24]
 80032dc:	4b1f      	ldr	r3, [pc, #124]	; (800335c <_ZL12MX_GPIO_Initv+0xd0>)
 80032de:	699b      	ldr	r3, [r3, #24]
 80032e0:	f003 0304 	and.w	r3, r3, #4
 80032e4:	607b      	str	r3, [r7, #4]
 80032e6:	687b      	ldr	r3, [r7, #4]
	;
	__HAL_RCC_GPIOB_CLK_ENABLE()
 80032e8:	4b1c      	ldr	r3, [pc, #112]	; (800335c <_ZL12MX_GPIO_Initv+0xd0>)
 80032ea:	699b      	ldr	r3, [r3, #24]
 80032ec:	4a1b      	ldr	r2, [pc, #108]	; (800335c <_ZL12MX_GPIO_Initv+0xd0>)
 80032ee:	f043 0308 	orr.w	r3, r3, #8
 80032f2:	6193      	str	r3, [r2, #24]
 80032f4:	4b19      	ldr	r3, [pc, #100]	; (800335c <_ZL12MX_GPIO_Initv+0xd0>)
 80032f6:	699b      	ldr	r3, [r3, #24]
 80032f8:	f003 0308 	and.w	r3, r3, #8
 80032fc:	603b      	str	r3, [r7, #0]
 80032fe:	683b      	ldr	r3, [r7, #0]
	;

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8003300:	2200      	movs	r2, #0
 8003302:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003306:	4816      	ldr	r0, [pc, #88]	; (8003360 <_ZL12MX_GPIO_Initv+0xd4>)
 8003308:	f7fe f9aa 	bl	8001660 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 800330c:	2200      	movs	r2, #0
 800330e:	f241 6107 	movw	r1, #5639	; 0x1607
 8003312:	4814      	ldr	r0, [pc, #80]	; (8003364 <_ZL12MX_GPIO_Initv+0xd8>)
 8003314:	f7fe f9a4 	bl	8001660 <HAL_GPIO_WritePin>
			GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_10 | GPIO_PIN_12
					| GPIO_PIN_9, GPIO_PIN_RESET);

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003318:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800331c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800331e:	2301      	movs	r3, #1
 8003320:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003322:	2300      	movs	r3, #0
 8003324:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003326:	2302      	movs	r3, #2
 8003328:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800332a:	f107 0310 	add.w	r3, r7, #16
 800332e:	4619      	mov	r1, r3
 8003330:	480b      	ldr	r0, [pc, #44]	; (8003360 <_ZL12MX_GPIO_Initv+0xd4>)
 8003332:	f7fe f8b5 	bl	80014a0 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 PB1 PB2 PB10
	 PB12 PB9 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_10
 8003336:	f241 6307 	movw	r3, #5639	; 0x1607
 800333a:	613b      	str	r3, [r7, #16]
			| GPIO_PIN_12 | GPIO_PIN_9;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800333c:	2301      	movs	r3, #1
 800333e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003340:	2300      	movs	r3, #0
 8003342:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003344:	2302      	movs	r3, #2
 8003346:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003348:	f107 0310 	add.w	r3, r7, #16
 800334c:	4619      	mov	r1, r3
 800334e:	4805      	ldr	r0, [pc, #20]	; (8003364 <_ZL12MX_GPIO_Initv+0xd8>)
 8003350:	f7fe f8a6 	bl	80014a0 <HAL_GPIO_Init>

	//GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
	//GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
	//LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
}
 8003354:	bf00      	nop
 8003356:	3720      	adds	r7, #32
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}
 800335c:	40021000 	.word	0x40021000
 8003360:	40011000 	.word	0x40011000
 8003364:	40010c00 	.word	0x40010c00

08003368 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8003368:	b480      	push	{r7}
 800336a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 800336c:	bf00      	nop
 800336e:	46bd      	mov	sp, r7
 8003370:	bc80      	pop	{r7}
 8003372:	4770      	bx	lr

08003374 <_Z8can_packIdEvRA8_hT_>:
     data = _e.data;
 }

 // packs can payload
 template<typename T>
 void can_pack(uint8_t (&buf)[CAN_MTU], const T data) //
 8003374:	b490      	push	{r4, r7}
 8003376:	b088      	sub	sp, #32
 8003378:	af00      	add	r7, sp, #0
 800337a:	60f8      	str	r0, [r7, #12]
 800337c:	e9c7 2300 	strd	r2, r3, [r7]
 {
     _Encapsulator<T> _e;
     _e.data = data;
 8003380:	e9d7 3400 	ldrd	r3, r4, [r7]
 8003384:	e9c7 3404 	strd	r3, r4, [r7, #16]

     for (int i = sizeof(T); i > 0;)
 8003388:	2308      	movs	r3, #8
 800338a:	61fb      	str	r3, [r7, #28]
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	2b00      	cmp	r3, #0
 8003390:	dd17      	ble.n	80033c2 <_Z8can_packIdEvRA8_hT_+0x4e>
     {
         i--;
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	3b01      	subs	r3, #1
 8003396:	61fb      	str	r3, [r7, #28]
         buf[i] = _e.i & 0xff;
 8003398:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800339c:	b2d9      	uxtb	r1, r3
 800339e:	68fa      	ldr	r2, [r7, #12]
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	4413      	add	r3, r2
 80033a4:	460a      	mov	r2, r1
 80033a6:	701a      	strb	r2, [r3, #0]
         _e.i >>= 8;
 80033a8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80033ac:	f04f 0300 	mov.w	r3, #0
 80033b0:	f04f 0400 	mov.w	r4, #0
 80033b4:	0a0b      	lsrs	r3, r1, #8
 80033b6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80033ba:	0a14      	lsrs	r4, r2, #8
 80033bc:	e9c7 3404 	strd	r3, r4, [r7, #16]
     for (int i = sizeof(T); i > 0;)
 80033c0:	e7e4      	b.n	800338c <_Z8can_packIdEvRA8_hT_+0x18>
     }
 }
 80033c2:	bf00      	nop
 80033c4:	3720      	adds	r7, #32
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bc90      	pop	{r4, r7}
 80033ca:	4770      	bx	lr

080033cc <_Z41__static_initialization_and_destruction_0ii>:
 80033cc:	b590      	push	{r4, r7, lr}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	6039      	str	r1, [r7, #0]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d10e      	bne.n	80033fa <_Z41__static_initialization_and_destruction_0ii+0x2e>
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d109      	bne.n	80033fa <_Z41__static_initialization_and_destruction_0ii+0x2e>
Odometry *odom = new Odometry();
 80033e6:	2014      	movs	r0, #20
 80033e8:	f000 f9cd 	bl	8003786 <_Znwj>
 80033ec:	4603      	mov	r3, r0
 80033ee:	461c      	mov	r4, r3
 80033f0:	4620      	mov	r0, r4
 80033f2:	f7ff f82b 	bl	800244c <_ZN8OdometryC1Ev>
 80033f6:	4b03      	ldr	r3, [pc, #12]	; (8003404 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 80033f8:	601c      	str	r4, [r3, #0]
}
 80033fa:	bf00      	nop
 80033fc:	370c      	adds	r7, #12
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd90      	pop	{r4, r7, pc}
 8003402:	bf00      	nop
 8003404:	20000a74 	.word	0x20000a74

08003408 <_GLOBAL__sub_I_hspi2>:
 8003408:	b580      	push	{r7, lr}
 800340a:	af00      	add	r7, sp, #0
 800340c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003410:	2001      	movs	r0, #1
 8003412:	f7ff ffdb 	bl	80033cc <_Z41__static_initialization_and_destruction_0ii>
 8003416:	bd80      	pop	{r7, pc}

08003418 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003418:	4b0e      	ldr	r3, [pc, #56]	; (8003454 <HAL_MspInit+0x3c>)
{
 800341a:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 800341c:	699a      	ldr	r2, [r3, #24]
 800341e:	f042 0201 	orr.w	r2, r2, #1
 8003422:	619a      	str	r2, [r3, #24]
 8003424:	699a      	ldr	r2, [r3, #24]
 8003426:	f002 0201 	and.w	r2, r2, #1
 800342a:	9200      	str	r2, [sp, #0]
 800342c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800342e:	69da      	ldr	r2, [r3, #28]
 8003430:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003434:	61da      	str	r2, [r3, #28]
 8003436:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003438:	4a07      	ldr	r2, [pc, #28]	; (8003458 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800343a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800343e:	9301      	str	r3, [sp, #4]
 8003440:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003442:	6853      	ldr	r3, [r2, #4]
 8003444:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003448:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800344c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800344e:	b002      	add	sp, #8
 8003450:	4770      	bx	lr
 8003452:	bf00      	nop
 8003454:	40021000 	.word	0x40021000
 8003458:	40010000 	.word	0x40010000

0800345c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800345c:	b510      	push	{r4, lr}
 800345e:	4604      	mov	r4, r0
 8003460:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003462:	2210      	movs	r2, #16
 8003464:	2100      	movs	r1, #0
 8003466:	a802      	add	r0, sp, #8
 8003468:	f001 faac 	bl	80049c4 <memset>
  if(hcan->Instance==CAN1)
 800346c:	6822      	ldr	r2, [r4, #0]
 800346e:	4b1a      	ldr	r3, [pc, #104]	; (80034d8 <HAL_CAN_MspInit+0x7c>)
 8003470:	429a      	cmp	r2, r3
 8003472:	d12e      	bne.n	80034d2 <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003474:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 8003478:	69da      	ldr	r2, [r3, #28]
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800347a:	a902      	add	r1, sp, #8
    __HAL_RCC_CAN1_CLK_ENABLE();
 800347c:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8003480:	61da      	str	r2, [r3, #28]
 8003482:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003484:	4815      	ldr	r0, [pc, #84]	; (80034dc <HAL_CAN_MspInit+0x80>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003486:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 800348a:	9200      	str	r2, [sp, #0]
 800348c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE(); //GPIOB
 800348e:	699a      	ldr	r2, [r3, #24]
 8003490:	f042 0204 	orr.w	r2, r2, #4
 8003494:	619a      	str	r2, [r3, #24]
 8003496:	699b      	ldr	r3, [r3, #24]
 8003498:	f003 0304 	and.w	r3, r3, #4
 800349c:	9301      	str	r3, [sp, #4]
 800349e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80034a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80034a4:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034a6:	f7fd fffb 	bl	80014a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034ae:	2302      	movs	r3, #2
 80034b0:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80034b4:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034b6:	a902      	add	r1, sp, #8
 80034b8:	4808      	ldr	r0, [pc, #32]	; (80034dc <HAL_CAN_MspInit+0x80>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80034ba:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034bc:	f7fd fff0 	bl	80014a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */
    __HAL_AFIO_REMAP_CAN1_2();
 80034c0:	4a07      	ldr	r2, [pc, #28]	; (80034e0 <HAL_CAN_MspInit+0x84>)
 80034c2:	6853      	ldr	r3, [r2, #4]
 80034c4:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 80034c8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80034cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80034d0:	6053      	str	r3, [r2, #4]
  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80034d2:	b006      	add	sp, #24
 80034d4:	bd10      	pop	{r4, pc}
 80034d6:	bf00      	nop
 80034d8:	40006400 	.word	0x40006400
 80034dc:	40010c00 	.word	0x40010c00
 80034e0:	40010000 	.word	0x40010000

080034e4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80034e4:	b510      	push	{r4, lr}
 80034e6:	4604      	mov	r4, r0
 80034e8:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034ea:	2210      	movs	r2, #16
 80034ec:	2100      	movs	r1, #0
 80034ee:	a802      	add	r0, sp, #8
 80034f0:	f001 fa68 	bl	80049c4 <memset>
  if(hspi->Instance==SPI2)
 80034f4:	6822      	ldr	r2, [r4, #0]
 80034f6:	4b17      	ldr	r3, [pc, #92]	; (8003554 <HAL_SPI_MspInit+0x70>)
 80034f8:	429a      	cmp	r2, r3
 80034fa:	d128      	bne.n	800354e <HAL_SPI_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80034fc:	f503 33ec 	add.w	r3, r3, #120832	; 0x1d800
 8003500:	69da      	ldr	r2, [r3, #28]
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003502:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003504:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003508:	61da      	str	r2, [r3, #28]
 800350a:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800350c:	4812      	ldr	r0, [pc, #72]	; (8003558 <HAL_SPI_MspInit+0x74>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 800350e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003512:	9200      	str	r2, [sp, #0]
 8003514:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003516:	699a      	ldr	r2, [r3, #24]
 8003518:	f042 0208 	orr.w	r2, r2, #8
 800351c:	619a      	str	r2, [r3, #24]
 800351e:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003520:	f44f 4220 	mov.w	r2, #40960	; 0xa000
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003524:	f003 0308 	and.w	r3, r3, #8
 8003528:	9301      	str	r3, [sp, #4]
 800352a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800352c:	2302      	movs	r3, #2
 800352e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003532:	2303      	movs	r3, #3
 8003534:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003536:	f7fd ffb3 	bl	80014a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800353a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800353e:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003540:	4805      	ldr	r0, [pc, #20]	; (8003558 <HAL_SPI_MspInit+0x74>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003542:	e9cd 1302 	strd	r1, r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003546:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003548:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800354a:	f7fd ffa9 	bl	80014a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800354e:	b006      	add	sp, #24
 8003550:	bd10      	pop	{r4, pc}
 8003552:	bf00      	nop
 8003554:	40003800 	.word	0x40003800
 8003558:	40010c00 	.word	0x40010c00

0800355c <HAL_TIM_Encoder_MspInit>:
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800355c:	2210      	movs	r2, #16
{
 800355e:	b510      	push	{r4, lr}
 8003560:	4604      	mov	r4, r0
 8003562:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003564:	eb0d 0002 	add.w	r0, sp, r2
 8003568:	2100      	movs	r1, #0
 800356a:	f001 fa2b 	bl	80049c4 <memset>
  if(htim_encoder->Instance==TIM3)
 800356e:	6823      	ldr	r3, [r4, #0]
 8003570:	4a23      	ldr	r2, [pc, #140]	; (8003600 <HAL_TIM_Encoder_MspInit+0xa4>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d125      	bne.n	80035c2 <HAL_TIM_Encoder_MspInit+0x66>
    {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
      /* Peripheral clock enable */
      __HAL_RCC_TIM3_CLK_ENABLE();
 8003576:	4b23      	ldr	r3, [pc, #140]	; (8003604 <HAL_TIM_Encoder_MspInit+0xa8>)
      PB5     ------> TIM3_CH2
      */
      GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
      GPIO_InitStruct.Pull = GPIO_PULLUP;
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003578:	a904      	add	r1, sp, #16
      __HAL_RCC_TIM3_CLK_ENABLE();
 800357a:	69da      	ldr	r2, [r3, #28]
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800357c:	4822      	ldr	r0, [pc, #136]	; (8003608 <HAL_TIM_Encoder_MspInit+0xac>)
      __HAL_RCC_TIM3_CLK_ENABLE();
 800357e:	f042 0202 	orr.w	r2, r2, #2
 8003582:	61da      	str	r2, [r3, #28]
 8003584:	69da      	ldr	r2, [r3, #28]
 8003586:	f002 0202 	and.w	r2, r2, #2
 800358a:	9200      	str	r2, [sp, #0]
 800358c:	9a00      	ldr	r2, [sp, #0]
      __HAL_RCC_GPIOB_CLK_ENABLE();
 800358e:	699a      	ldr	r2, [r3, #24]
 8003590:	f042 0208 	orr.w	r2, r2, #8
 8003594:	619a      	str	r2, [r3, #24]
 8003596:	699b      	ldr	r3, [r3, #24]
 8003598:	f003 0308 	and.w	r3, r3, #8
 800359c:	9301      	str	r3, [sp, #4]
 800359e:	9b01      	ldr	r3, [sp, #4]
      GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80035a0:	2330      	movs	r3, #48	; 0x30
 80035a2:	9304      	str	r3, [sp, #16]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 80035a4:	2301      	movs	r3, #1
 80035a6:	9306      	str	r3, [sp, #24]
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035a8:	f7fd ff7a 	bl	80014a0 <HAL_GPIO_Init>

      __HAL_AFIO_REMAP_TIM3_PARTIAL();
 80035ac:	4a17      	ldr	r2, [pc, #92]	; (800360c <HAL_TIM_Encoder_MspInit+0xb0>)
 80035ae:	6853      	ldr	r3, [r2, #4]
 80035b0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80035b4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80035b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80035bc:	6053      	str	r3, [r2, #4]

  /* USER CODE END TIM4_MspInit 1 */
  }


}
 80035be:	b008      	add	sp, #32
 80035c0:	bd10      	pop	{r4, pc}
  else if(htim_encoder->Instance==TIM4)
 80035c2:	4a13      	ldr	r2, [pc, #76]	; (8003610 <HAL_TIM_Encoder_MspInit+0xb4>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d1fa      	bne.n	80035be <HAL_TIM_Encoder_MspInit+0x62>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80035c8:	4b0e      	ldr	r3, [pc, #56]	; (8003604 <HAL_TIM_Encoder_MspInit+0xa8>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035ca:	a904      	add	r1, sp, #16
    __HAL_RCC_TIM4_CLK_ENABLE();
 80035cc:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035ce:	480e      	ldr	r0, [pc, #56]	; (8003608 <HAL_TIM_Encoder_MspInit+0xac>)
    __HAL_RCC_TIM4_CLK_ENABLE();
 80035d0:	f042 0204 	orr.w	r2, r2, #4
 80035d4:	61da      	str	r2, [r3, #28]
 80035d6:	69da      	ldr	r2, [r3, #28]
 80035d8:	f002 0204 	and.w	r2, r2, #4
 80035dc:	9202      	str	r2, [sp, #8]
 80035de:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035e0:	699a      	ldr	r2, [r3, #24]
 80035e2:	f042 0208 	orr.w	r2, r2, #8
 80035e6:	619a      	str	r2, [r3, #24]
 80035e8:	699b      	ldr	r3, [r3, #24]
 80035ea:	f003 0308 	and.w	r3, r3, #8
 80035ee:	9303      	str	r3, [sp, #12]
 80035f0:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80035f2:	23c0      	movs	r3, #192	; 0xc0
 80035f4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80035f6:	2301      	movs	r3, #1
 80035f8:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035fa:	f7fd ff51 	bl	80014a0 <HAL_GPIO_Init>
}
 80035fe:	e7de      	b.n	80035be <HAL_TIM_Encoder_MspInit+0x62>
 8003600:	40000400 	.word	0x40000400
 8003604:	40021000 	.word	0x40021000
 8003608:	40010c00 	.word	0x40010c00
 800360c:	40010000 	.word	0x40010000
 8003610:	40000800 	.word	0x40000800

08003614 <HAL_TIM_Base_MspInit>:
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM2)
 8003614:	6803      	ldr	r3, [r0, #0]
{
 8003616:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM2)
 8003618:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800361c:	d110      	bne.n	8003640 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800361e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8003622:	69da      	ldr	r2, [r3, #28]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003624:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003626:	f042 0201 	orr.w	r2, r2, #1
 800362a:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800362c:	2200      	movs	r2, #0
 800362e:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003630:	69db      	ldr	r3, [r3, #28]
 8003632:	f003 0301 	and.w	r3, r3, #1
 8003636:	9301      	str	r3, [sp, #4]
 8003638:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800363a:	b002      	add	sp, #8
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800363c:	f7fd be92 	b.w	8001364 <HAL_NVIC_SetPriority>
}
 8003640:	b002      	add	sp, #8
 8003642:	4770      	bx	lr

08003644 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003644:	b510      	push	{r4, lr}
 8003646:	4604      	mov	r4, r0
 8003648:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800364a:	2210      	movs	r2, #16
 800364c:	2100      	movs	r1, #0
 800364e:	a802      	add	r0, sp, #8
 8003650:	f001 f9b8 	bl	80049c4 <memset>
  if(huart->Instance==USART1)
 8003654:	6822      	ldr	r2, [r4, #0]
 8003656:	4b1b      	ldr	r3, [pc, #108]	; (80036c4 <HAL_UART_MspInit+0x80>)
 8003658:	429a      	cmp	r2, r3
 800365a:	d131      	bne.n	80036c0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800365c:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8003660:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003662:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8003664:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003668:	619a      	str	r2, [r3, #24]
 800366a:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800366c:	4816      	ldr	r0, [pc, #88]	; (80036c8 <HAL_UART_MspInit+0x84>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800366e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003672:	9200      	str	r2, [sp, #0]
 8003674:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003676:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003678:	2400      	movs	r4, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800367a:	f042 0204 	orr.w	r2, r2, #4
 800367e:	619a      	str	r2, [r3, #24]
 8003680:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003682:	f44f 7200 	mov.w	r2, #512	; 0x200
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003686:	f003 0304 	and.w	r3, r3, #4
 800368a:	9301      	str	r3, [sp, #4]
 800368c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800368e:	2302      	movs	r3, #2
 8003690:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003694:	2303      	movs	r3, #3
 8003696:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003698:	f7fd ff02 	bl	80014a0 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800369c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80036a0:	e9cd 3402 	strd	r3, r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80036a4:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036a6:	a902      	add	r1, sp, #8
 80036a8:	4807      	ldr	r0, [pc, #28]	; (80036c8 <HAL_UART_MspInit+0x84>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80036aa:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036ac:	f7fd fef8 	bl	80014a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80036b0:	2025      	movs	r0, #37	; 0x25
 80036b2:	4622      	mov	r2, r4
 80036b4:	4621      	mov	r1, r4
 80036b6:	f7fd fe55 	bl	8001364 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80036ba:	2025      	movs	r0, #37	; 0x25
 80036bc:	f7fd fe86 	bl	80013cc <HAL_NVIC_EnableIRQ>
  /* USER CODE END USART1_MspInit 1 */
  }

}
 80036c0:	b006      	add	sp, #24
 80036c2:	bd10      	pop	{r4, pc}
 80036c4:	40013800 	.word	0x40013800
 80036c8:	40010800 	.word	0x40010800

080036cc <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80036cc:	4770      	bx	lr

080036ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80036ce:	e7fe      	b.n	80036ce <HardFault_Handler>

080036d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80036d0:	e7fe      	b.n	80036d0 <MemManage_Handler>

080036d2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80036d2:	e7fe      	b.n	80036d2 <BusFault_Handler>

080036d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80036d4:	e7fe      	b.n	80036d4 <UsageFault_Handler>

080036d6 <SVC_Handler>:
 80036d6:	4770      	bx	lr

080036d8 <DebugMon_Handler>:
 80036d8:	4770      	bx	lr

080036da <PendSV_Handler>:
 80036da:	4770      	bx	lr

080036dc <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80036dc:	f7fd bc9c 	b.w	8001018 <HAL_IncTick>

080036e0 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80036e0:	4801      	ldr	r0, [pc, #4]	; (80036e8 <USART1_IRQHandler+0x8>)
 80036e2:	f7fe bd4f 	b.w	8002184 <HAL_UART_IRQHandler>
 80036e6:	bf00      	nop
 80036e8:	200009c4 	.word	0x200009c4

080036ec <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80036ec:	4b0f      	ldr	r3, [pc, #60]	; (800372c <SystemInit+0x40>)
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	f042 0201 	orr.w	r2, r2, #1
 80036f4:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80036f6:	6859      	ldr	r1, [r3, #4]
 80036f8:	4a0d      	ldr	r2, [pc, #52]	; (8003730 <SystemInit+0x44>)
 80036fa:	400a      	ands	r2, r1
 80036fc:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003704:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003708:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003710:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003712:	685a      	ldr	r2, [r3, #4]
 8003714:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8003718:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800371a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800371e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003720:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003724:	4b03      	ldr	r3, [pc, #12]	; (8003734 <SystemInit+0x48>)
 8003726:	609a      	str	r2, [r3, #8]
#endif 
}
 8003728:	4770      	bx	lr
 800372a:	bf00      	nop
 800372c:	40021000 	.word	0x40021000
 8003730:	f8ff0000 	.word	0xf8ff0000
 8003734:	e000ed00 	.word	0xe000ed00

08003738 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003738:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800373a:	e003      	b.n	8003744 <LoopCopyDataInit>

0800373c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800373c:	4b0b      	ldr	r3, [pc, #44]	; (800376c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800373e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003740:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003742:	3104      	adds	r1, #4

08003744 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003744:	480a      	ldr	r0, [pc, #40]	; (8003770 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003746:	4b0b      	ldr	r3, [pc, #44]	; (8003774 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003748:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800374a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800374c:	d3f6      	bcc.n	800373c <CopyDataInit>
  ldr r2, =_sbss
 800374e:	4a0a      	ldr	r2, [pc, #40]	; (8003778 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003750:	e002      	b.n	8003758 <LoopFillZerobss>

08003752 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003752:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003754:	f842 3b04 	str.w	r3, [r2], #4

08003758 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003758:	4b08      	ldr	r3, [pc, #32]	; (800377c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800375a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800375c:	d3f9      	bcc.n	8003752 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800375e:	f7ff ffc5 	bl	80036ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003762:	f000 fec5 	bl	80044f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003766:	f7ff fa59 	bl	8002c1c <main>
  bx lr
 800376a:	4770      	bx	lr
  ldr r3, =_sidata
 800376c:	08005238 	.word	0x08005238
  ldr r0, =_sdata
 8003770:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003774:	20000854 	.word	0x20000854
  ldr r2, =_sbss
 8003778:	20000858 	.word	0x20000858
  ldr r3, = _ebss
 800377c:	20000af0 	.word	0x20000af0

08003780 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003780:	e7fe      	b.n	8003780 <ADC1_2_IRQHandler>

08003782 <_ZdlPvj>:
 8003782:	f000 b819 	b.w	80037b8 <_ZdlPv>

08003786 <_Znwj>:
 8003786:	b510      	push	{r4, lr}
 8003788:	2800      	cmp	r0, #0
 800378a:	bf14      	ite	ne
 800378c:	4604      	movne	r4, r0
 800378e:	2401      	moveq	r4, #1
 8003790:	4620      	mov	r0, r4
 8003792:	f000 fed1 	bl	8004538 <malloc>
 8003796:	b930      	cbnz	r0, 80037a6 <_Znwj+0x20>
 8003798:	f000 f806 	bl	80037a8 <_ZSt15get_new_handlerv>
 800379c:	b908      	cbnz	r0, 80037a2 <_Znwj+0x1c>
 800379e:	f000 fe99 	bl	80044d4 <abort>
 80037a2:	4780      	blx	r0
 80037a4:	e7f4      	b.n	8003790 <_Znwj+0xa>
 80037a6:	bd10      	pop	{r4, pc}

080037a8 <_ZSt15get_new_handlerv>:
 80037a8:	4b02      	ldr	r3, [pc, #8]	; (80037b4 <_ZSt15get_new_handlerv+0xc>)
 80037aa:	6818      	ldr	r0, [r3, #0]
 80037ac:	f3bf 8f5b 	dmb	ish
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	20000aa0 	.word	0x20000aa0

080037b8 <_ZdlPv>:
 80037b8:	f000 bec6 	b.w	8004548 <free>

080037bc <cosf>:
 80037bc:	b507      	push	{r0, r1, r2, lr}
 80037be:	4a18      	ldr	r2, [pc, #96]	; (8003820 <cosf+0x64>)
 80037c0:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 80037c4:	4293      	cmp	r3, r2
 80037c6:	4601      	mov	r1, r0
 80037c8:	dc03      	bgt.n	80037d2 <cosf+0x16>
 80037ca:	2100      	movs	r1, #0
 80037cc:	f000 fa56 	bl	8003c7c <__kernel_cosf>
 80037d0:	e004      	b.n	80037dc <cosf+0x20>
 80037d2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80037d6:	db04      	blt.n	80037e2 <cosf+0x26>
 80037d8:	f7fd f8dc 	bl	8000994 <__aeabi_fsub>
 80037dc:	b003      	add	sp, #12
 80037de:	f85d fb04 	ldr.w	pc, [sp], #4
 80037e2:	4669      	mov	r1, sp
 80037e4:	f000 f89e 	bl	8003924 <__ieee754_rem_pio2f>
 80037e8:	f000 0203 	and.w	r2, r0, #3
 80037ec:	2a01      	cmp	r2, #1
 80037ee:	d005      	beq.n	80037fc <cosf+0x40>
 80037f0:	2a02      	cmp	r2, #2
 80037f2:	d00a      	beq.n	800380a <cosf+0x4e>
 80037f4:	b972      	cbnz	r2, 8003814 <cosf+0x58>
 80037f6:	9901      	ldr	r1, [sp, #4]
 80037f8:	9800      	ldr	r0, [sp, #0]
 80037fa:	e7e7      	b.n	80037cc <cosf+0x10>
 80037fc:	9901      	ldr	r1, [sp, #4]
 80037fe:	9800      	ldr	r0, [sp, #0]
 8003800:	f000 fd5a 	bl	80042b8 <__kernel_sinf>
 8003804:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8003808:	e7e8      	b.n	80037dc <cosf+0x20>
 800380a:	9901      	ldr	r1, [sp, #4]
 800380c:	9800      	ldr	r0, [sp, #0]
 800380e:	f000 fa35 	bl	8003c7c <__kernel_cosf>
 8003812:	e7f7      	b.n	8003804 <cosf+0x48>
 8003814:	2201      	movs	r2, #1
 8003816:	9901      	ldr	r1, [sp, #4]
 8003818:	9800      	ldr	r0, [sp, #0]
 800381a:	f000 fd4d 	bl	80042b8 <__kernel_sinf>
 800381e:	e7dd      	b.n	80037dc <cosf+0x20>
 8003820:	3f490fd8 	.word	0x3f490fd8

08003824 <sinf>:
 8003824:	b507      	push	{r0, r1, r2, lr}
 8003826:	4a19      	ldr	r2, [pc, #100]	; (800388c <sinf+0x68>)
 8003828:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800382c:	4293      	cmp	r3, r2
 800382e:	4601      	mov	r1, r0
 8003830:	dc04      	bgt.n	800383c <sinf+0x18>
 8003832:	2200      	movs	r2, #0
 8003834:	2100      	movs	r1, #0
 8003836:	f000 fd3f 	bl	80042b8 <__kernel_sinf>
 800383a:	e004      	b.n	8003846 <sinf+0x22>
 800383c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8003840:	db04      	blt.n	800384c <sinf+0x28>
 8003842:	f7fd f8a7 	bl	8000994 <__aeabi_fsub>
 8003846:	b003      	add	sp, #12
 8003848:	f85d fb04 	ldr.w	pc, [sp], #4
 800384c:	4669      	mov	r1, sp
 800384e:	f000 f869 	bl	8003924 <__ieee754_rem_pio2f>
 8003852:	f000 0003 	and.w	r0, r0, #3
 8003856:	2801      	cmp	r0, #1
 8003858:	d006      	beq.n	8003868 <sinf+0x44>
 800385a:	2802      	cmp	r0, #2
 800385c:	d009      	beq.n	8003872 <sinf+0x4e>
 800385e:	b980      	cbnz	r0, 8003882 <sinf+0x5e>
 8003860:	2201      	movs	r2, #1
 8003862:	9901      	ldr	r1, [sp, #4]
 8003864:	9800      	ldr	r0, [sp, #0]
 8003866:	e7e6      	b.n	8003836 <sinf+0x12>
 8003868:	9901      	ldr	r1, [sp, #4]
 800386a:	9800      	ldr	r0, [sp, #0]
 800386c:	f000 fa06 	bl	8003c7c <__kernel_cosf>
 8003870:	e7e9      	b.n	8003846 <sinf+0x22>
 8003872:	2201      	movs	r2, #1
 8003874:	9901      	ldr	r1, [sp, #4]
 8003876:	9800      	ldr	r0, [sp, #0]
 8003878:	f000 fd1e 	bl	80042b8 <__kernel_sinf>
 800387c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8003880:	e7e1      	b.n	8003846 <sinf+0x22>
 8003882:	9901      	ldr	r1, [sp, #4]
 8003884:	9800      	ldr	r0, [sp, #0]
 8003886:	f000 f9f9 	bl	8003c7c <__kernel_cosf>
 800388a:	e7f7      	b.n	800387c <sinf+0x58>
 800388c:	3f490fd8 	.word	0x3f490fd8

08003890 <sqrtf>:
 8003890:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003892:	b08b      	sub	sp, #44	; 0x2c
 8003894:	4604      	mov	r4, r0
 8003896:	f000 f99d 	bl	8003bd4 <__ieee754_sqrtf>
 800389a:	4b20      	ldr	r3, [pc, #128]	; (800391c <sqrtf+0x8c>)
 800389c:	4606      	mov	r6, r0
 800389e:	f993 5000 	ldrsb.w	r5, [r3]
 80038a2:	1c6b      	adds	r3, r5, #1
 80038a4:	d02a      	beq.n	80038fc <sqrtf+0x6c>
 80038a6:	4621      	mov	r1, r4
 80038a8:	4620      	mov	r0, r4
 80038aa:	f7fd fb43 	bl	8000f34 <__aeabi_fcmpun>
 80038ae:	4607      	mov	r7, r0
 80038b0:	bb20      	cbnz	r0, 80038fc <sqrtf+0x6c>
 80038b2:	2100      	movs	r1, #0
 80038b4:	4620      	mov	r0, r4
 80038b6:	f7fd fb15 	bl	8000ee4 <__aeabi_fcmplt>
 80038ba:	b1f8      	cbz	r0, 80038fc <sqrtf+0x6c>
 80038bc:	2301      	movs	r3, #1
 80038be:	9300      	str	r3, [sp, #0]
 80038c0:	4b17      	ldr	r3, [pc, #92]	; (8003920 <sqrtf+0x90>)
 80038c2:	4620      	mov	r0, r4
 80038c4:	9301      	str	r3, [sp, #4]
 80038c6:	9708      	str	r7, [sp, #32]
 80038c8:	f7fc fda6 	bl	8000418 <__aeabi_f2d>
 80038cc:	2200      	movs	r2, #0
 80038ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80038d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80038d6:	2300      	movs	r3, #0
 80038d8:	b99d      	cbnz	r5, 8003902 <sqrtf+0x72>
 80038da:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80038de:	4668      	mov	r0, sp
 80038e0:	f000 fd60 	bl	80043a4 <matherr>
 80038e4:	b1a8      	cbz	r0, 8003912 <sqrtf+0x82>
 80038e6:	9b08      	ldr	r3, [sp, #32]
 80038e8:	b11b      	cbz	r3, 80038f2 <sqrtf+0x62>
 80038ea:	f000 fdfb 	bl	80044e4 <__errno>
 80038ee:	9b08      	ldr	r3, [sp, #32]
 80038f0:	6003      	str	r3, [r0, #0]
 80038f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80038f6:	f7fc fff9 	bl	80008ec <__aeabi_d2f>
 80038fa:	4606      	mov	r6, r0
 80038fc:	4630      	mov	r0, r6
 80038fe:	b00b      	add	sp, #44	; 0x2c
 8003900:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003902:	4610      	mov	r0, r2
 8003904:	4619      	mov	r1, r3
 8003906:	f7fc ff09 	bl	800071c <__aeabi_ddiv>
 800390a:	2d02      	cmp	r5, #2
 800390c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003910:	d1e5      	bne.n	80038de <sqrtf+0x4e>
 8003912:	f000 fde7 	bl	80044e4 <__errno>
 8003916:	2321      	movs	r3, #33	; 0x21
 8003918:	6003      	str	r3, [r0, #0]
 800391a:	e7e4      	b.n	80038e6 <sqrtf+0x56>
 800391c:	20000010 	.word	0x20000010
 8003920:	08004e4c 	.word	0x08004e4c

08003924 <__ieee754_rem_pio2f>:
 8003924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003928:	4a9d      	ldr	r2, [pc, #628]	; (8003ba0 <__ieee754_rem_pio2f+0x27c>)
 800392a:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 800392e:	4295      	cmp	r5, r2
 8003930:	b087      	sub	sp, #28
 8003932:	460c      	mov	r4, r1
 8003934:	4607      	mov	r7, r0
 8003936:	dc04      	bgt.n	8003942 <__ieee754_rem_pio2f+0x1e>
 8003938:	2300      	movs	r3, #0
 800393a:	6020      	str	r0, [r4, #0]
 800393c:	604b      	str	r3, [r1, #4]
 800393e:	2600      	movs	r6, #0
 8003940:	e01a      	b.n	8003978 <__ieee754_rem_pio2f+0x54>
 8003942:	4a98      	ldr	r2, [pc, #608]	; (8003ba4 <__ieee754_rem_pio2f+0x280>)
 8003944:	4295      	cmp	r5, r2
 8003946:	dc4b      	bgt.n	80039e0 <__ieee754_rem_pio2f+0xbc>
 8003948:	2800      	cmp	r0, #0
 800394a:	f025 050f 	bic.w	r5, r5, #15
 800394e:	4996      	ldr	r1, [pc, #600]	; (8003ba8 <__ieee754_rem_pio2f+0x284>)
 8003950:	4e96      	ldr	r6, [pc, #600]	; (8003bac <__ieee754_rem_pio2f+0x288>)
 8003952:	dd23      	ble.n	800399c <__ieee754_rem_pio2f+0x78>
 8003954:	f7fd f81e 	bl	8000994 <__aeabi_fsub>
 8003958:	42b5      	cmp	r5, r6
 800395a:	4607      	mov	r7, r0
 800395c:	d010      	beq.n	8003980 <__ieee754_rem_pio2f+0x5c>
 800395e:	4994      	ldr	r1, [pc, #592]	; (8003bb0 <__ieee754_rem_pio2f+0x28c>)
 8003960:	f7fd f818 	bl	8000994 <__aeabi_fsub>
 8003964:	4601      	mov	r1, r0
 8003966:	6020      	str	r0, [r4, #0]
 8003968:	4638      	mov	r0, r7
 800396a:	f7fd f813 	bl	8000994 <__aeabi_fsub>
 800396e:	4990      	ldr	r1, [pc, #576]	; (8003bb0 <__ieee754_rem_pio2f+0x28c>)
 8003970:	f7fd f810 	bl	8000994 <__aeabi_fsub>
 8003974:	2601      	movs	r6, #1
 8003976:	6060      	str	r0, [r4, #4]
 8003978:	4630      	mov	r0, r6
 800397a:	b007      	add	sp, #28
 800397c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003980:	498c      	ldr	r1, [pc, #560]	; (8003bb4 <__ieee754_rem_pio2f+0x290>)
 8003982:	f7fd f807 	bl	8000994 <__aeabi_fsub>
 8003986:	498c      	ldr	r1, [pc, #560]	; (8003bb8 <__ieee754_rem_pio2f+0x294>)
 8003988:	4605      	mov	r5, r0
 800398a:	f7fd f803 	bl	8000994 <__aeabi_fsub>
 800398e:	4601      	mov	r1, r0
 8003990:	6020      	str	r0, [r4, #0]
 8003992:	4628      	mov	r0, r5
 8003994:	f7fc fffe 	bl	8000994 <__aeabi_fsub>
 8003998:	4987      	ldr	r1, [pc, #540]	; (8003bb8 <__ieee754_rem_pio2f+0x294>)
 800399a:	e7e9      	b.n	8003970 <__ieee754_rem_pio2f+0x4c>
 800399c:	f7fc fffc 	bl	8000998 <__addsf3>
 80039a0:	42b5      	cmp	r5, r6
 80039a2:	4607      	mov	r7, r0
 80039a4:	d00e      	beq.n	80039c4 <__ieee754_rem_pio2f+0xa0>
 80039a6:	4982      	ldr	r1, [pc, #520]	; (8003bb0 <__ieee754_rem_pio2f+0x28c>)
 80039a8:	f7fc fff6 	bl	8000998 <__addsf3>
 80039ac:	4601      	mov	r1, r0
 80039ae:	6020      	str	r0, [r4, #0]
 80039b0:	4638      	mov	r0, r7
 80039b2:	f7fc ffef 	bl	8000994 <__aeabi_fsub>
 80039b6:	497e      	ldr	r1, [pc, #504]	; (8003bb0 <__ieee754_rem_pio2f+0x28c>)
 80039b8:	f7fc ffee 	bl	8000998 <__addsf3>
 80039bc:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 80039c0:	6060      	str	r0, [r4, #4]
 80039c2:	e7d9      	b.n	8003978 <__ieee754_rem_pio2f+0x54>
 80039c4:	497b      	ldr	r1, [pc, #492]	; (8003bb4 <__ieee754_rem_pio2f+0x290>)
 80039c6:	f7fc ffe7 	bl	8000998 <__addsf3>
 80039ca:	497b      	ldr	r1, [pc, #492]	; (8003bb8 <__ieee754_rem_pio2f+0x294>)
 80039cc:	4605      	mov	r5, r0
 80039ce:	f7fc ffe3 	bl	8000998 <__addsf3>
 80039d2:	4601      	mov	r1, r0
 80039d4:	6020      	str	r0, [r4, #0]
 80039d6:	4628      	mov	r0, r5
 80039d8:	f7fc ffdc 	bl	8000994 <__aeabi_fsub>
 80039dc:	4976      	ldr	r1, [pc, #472]	; (8003bb8 <__ieee754_rem_pio2f+0x294>)
 80039de:	e7eb      	b.n	80039b8 <__ieee754_rem_pio2f+0x94>
 80039e0:	4a76      	ldr	r2, [pc, #472]	; (8003bbc <__ieee754_rem_pio2f+0x298>)
 80039e2:	4295      	cmp	r5, r2
 80039e4:	f300 808c 	bgt.w	8003b00 <__ieee754_rem_pio2f+0x1dc>
 80039e8:	f000 fcde 	bl	80043a8 <fabsf>
 80039ec:	4974      	ldr	r1, [pc, #464]	; (8003bc0 <__ieee754_rem_pio2f+0x29c>)
 80039ee:	4680      	mov	r8, r0
 80039f0:	f7fd f8da 	bl	8000ba8 <__aeabi_fmul>
 80039f4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80039f8:	f7fc ffce 	bl	8000998 <__addsf3>
 80039fc:	f7fd fab0 	bl	8000f60 <__aeabi_f2iz>
 8003a00:	4606      	mov	r6, r0
 8003a02:	f7fd f87d 	bl	8000b00 <__aeabi_i2f>
 8003a06:	4968      	ldr	r1, [pc, #416]	; (8003ba8 <__ieee754_rem_pio2f+0x284>)
 8003a08:	4682      	mov	sl, r0
 8003a0a:	f7fd f8cd 	bl	8000ba8 <__aeabi_fmul>
 8003a0e:	4601      	mov	r1, r0
 8003a10:	4640      	mov	r0, r8
 8003a12:	f7fc ffbf 	bl	8000994 <__aeabi_fsub>
 8003a16:	4966      	ldr	r1, [pc, #408]	; (8003bb0 <__ieee754_rem_pio2f+0x28c>)
 8003a18:	4680      	mov	r8, r0
 8003a1a:	4650      	mov	r0, sl
 8003a1c:	f7fd f8c4 	bl	8000ba8 <__aeabi_fmul>
 8003a20:	2e1f      	cmp	r6, #31
 8003a22:	4681      	mov	r9, r0
 8003a24:	dc0c      	bgt.n	8003a40 <__ieee754_rem_pio2f+0x11c>
 8003a26:	4a67      	ldr	r2, [pc, #412]	; (8003bc4 <__ieee754_rem_pio2f+0x2a0>)
 8003a28:	1e71      	subs	r1, r6, #1
 8003a2a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8003a2e:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d004      	beq.n	8003a40 <__ieee754_rem_pio2f+0x11c>
 8003a36:	4649      	mov	r1, r9
 8003a38:	4640      	mov	r0, r8
 8003a3a:	f7fc ffab 	bl	8000994 <__aeabi_fsub>
 8003a3e:	e009      	b.n	8003a54 <__ieee754_rem_pio2f+0x130>
 8003a40:	4649      	mov	r1, r9
 8003a42:	4640      	mov	r0, r8
 8003a44:	f7fc ffa6 	bl	8000994 <__aeabi_fsub>
 8003a48:	15ed      	asrs	r5, r5, #23
 8003a4a:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8003a4e:	1aeb      	subs	r3, r5, r3
 8003a50:	2b08      	cmp	r3, #8
 8003a52:	dc01      	bgt.n	8003a58 <__ieee754_rem_pio2f+0x134>
 8003a54:	6020      	str	r0, [r4, #0]
 8003a56:	e024      	b.n	8003aa2 <__ieee754_rem_pio2f+0x17e>
 8003a58:	4956      	ldr	r1, [pc, #344]	; (8003bb4 <__ieee754_rem_pio2f+0x290>)
 8003a5a:	4650      	mov	r0, sl
 8003a5c:	f7fd f8a4 	bl	8000ba8 <__aeabi_fmul>
 8003a60:	4681      	mov	r9, r0
 8003a62:	4601      	mov	r1, r0
 8003a64:	4640      	mov	r0, r8
 8003a66:	f7fc ff95 	bl	8000994 <__aeabi_fsub>
 8003a6a:	4601      	mov	r1, r0
 8003a6c:	4683      	mov	fp, r0
 8003a6e:	4640      	mov	r0, r8
 8003a70:	f7fc ff90 	bl	8000994 <__aeabi_fsub>
 8003a74:	4649      	mov	r1, r9
 8003a76:	f7fc ff8d 	bl	8000994 <__aeabi_fsub>
 8003a7a:	4680      	mov	r8, r0
 8003a7c:	494e      	ldr	r1, [pc, #312]	; (8003bb8 <__ieee754_rem_pio2f+0x294>)
 8003a7e:	4650      	mov	r0, sl
 8003a80:	f7fd f892 	bl	8000ba8 <__aeabi_fmul>
 8003a84:	4641      	mov	r1, r8
 8003a86:	f7fc ff85 	bl	8000994 <__aeabi_fsub>
 8003a8a:	4601      	mov	r1, r0
 8003a8c:	4681      	mov	r9, r0
 8003a8e:	4658      	mov	r0, fp
 8003a90:	f7fc ff80 	bl	8000994 <__aeabi_fsub>
 8003a94:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8003a98:	1aed      	subs	r5, r5, r3
 8003a9a:	2d19      	cmp	r5, #25
 8003a9c:	dc15      	bgt.n	8003aca <__ieee754_rem_pio2f+0x1a6>
 8003a9e:	46d8      	mov	r8, fp
 8003aa0:	6020      	str	r0, [r4, #0]
 8003aa2:	6825      	ldr	r5, [r4, #0]
 8003aa4:	4640      	mov	r0, r8
 8003aa6:	4629      	mov	r1, r5
 8003aa8:	f7fc ff74 	bl	8000994 <__aeabi_fsub>
 8003aac:	4649      	mov	r1, r9
 8003aae:	f7fc ff71 	bl	8000994 <__aeabi_fsub>
 8003ab2:	2f00      	cmp	r7, #0
 8003ab4:	6060      	str	r0, [r4, #4]
 8003ab6:	f6bf af5f 	bge.w	8003978 <__ieee754_rem_pio2f+0x54>
 8003aba:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 8003abe:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8003ac2:	6025      	str	r5, [r4, #0]
 8003ac4:	6060      	str	r0, [r4, #4]
 8003ac6:	4276      	negs	r6, r6
 8003ac8:	e756      	b.n	8003978 <__ieee754_rem_pio2f+0x54>
 8003aca:	493f      	ldr	r1, [pc, #252]	; (8003bc8 <__ieee754_rem_pio2f+0x2a4>)
 8003acc:	4650      	mov	r0, sl
 8003ace:	f7fd f86b 	bl	8000ba8 <__aeabi_fmul>
 8003ad2:	4605      	mov	r5, r0
 8003ad4:	4601      	mov	r1, r0
 8003ad6:	4658      	mov	r0, fp
 8003ad8:	f7fc ff5c 	bl	8000994 <__aeabi_fsub>
 8003adc:	4601      	mov	r1, r0
 8003ade:	4680      	mov	r8, r0
 8003ae0:	4658      	mov	r0, fp
 8003ae2:	f7fc ff57 	bl	8000994 <__aeabi_fsub>
 8003ae6:	4629      	mov	r1, r5
 8003ae8:	f7fc ff54 	bl	8000994 <__aeabi_fsub>
 8003aec:	4605      	mov	r5, r0
 8003aee:	4937      	ldr	r1, [pc, #220]	; (8003bcc <__ieee754_rem_pio2f+0x2a8>)
 8003af0:	4650      	mov	r0, sl
 8003af2:	f7fd f859 	bl	8000ba8 <__aeabi_fmul>
 8003af6:	4629      	mov	r1, r5
 8003af8:	f7fc ff4c 	bl	8000994 <__aeabi_fsub>
 8003afc:	4681      	mov	r9, r0
 8003afe:	e79a      	b.n	8003a36 <__ieee754_rem_pio2f+0x112>
 8003b00:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8003b04:	db05      	blt.n	8003b12 <__ieee754_rem_pio2f+0x1ee>
 8003b06:	4601      	mov	r1, r0
 8003b08:	f7fc ff44 	bl	8000994 <__aeabi_fsub>
 8003b0c:	6060      	str	r0, [r4, #4]
 8003b0e:	6020      	str	r0, [r4, #0]
 8003b10:	e715      	b.n	800393e <__ieee754_rem_pio2f+0x1a>
 8003b12:	15ee      	asrs	r6, r5, #23
 8003b14:	3e86      	subs	r6, #134	; 0x86
 8003b16:	eba5 55c6 	sub.w	r5, r5, r6, lsl #23
 8003b1a:	4628      	mov	r0, r5
 8003b1c:	f7fd fa20 	bl	8000f60 <__aeabi_f2iz>
 8003b20:	f7fc ffee 	bl	8000b00 <__aeabi_i2f>
 8003b24:	4601      	mov	r1, r0
 8003b26:	9003      	str	r0, [sp, #12]
 8003b28:	4628      	mov	r0, r5
 8003b2a:	f7fc ff33 	bl	8000994 <__aeabi_fsub>
 8003b2e:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8003b32:	f7fd f839 	bl	8000ba8 <__aeabi_fmul>
 8003b36:	4680      	mov	r8, r0
 8003b38:	f7fd fa12 	bl	8000f60 <__aeabi_f2iz>
 8003b3c:	f7fc ffe0 	bl	8000b00 <__aeabi_i2f>
 8003b40:	4601      	mov	r1, r0
 8003b42:	9004      	str	r0, [sp, #16]
 8003b44:	4605      	mov	r5, r0
 8003b46:	4640      	mov	r0, r8
 8003b48:	f7fc ff24 	bl	8000994 <__aeabi_fsub>
 8003b4c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8003b50:	f7fd f82a 	bl	8000ba8 <__aeabi_fmul>
 8003b54:	2100      	movs	r1, #0
 8003b56:	9005      	str	r0, [sp, #20]
 8003b58:	f7fd f9ba 	bl	8000ed0 <__aeabi_fcmpeq>
 8003b5c:	b1e8      	cbz	r0, 8003b9a <__ieee754_rem_pio2f+0x276>
 8003b5e:	2100      	movs	r1, #0
 8003b60:	4628      	mov	r0, r5
 8003b62:	f7fd f9b5 	bl	8000ed0 <__aeabi_fcmpeq>
 8003b66:	2800      	cmp	r0, #0
 8003b68:	bf14      	ite	ne
 8003b6a:	2301      	movne	r3, #1
 8003b6c:	2302      	moveq	r3, #2
 8003b6e:	4a18      	ldr	r2, [pc, #96]	; (8003bd0 <__ieee754_rem_pio2f+0x2ac>)
 8003b70:	4621      	mov	r1, r4
 8003b72:	9201      	str	r2, [sp, #4]
 8003b74:	2202      	movs	r2, #2
 8003b76:	a803      	add	r0, sp, #12
 8003b78:	9200      	str	r2, [sp, #0]
 8003b7a:	4632      	mov	r2, r6
 8003b7c:	f000 f8fe 	bl	8003d7c <__kernel_rem_pio2f>
 8003b80:	2f00      	cmp	r7, #0
 8003b82:	4606      	mov	r6, r0
 8003b84:	f6bf aef8 	bge.w	8003978 <__ieee754_rem_pio2f+0x54>
 8003b88:	6823      	ldr	r3, [r4, #0]
 8003b8a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8003b8e:	6023      	str	r3, [r4, #0]
 8003b90:	6863      	ldr	r3, [r4, #4]
 8003b92:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8003b96:	6063      	str	r3, [r4, #4]
 8003b98:	e795      	b.n	8003ac6 <__ieee754_rem_pio2f+0x1a2>
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e7e7      	b.n	8003b6e <__ieee754_rem_pio2f+0x24a>
 8003b9e:	bf00      	nop
 8003ba0:	3f490fd8 	.word	0x3f490fd8
 8003ba4:	4016cbe3 	.word	0x4016cbe3
 8003ba8:	3fc90f80 	.word	0x3fc90f80
 8003bac:	3fc90fd0 	.word	0x3fc90fd0
 8003bb0:	37354443 	.word	0x37354443
 8003bb4:	37354400 	.word	0x37354400
 8003bb8:	2e85a308 	.word	0x2e85a308
 8003bbc:	43490f80 	.word	0x43490f80
 8003bc0:	3f22f984 	.word	0x3f22f984
 8003bc4:	08004e54 	.word	0x08004e54
 8003bc8:	2e85a300 	.word	0x2e85a300
 8003bcc:	248d3132 	.word	0x248d3132
 8003bd0:	08004ed4 	.word	0x08004ed4

08003bd4 <__ieee754_sqrtf>:
 8003bd4:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8003bd8:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8003bdc:	b570      	push	{r4, r5, r6, lr}
 8003bde:	4603      	mov	r3, r0
 8003be0:	4604      	mov	r4, r0
 8003be2:	d309      	bcc.n	8003bf8 <__ieee754_sqrtf+0x24>
 8003be4:	4601      	mov	r1, r0
 8003be6:	f7fc ffdf 	bl	8000ba8 <__aeabi_fmul>
 8003bea:	4601      	mov	r1, r0
 8003bec:	4620      	mov	r0, r4
 8003bee:	f7fc fed3 	bl	8000998 <__addsf3>
 8003bf2:	4604      	mov	r4, r0
 8003bf4:	4620      	mov	r0, r4
 8003bf6:	bd70      	pop	{r4, r5, r6, pc}
 8003bf8:	2a00      	cmp	r2, #0
 8003bfa:	d0fb      	beq.n	8003bf4 <__ieee754_sqrtf+0x20>
 8003bfc:	2800      	cmp	r0, #0
 8003bfe:	da06      	bge.n	8003c0e <__ieee754_sqrtf+0x3a>
 8003c00:	4601      	mov	r1, r0
 8003c02:	f7fc fec7 	bl	8000994 <__aeabi_fsub>
 8003c06:	4601      	mov	r1, r0
 8003c08:	f7fd f882 	bl	8000d10 <__aeabi_fdiv>
 8003c0c:	e7f1      	b.n	8003bf2 <__ieee754_sqrtf+0x1e>
 8003c0e:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8003c12:	ea4f 54e0 	mov.w	r4, r0, asr #23
 8003c16:	d32e      	bcc.n	8003c76 <__ieee754_sqrtf+0xa2>
 8003c18:	3c7f      	subs	r4, #127	; 0x7f
 8003c1a:	07e2      	lsls	r2, r4, #31
 8003c1c:	f04f 0200 	mov.w	r2, #0
 8003c20:	ea4f 0164 	mov.w	r1, r4, asr #1
 8003c24:	4616      	mov	r6, r2
 8003c26:	f04f 0419 	mov.w	r4, #25
 8003c2a:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8003c2e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8003c32:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003c36:	bf48      	it	mi
 8003c38:	005b      	lslmi	r3, r3, #1
 8003c3a:	005b      	lsls	r3, r3, #1
 8003c3c:	1835      	adds	r5, r6, r0
 8003c3e:	429d      	cmp	r5, r3
 8003c40:	bfde      	ittt	le
 8003c42:	182e      	addle	r6, r5, r0
 8003c44:	1b5b      	suble	r3, r3, r5
 8003c46:	1812      	addle	r2, r2, r0
 8003c48:	3c01      	subs	r4, #1
 8003c4a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003c4e:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8003c52:	d1f3      	bne.n	8003c3c <__ieee754_sqrtf+0x68>
 8003c54:	b113      	cbz	r3, 8003c5c <__ieee754_sqrtf+0x88>
 8003c56:	3201      	adds	r2, #1
 8003c58:	f022 0201 	bic.w	r2, r2, #1
 8003c5c:	1054      	asrs	r4, r2, #1
 8003c5e:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 8003c62:	eb04 54c1 	add.w	r4, r4, r1, lsl #23
 8003c66:	e7c5      	b.n	8003bf4 <__ieee754_sqrtf+0x20>
 8003c68:	005b      	lsls	r3, r3, #1
 8003c6a:	3201      	adds	r2, #1
 8003c6c:	0219      	lsls	r1, r3, #8
 8003c6e:	d5fb      	bpl.n	8003c68 <__ieee754_sqrtf+0x94>
 8003c70:	3a01      	subs	r2, #1
 8003c72:	1aa4      	subs	r4, r4, r2
 8003c74:	e7d0      	b.n	8003c18 <__ieee754_sqrtf+0x44>
 8003c76:	2200      	movs	r2, #0
 8003c78:	e7f8      	b.n	8003c6c <__ieee754_sqrtf+0x98>
	...

08003c7c <__kernel_cosf>:
 8003c7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c80:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 8003c84:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8003c88:	4606      	mov	r6, r0
 8003c8a:	4688      	mov	r8, r1
 8003c8c:	da03      	bge.n	8003c96 <__kernel_cosf+0x1a>
 8003c8e:	f7fd f967 	bl	8000f60 <__aeabi_f2iz>
 8003c92:	2800      	cmp	r0, #0
 8003c94:	d05c      	beq.n	8003d50 <__kernel_cosf+0xd4>
 8003c96:	4631      	mov	r1, r6
 8003c98:	4630      	mov	r0, r6
 8003c9a:	f7fc ff85 	bl	8000ba8 <__aeabi_fmul>
 8003c9e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8003ca2:	4605      	mov	r5, r0
 8003ca4:	f7fc ff80 	bl	8000ba8 <__aeabi_fmul>
 8003ca8:	492b      	ldr	r1, [pc, #172]	; (8003d58 <__kernel_cosf+0xdc>)
 8003caa:	4607      	mov	r7, r0
 8003cac:	4628      	mov	r0, r5
 8003cae:	f7fc ff7b 	bl	8000ba8 <__aeabi_fmul>
 8003cb2:	492a      	ldr	r1, [pc, #168]	; (8003d5c <__kernel_cosf+0xe0>)
 8003cb4:	f7fc fe70 	bl	8000998 <__addsf3>
 8003cb8:	4629      	mov	r1, r5
 8003cba:	f7fc ff75 	bl	8000ba8 <__aeabi_fmul>
 8003cbe:	4928      	ldr	r1, [pc, #160]	; (8003d60 <__kernel_cosf+0xe4>)
 8003cc0:	f7fc fe68 	bl	8000994 <__aeabi_fsub>
 8003cc4:	4629      	mov	r1, r5
 8003cc6:	f7fc ff6f 	bl	8000ba8 <__aeabi_fmul>
 8003cca:	4926      	ldr	r1, [pc, #152]	; (8003d64 <__kernel_cosf+0xe8>)
 8003ccc:	f7fc fe64 	bl	8000998 <__addsf3>
 8003cd0:	4629      	mov	r1, r5
 8003cd2:	f7fc ff69 	bl	8000ba8 <__aeabi_fmul>
 8003cd6:	4924      	ldr	r1, [pc, #144]	; (8003d68 <__kernel_cosf+0xec>)
 8003cd8:	f7fc fe5c 	bl	8000994 <__aeabi_fsub>
 8003cdc:	4629      	mov	r1, r5
 8003cde:	f7fc ff63 	bl	8000ba8 <__aeabi_fmul>
 8003ce2:	4922      	ldr	r1, [pc, #136]	; (8003d6c <__kernel_cosf+0xf0>)
 8003ce4:	f7fc fe58 	bl	8000998 <__addsf3>
 8003ce8:	4629      	mov	r1, r5
 8003cea:	f7fc ff5d 	bl	8000ba8 <__aeabi_fmul>
 8003cee:	4629      	mov	r1, r5
 8003cf0:	f7fc ff5a 	bl	8000ba8 <__aeabi_fmul>
 8003cf4:	4641      	mov	r1, r8
 8003cf6:	4605      	mov	r5, r0
 8003cf8:	4630      	mov	r0, r6
 8003cfa:	f7fc ff55 	bl	8000ba8 <__aeabi_fmul>
 8003cfe:	4601      	mov	r1, r0
 8003d00:	4628      	mov	r0, r5
 8003d02:	f7fc fe47 	bl	8000994 <__aeabi_fsub>
 8003d06:	4b1a      	ldr	r3, [pc, #104]	; (8003d70 <__kernel_cosf+0xf4>)
 8003d08:	4605      	mov	r5, r0
 8003d0a:	429c      	cmp	r4, r3
 8003d0c:	dc0a      	bgt.n	8003d24 <__kernel_cosf+0xa8>
 8003d0e:	4601      	mov	r1, r0
 8003d10:	4638      	mov	r0, r7
 8003d12:	f7fc fe3f 	bl	8000994 <__aeabi_fsub>
 8003d16:	4601      	mov	r1, r0
 8003d18:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003d1c:	f7fc fe3a 	bl	8000994 <__aeabi_fsub>
 8003d20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d24:	4b13      	ldr	r3, [pc, #76]	; (8003d74 <__kernel_cosf+0xf8>)
 8003d26:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003d2a:	429c      	cmp	r4, r3
 8003d2c:	bfcc      	ite	gt
 8003d2e:	4c12      	ldrgt	r4, [pc, #72]	; (8003d78 <__kernel_cosf+0xfc>)
 8003d30:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 8003d34:	4621      	mov	r1, r4
 8003d36:	f7fc fe2d 	bl	8000994 <__aeabi_fsub>
 8003d3a:	4621      	mov	r1, r4
 8003d3c:	4606      	mov	r6, r0
 8003d3e:	4638      	mov	r0, r7
 8003d40:	f7fc fe28 	bl	8000994 <__aeabi_fsub>
 8003d44:	4629      	mov	r1, r5
 8003d46:	f7fc fe25 	bl	8000994 <__aeabi_fsub>
 8003d4a:	4601      	mov	r1, r0
 8003d4c:	4630      	mov	r0, r6
 8003d4e:	e7e5      	b.n	8003d1c <__kernel_cosf+0xa0>
 8003d50:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003d54:	e7e4      	b.n	8003d20 <__kernel_cosf+0xa4>
 8003d56:	bf00      	nop
 8003d58:	ad47d74e 	.word	0xad47d74e
 8003d5c:	310f74f6 	.word	0x310f74f6
 8003d60:	3493f27c 	.word	0x3493f27c
 8003d64:	37d00d01 	.word	0x37d00d01
 8003d68:	3ab60b61 	.word	0x3ab60b61
 8003d6c:	3d2aaaab 	.word	0x3d2aaaab
 8003d70:	3e999999 	.word	0x3e999999
 8003d74:	3f480000 	.word	0x3f480000
 8003d78:	3e900000 	.word	0x3e900000

08003d7c <__kernel_rem_pio2f>:
 8003d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d80:	b0d9      	sub	sp, #356	; 0x164
 8003d82:	9304      	str	r3, [sp, #16]
 8003d84:	9101      	str	r1, [sp, #4]
 8003d86:	4bc3      	ldr	r3, [pc, #780]	; (8004094 <__kernel_rem_pio2f+0x318>)
 8003d88:	9962      	ldr	r1, [sp, #392]	; 0x188
 8003d8a:	1ed4      	subs	r4, r2, #3
 8003d8c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003d90:	2500      	movs	r5, #0
 8003d92:	9302      	str	r3, [sp, #8]
 8003d94:	9b04      	ldr	r3, [sp, #16]
 8003d96:	f04f 0a00 	mov.w	sl, #0
 8003d9a:	3b01      	subs	r3, #1
 8003d9c:	9303      	str	r3, [sp, #12]
 8003d9e:	2308      	movs	r3, #8
 8003da0:	fb94 f4f3 	sdiv	r4, r4, r3
 8003da4:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8003da8:	1c66      	adds	r6, r4, #1
 8003daa:	eba2 06c6 	sub.w	r6, r2, r6, lsl #3
 8003dae:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8003db2:	eb03 0802 	add.w	r8, r3, r2
 8003db6:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 8003db8:	1aa7      	subs	r7, r4, r2
 8003dba:	9005      	str	r0, [sp, #20]
 8003dbc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8003dc0:	f10d 0b70 	add.w	fp, sp, #112	; 0x70
 8003dc4:	4545      	cmp	r5, r8
 8003dc6:	dd7f      	ble.n	8003ec8 <__kernel_rem_pio2f+0x14c>
 8003dc8:	f04f 0800 	mov.w	r8, #0
 8003dcc:	f04f 0a00 	mov.w	sl, #0
 8003dd0:	f06f 0b03 	mvn.w	fp, #3
 8003dd4:	9b04      	ldr	r3, [sp, #16]
 8003dd6:	aa1c      	add	r2, sp, #112	; 0x70
 8003dd8:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8003ddc:	ab44      	add	r3, sp, #272	; 0x110
 8003dde:	9a02      	ldr	r2, [sp, #8]
 8003de0:	4590      	cmp	r8, r2
 8003de2:	f340 8097 	ble.w	8003f14 <__kernel_rem_pio2f+0x198>
 8003de6:	4613      	mov	r3, r2
 8003de8:	aa08      	add	r2, sp, #32
 8003dea:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003dee:	9307      	str	r3, [sp, #28]
 8003df0:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 8003df2:	9f02      	ldr	r7, [sp, #8]
 8003df4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003df8:	9306      	str	r3, [sp, #24]
 8003dfa:	46ba      	mov	sl, r7
 8003dfc:	f04f 4887 	mov.w	r8, #1132462080	; 0x43800000
 8003e00:	ab58      	add	r3, sp, #352	; 0x160
 8003e02:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 8003e06:	f853 4c50 	ldr.w	r4, [r3, #-80]
 8003e0a:	ad07      	add	r5, sp, #28
 8003e0c:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 8003e10:	f1ba 0f00 	cmp.w	sl, #0
 8003e14:	f300 8081 	bgt.w	8003f1a <__kernel_rem_pio2f+0x19e>
 8003e18:	4631      	mov	r1, r6
 8003e1a:	4620      	mov	r0, r4
 8003e1c:	f000 fb08 	bl	8004430 <scalbnf>
 8003e20:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 8003e24:	4604      	mov	r4, r0
 8003e26:	f7fc febf 	bl	8000ba8 <__aeabi_fmul>
 8003e2a:	f000 fac1 	bl	80043b0 <floorf>
 8003e2e:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8003e32:	f7fc feb9 	bl	8000ba8 <__aeabi_fmul>
 8003e36:	4601      	mov	r1, r0
 8003e38:	4620      	mov	r0, r4
 8003e3a:	f7fc fdab 	bl	8000994 <__aeabi_fsub>
 8003e3e:	4604      	mov	r4, r0
 8003e40:	f7fd f88e 	bl	8000f60 <__aeabi_f2iz>
 8003e44:	4681      	mov	r9, r0
 8003e46:	f7fc fe5b 	bl	8000b00 <__aeabi_i2f>
 8003e4a:	4601      	mov	r1, r0
 8003e4c:	4620      	mov	r0, r4
 8003e4e:	f7fc fda1 	bl	8000994 <__aeabi_fsub>
 8003e52:	2e00      	cmp	r6, #0
 8003e54:	4604      	mov	r4, r0
 8003e56:	dd7e      	ble.n	8003f56 <__kernel_rem_pio2f+0x1da>
 8003e58:	1e7b      	subs	r3, r7, #1
 8003e5a:	aa08      	add	r2, sp, #32
 8003e5c:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 8003e60:	f1c6 0208 	rsb	r2, r6, #8
 8003e64:	fa45 f002 	asr.w	r0, r5, r2
 8003e68:	4481      	add	r9, r0
 8003e6a:	4090      	lsls	r0, r2
 8003e6c:	1a2d      	subs	r5, r5, r0
 8003e6e:	aa08      	add	r2, sp, #32
 8003e70:	f1c6 0007 	rsb	r0, r6, #7
 8003e74:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
 8003e78:	4105      	asrs	r5, r0
 8003e7a:	2d00      	cmp	r5, #0
 8003e7c:	dd79      	ble.n	8003f72 <__kernel_rem_pio2f+0x1f6>
 8003e7e:	2200      	movs	r2, #0
 8003e80:	4690      	mov	r8, r2
 8003e82:	f109 0901 	add.w	r9, r9, #1
 8003e86:	4297      	cmp	r7, r2
 8003e88:	f300 80ae 	bgt.w	8003fe8 <__kernel_rem_pio2f+0x26c>
 8003e8c:	2e00      	cmp	r6, #0
 8003e8e:	dd05      	ble.n	8003e9c <__kernel_rem_pio2f+0x120>
 8003e90:	2e01      	cmp	r6, #1
 8003e92:	f000 80c0 	beq.w	8004016 <__kernel_rem_pio2f+0x29a>
 8003e96:	2e02      	cmp	r6, #2
 8003e98:	f000 80c7 	beq.w	800402a <__kernel_rem_pio2f+0x2ae>
 8003e9c:	2d02      	cmp	r5, #2
 8003e9e:	d168      	bne.n	8003f72 <__kernel_rem_pio2f+0x1f6>
 8003ea0:	4621      	mov	r1, r4
 8003ea2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003ea6:	f7fc fd75 	bl	8000994 <__aeabi_fsub>
 8003eaa:	4604      	mov	r4, r0
 8003eac:	f1b8 0f00 	cmp.w	r8, #0
 8003eb0:	d05f      	beq.n	8003f72 <__kernel_rem_pio2f+0x1f6>
 8003eb2:	4631      	mov	r1, r6
 8003eb4:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003eb8:	f000 faba 	bl	8004430 <scalbnf>
 8003ebc:	4601      	mov	r1, r0
 8003ebe:	4620      	mov	r0, r4
 8003ec0:	f7fc fd68 	bl	8000994 <__aeabi_fsub>
 8003ec4:	4604      	mov	r4, r0
 8003ec6:	e054      	b.n	8003f72 <__kernel_rem_pio2f+0x1f6>
 8003ec8:	42ef      	cmn	r7, r5
 8003eca:	d407      	bmi.n	8003edc <__kernel_rem_pio2f+0x160>
 8003ecc:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8003ed0:	f7fc fe16 	bl	8000b00 <__aeabi_i2f>
 8003ed4:	f84b 0025 	str.w	r0, [fp, r5, lsl #2]
 8003ed8:	3501      	adds	r5, #1
 8003eda:	e773      	b.n	8003dc4 <__kernel_rem_pio2f+0x48>
 8003edc:	4650      	mov	r0, sl
 8003ede:	e7f9      	b.n	8003ed4 <__kernel_rem_pio2f+0x158>
 8003ee0:	fb0b 5207 	mla	r2, fp, r7, r5
 8003ee4:	9306      	str	r3, [sp, #24]
 8003ee6:	9b05      	ldr	r3, [sp, #20]
 8003ee8:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8003eec:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
 8003ef0:	f7fc fe5a 	bl	8000ba8 <__aeabi_fmul>
 8003ef4:	4601      	mov	r1, r0
 8003ef6:	4648      	mov	r0, r9
 8003ef8:	f7fc fd4e 	bl	8000998 <__addsf3>
 8003efc:	4681      	mov	r9, r0
 8003efe:	9b06      	ldr	r3, [sp, #24]
 8003f00:	3701      	adds	r7, #1
 8003f02:	9a03      	ldr	r2, [sp, #12]
 8003f04:	4297      	cmp	r7, r2
 8003f06:	ddeb      	ble.n	8003ee0 <__kernel_rem_pio2f+0x164>
 8003f08:	f843 9028 	str.w	r9, [r3, r8, lsl #2]
 8003f0c:	3504      	adds	r5, #4
 8003f0e:	f108 0801 	add.w	r8, r8, #1
 8003f12:	e764      	b.n	8003dde <__kernel_rem_pio2f+0x62>
 8003f14:	46d1      	mov	r9, sl
 8003f16:	2700      	movs	r7, #0
 8003f18:	e7f3      	b.n	8003f02 <__kernel_rem_pio2f+0x186>
 8003f1a:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8003f1e:	4620      	mov	r0, r4
 8003f20:	f7fc fe42 	bl	8000ba8 <__aeabi_fmul>
 8003f24:	f7fd f81c 	bl	8000f60 <__aeabi_f2iz>
 8003f28:	f7fc fdea 	bl	8000b00 <__aeabi_i2f>
 8003f2c:	4641      	mov	r1, r8
 8003f2e:	4683      	mov	fp, r0
 8003f30:	f7fc fe3a 	bl	8000ba8 <__aeabi_fmul>
 8003f34:	4601      	mov	r1, r0
 8003f36:	4620      	mov	r0, r4
 8003f38:	f7fc fd2c 	bl	8000994 <__aeabi_fsub>
 8003f3c:	f7fd f810 	bl	8000f60 <__aeabi_f2iz>
 8003f40:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8003f44:	f845 0f04 	str.w	r0, [r5, #4]!
 8003f48:	f859 102a 	ldr.w	r1, [r9, sl, lsl #2]
 8003f4c:	4658      	mov	r0, fp
 8003f4e:	f7fc fd23 	bl	8000998 <__addsf3>
 8003f52:	4604      	mov	r4, r0
 8003f54:	e75c      	b.n	8003e10 <__kernel_rem_pio2f+0x94>
 8003f56:	d105      	bne.n	8003f64 <__kernel_rem_pio2f+0x1e8>
 8003f58:	1e7b      	subs	r3, r7, #1
 8003f5a:	aa08      	add	r2, sp, #32
 8003f5c:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 8003f60:	122d      	asrs	r5, r5, #8
 8003f62:	e78a      	b.n	8003e7a <__kernel_rem_pio2f+0xfe>
 8003f64:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8003f68:	f7fc ffd0 	bl	8000f0c <__aeabi_fcmpge>
 8003f6c:	2800      	cmp	r0, #0
 8003f6e:	d139      	bne.n	8003fe4 <__kernel_rem_pio2f+0x268>
 8003f70:	4605      	mov	r5, r0
 8003f72:	2100      	movs	r1, #0
 8003f74:	4620      	mov	r0, r4
 8003f76:	f7fc ffab 	bl	8000ed0 <__aeabi_fcmpeq>
 8003f7a:	2800      	cmp	r0, #0
 8003f7c:	f000 80a0 	beq.w	80040c0 <__kernel_rem_pio2f+0x344>
 8003f80:	1e7c      	subs	r4, r7, #1
 8003f82:	4623      	mov	r3, r4
 8003f84:	2200      	movs	r2, #0
 8003f86:	9902      	ldr	r1, [sp, #8]
 8003f88:	428b      	cmp	r3, r1
 8003f8a:	da55      	bge.n	8004038 <__kernel_rem_pio2f+0x2bc>
 8003f8c:	2a00      	cmp	r2, #0
 8003f8e:	d07e      	beq.n	800408e <__kernel_rem_pio2f+0x312>
 8003f90:	ab08      	add	r3, sp, #32
 8003f92:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8003f96:	3e08      	subs	r6, #8
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	f000 808f 	beq.w	80040bc <__kernel_rem_pio2f+0x340>
 8003f9e:	4631      	mov	r1, r6
 8003fa0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003fa4:	f000 fa44 	bl	8004430 <scalbnf>
 8003fa8:	46a0      	mov	r8, r4
 8003faa:	4682      	mov	sl, r0
 8003fac:	f04f 566e 	mov.w	r6, #998244352	; 0x3b800000
 8003fb0:	af44      	add	r7, sp, #272	; 0x110
 8003fb2:	f1b8 0f00 	cmp.w	r8, #0
 8003fb6:	f280 80b5 	bge.w	8004124 <__kernel_rem_pio2f+0x3a8>
 8003fba:	f04f 0a00 	mov.w	sl, #0
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	00a6      	lsls	r6, r4, #2
 8003fc2:	4a35      	ldr	r2, [pc, #212]	; (8004098 <__kernel_rem_pio2f+0x31c>)
 8003fc4:	4437      	add	r7, r6
 8003fc6:	eba4 010a 	sub.w	r1, r4, sl
 8003fca:	2900      	cmp	r1, #0
 8003fcc:	f280 80db 	bge.w	8004186 <__kernel_rem_pio2f+0x40a>
 8003fd0:	9b62      	ldr	r3, [sp, #392]	; 0x188
 8003fd2:	2b03      	cmp	r3, #3
 8003fd4:	f200 80ff 	bhi.w	80041d6 <__kernel_rem_pio2f+0x45a>
 8003fd8:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003fdc:	01200102 	.word	0x01200102
 8003fe0:	00d90120 	.word	0x00d90120
 8003fe4:	2502      	movs	r5, #2
 8003fe6:	e74a      	b.n	8003e7e <__kernel_rem_pio2f+0x102>
 8003fe8:	ab08      	add	r3, sp, #32
 8003fea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fee:	f1b8 0f00 	cmp.w	r8, #0
 8003ff2:	d109      	bne.n	8004008 <__kernel_rem_pio2f+0x28c>
 8003ff4:	b12b      	cbz	r3, 8004002 <__kernel_rem_pio2f+0x286>
 8003ff6:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8003ffa:	a908      	add	r1, sp, #32
 8003ffc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004000:	2301      	movs	r3, #1
 8004002:	3201      	adds	r2, #1
 8004004:	4698      	mov	r8, r3
 8004006:	e73e      	b.n	8003e86 <__kernel_rem_pio2f+0x10a>
 8004008:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800400c:	a908      	add	r1, sp, #32
 800400e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004012:	4643      	mov	r3, r8
 8004014:	e7f5      	b.n	8004002 <__kernel_rem_pio2f+0x286>
 8004016:	1e7a      	subs	r2, r7, #1
 8004018:	ab08      	add	r3, sp, #32
 800401a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800401e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004022:	a908      	add	r1, sp, #32
 8004024:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004028:	e738      	b.n	8003e9c <__kernel_rem_pio2f+0x120>
 800402a:	1e7a      	subs	r2, r7, #1
 800402c:	ab08      	add	r3, sp, #32
 800402e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004032:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004036:	e7f4      	b.n	8004022 <__kernel_rem_pio2f+0x2a6>
 8004038:	a908      	add	r1, sp, #32
 800403a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800403e:	3b01      	subs	r3, #1
 8004040:	430a      	orrs	r2, r1
 8004042:	e7a0      	b.n	8003f86 <__kernel_rem_pio2f+0x20a>
 8004044:	3301      	adds	r3, #1
 8004046:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800404a:	2900      	cmp	r1, #0
 800404c:	d0fa      	beq.n	8004044 <__kernel_rem_pio2f+0x2c8>
 800404e:	f06f 0803 	mvn.w	r8, #3
 8004052:	9a04      	ldr	r2, [sp, #16]
 8004054:	1c7d      	adds	r5, r7, #1
 8004056:	18bc      	adds	r4, r7, r2
 8004058:	aa1c      	add	r2, sp, #112	; 0x70
 800405a:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800405e:	441f      	add	r7, r3
 8004060:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 8004064:	42af      	cmp	r7, r5
 8004066:	f6ff aec8 	blt.w	8003dfa <__kernel_rem_pio2f+0x7e>
 800406a:	9b06      	ldr	r3, [sp, #24]
 800406c:	f04f 0a00 	mov.w	sl, #0
 8004070:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004074:	f7fc fd44 	bl	8000b00 <__aeabi_i2f>
 8004078:	f04f 0b00 	mov.w	fp, #0
 800407c:	6020      	str	r0, [r4, #0]
 800407e:	9b03      	ldr	r3, [sp, #12]
 8004080:	459a      	cmp	sl, r3
 8004082:	dd0b      	ble.n	800409c <__kernel_rem_pio2f+0x320>
 8004084:	f849 b025 	str.w	fp, [r9, r5, lsl #2]
 8004088:	3404      	adds	r4, #4
 800408a:	3501      	adds	r5, #1
 800408c:	e7ea      	b.n	8004064 <__kernel_rem_pio2f+0x2e8>
 800408e:	9a07      	ldr	r2, [sp, #28]
 8004090:	2301      	movs	r3, #1
 8004092:	e7d8      	b.n	8004046 <__kernel_rem_pio2f+0x2ca>
 8004094:	08005218 	.word	0x08005218
 8004098:	080051ec 	.word	0x080051ec
 800409c:	fb08 f30a 	mul.w	r3, r8, sl
 80040a0:	9a05      	ldr	r2, [sp, #20]
 80040a2:	58e0      	ldr	r0, [r4, r3]
 80040a4:	f852 102a 	ldr.w	r1, [r2, sl, lsl #2]
 80040a8:	f7fc fd7e 	bl	8000ba8 <__aeabi_fmul>
 80040ac:	4601      	mov	r1, r0
 80040ae:	4658      	mov	r0, fp
 80040b0:	f7fc fc72 	bl	8000998 <__addsf3>
 80040b4:	f10a 0a01 	add.w	sl, sl, #1
 80040b8:	4683      	mov	fp, r0
 80040ba:	e7e0      	b.n	800407e <__kernel_rem_pio2f+0x302>
 80040bc:	3c01      	subs	r4, #1
 80040be:	e767      	b.n	8003f90 <__kernel_rem_pio2f+0x214>
 80040c0:	4271      	negs	r1, r6
 80040c2:	4620      	mov	r0, r4
 80040c4:	f000 f9b4 	bl	8004430 <scalbnf>
 80040c8:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80040cc:	4604      	mov	r4, r0
 80040ce:	f7fc ff1d 	bl	8000f0c <__aeabi_fcmpge>
 80040d2:	b1f8      	cbz	r0, 8004114 <__kernel_rem_pio2f+0x398>
 80040d4:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 80040d8:	4620      	mov	r0, r4
 80040da:	f7fc fd65 	bl	8000ba8 <__aeabi_fmul>
 80040de:	f7fc ff3f 	bl	8000f60 <__aeabi_f2iz>
 80040e2:	f7fc fd0d 	bl	8000b00 <__aeabi_i2f>
 80040e6:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80040ea:	4680      	mov	r8, r0
 80040ec:	f7fc fd5c 	bl	8000ba8 <__aeabi_fmul>
 80040f0:	4601      	mov	r1, r0
 80040f2:	4620      	mov	r0, r4
 80040f4:	f7fc fc4e 	bl	8000994 <__aeabi_fsub>
 80040f8:	f7fc ff32 	bl	8000f60 <__aeabi_f2iz>
 80040fc:	ab08      	add	r3, sp, #32
 80040fe:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8004102:	4640      	mov	r0, r8
 8004104:	f7fc ff2c 	bl	8000f60 <__aeabi_f2iz>
 8004108:	1c7c      	adds	r4, r7, #1
 800410a:	ab08      	add	r3, sp, #32
 800410c:	3608      	adds	r6, #8
 800410e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8004112:	e744      	b.n	8003f9e <__kernel_rem_pio2f+0x222>
 8004114:	4620      	mov	r0, r4
 8004116:	f7fc ff23 	bl	8000f60 <__aeabi_f2iz>
 800411a:	ab08      	add	r3, sp, #32
 800411c:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8004120:	463c      	mov	r4, r7
 8004122:	e73c      	b.n	8003f9e <__kernel_rem_pio2f+0x222>
 8004124:	ab08      	add	r3, sp, #32
 8004126:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800412a:	f7fc fce9 	bl	8000b00 <__aeabi_i2f>
 800412e:	4651      	mov	r1, sl
 8004130:	f7fc fd3a 	bl	8000ba8 <__aeabi_fmul>
 8004134:	4631      	mov	r1, r6
 8004136:	f847 0028 	str.w	r0, [r7, r8, lsl #2]
 800413a:	4650      	mov	r0, sl
 800413c:	f7fc fd34 	bl	8000ba8 <__aeabi_fmul>
 8004140:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8004144:	4682      	mov	sl, r0
 8004146:	e734      	b.n	8003fb2 <__kernel_rem_pio2f+0x236>
 8004148:	f852 0028 	ldr.w	r0, [r2, r8, lsl #2]
 800414c:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 8004150:	9304      	str	r3, [sp, #16]
 8004152:	9203      	str	r2, [sp, #12]
 8004154:	f7fc fd28 	bl	8000ba8 <__aeabi_fmul>
 8004158:	4601      	mov	r1, r0
 800415a:	4658      	mov	r0, fp
 800415c:	f7fc fc1c 	bl	8000998 <__addsf3>
 8004160:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 8004164:	4683      	mov	fp, r0
 8004166:	f108 0801 	add.w	r8, r8, #1
 800416a:	9902      	ldr	r1, [sp, #8]
 800416c:	4588      	cmp	r8, r1
 800416e:	dc01      	bgt.n	8004174 <__kernel_rem_pio2f+0x3f8>
 8004170:	45c2      	cmp	sl, r8
 8004172:	dae9      	bge.n	8004148 <__kernel_rem_pio2f+0x3cc>
 8004174:	a958      	add	r1, sp, #352	; 0x160
 8004176:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800417a:	f841 bca0 	str.w	fp, [r1, #-160]
 800417e:	f10a 0a01 	add.w	sl, sl, #1
 8004182:	3f04      	subs	r7, #4
 8004184:	e71f      	b.n	8003fc6 <__kernel_rem_pio2f+0x24a>
 8004186:	469b      	mov	fp, r3
 8004188:	f04f 0800 	mov.w	r8, #0
 800418c:	e7ed      	b.n	800416a <__kernel_rem_pio2f+0x3ee>
 800418e:	f10d 0ac0 	add.w	sl, sp, #192	; 0xc0
 8004192:	4456      	add	r6, sl
 8004194:	4637      	mov	r7, r6
 8004196:	46a0      	mov	r8, r4
 8004198:	f1b8 0f00 	cmp.w	r8, #0
 800419c:	dc4a      	bgt.n	8004234 <__kernel_rem_pio2f+0x4b8>
 800419e:	4627      	mov	r7, r4
 80041a0:	2f01      	cmp	r7, #1
 80041a2:	dc60      	bgt.n	8004266 <__kernel_rem_pio2f+0x4ea>
 80041a4:	2000      	movs	r0, #0
 80041a6:	2c01      	cmp	r4, #1
 80041a8:	dc74      	bgt.n	8004294 <__kernel_rem_pio2f+0x518>
 80041aa:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 80041ac:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 80041ae:	2d00      	cmp	r5, #0
 80041b0:	d176      	bne.n	80042a0 <__kernel_rem_pio2f+0x524>
 80041b2:	9901      	ldr	r1, [sp, #4]
 80041b4:	600a      	str	r2, [r1, #0]
 80041b6:	460a      	mov	r2, r1
 80041b8:	604b      	str	r3, [r1, #4]
 80041ba:	6090      	str	r0, [r2, #8]
 80041bc:	e00b      	b.n	80041d6 <__kernel_rem_pio2f+0x45a>
 80041be:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
 80041c2:	f7fc fbe9 	bl	8000998 <__addsf3>
 80041c6:	3c01      	subs	r4, #1
 80041c8:	2c00      	cmp	r4, #0
 80041ca:	daf8      	bge.n	80041be <__kernel_rem_pio2f+0x442>
 80041cc:	b10d      	cbz	r5, 80041d2 <__kernel_rem_pio2f+0x456>
 80041ce:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80041d2:	9b01      	ldr	r3, [sp, #4]
 80041d4:	6018      	str	r0, [r3, #0]
 80041d6:	f009 0007 	and.w	r0, r9, #7
 80041da:	b059      	add	sp, #356	; 0x164
 80041dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041e0:	2000      	movs	r0, #0
 80041e2:	ae30      	add	r6, sp, #192	; 0xc0
 80041e4:	e7f0      	b.n	80041c8 <__kernel_rem_pio2f+0x44c>
 80041e6:	f857 1026 	ldr.w	r1, [r7, r6, lsl #2]
 80041ea:	f7fc fbd5 	bl	8000998 <__addsf3>
 80041ee:	3e01      	subs	r6, #1
 80041f0:	2e00      	cmp	r6, #0
 80041f2:	daf8      	bge.n	80041e6 <__kernel_rem_pio2f+0x46a>
 80041f4:	b1b5      	cbz	r5, 8004224 <__kernel_rem_pio2f+0x4a8>
 80041f6:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 80041fa:	9a01      	ldr	r2, [sp, #4]
 80041fc:	af58      	add	r7, sp, #352	; 0x160
 80041fe:	4601      	mov	r1, r0
 8004200:	6013      	str	r3, [r2, #0]
 8004202:	f857 0da0 	ldr.w	r0, [r7, #-160]!
 8004206:	f7fc fbc5 	bl	8000994 <__aeabi_fsub>
 800420a:	2601      	movs	r6, #1
 800420c:	42b4      	cmp	r4, r6
 800420e:	da0b      	bge.n	8004228 <__kernel_rem_pio2f+0x4ac>
 8004210:	b10d      	cbz	r5, 8004216 <__kernel_rem_pio2f+0x49a>
 8004212:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8004216:	9b01      	ldr	r3, [sp, #4]
 8004218:	6058      	str	r0, [r3, #4]
 800421a:	e7dc      	b.n	80041d6 <__kernel_rem_pio2f+0x45a>
 800421c:	4626      	mov	r6, r4
 800421e:	2000      	movs	r0, #0
 8004220:	af30      	add	r7, sp, #192	; 0xc0
 8004222:	e7e5      	b.n	80041f0 <__kernel_rem_pio2f+0x474>
 8004224:	4603      	mov	r3, r0
 8004226:	e7e8      	b.n	80041fa <__kernel_rem_pio2f+0x47e>
 8004228:	f857 1026 	ldr.w	r1, [r7, r6, lsl #2]
 800422c:	f7fc fbb4 	bl	8000998 <__addsf3>
 8004230:	3601      	adds	r6, #1
 8004232:	e7eb      	b.n	800420c <__kernel_rem_pio2f+0x490>
 8004234:	f857 2d04 	ldr.w	r2, [r7, #-4]!
 8004238:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	4610      	mov	r0, r2
 8004240:	4619      	mov	r1, r3
 8004242:	9303      	str	r3, [sp, #12]
 8004244:	9202      	str	r2, [sp, #8]
 8004246:	f7fc fba7 	bl	8000998 <__addsf3>
 800424a:	9a02      	ldr	r2, [sp, #8]
 800424c:	4601      	mov	r1, r0
 800424e:	4683      	mov	fp, r0
 8004250:	4610      	mov	r0, r2
 8004252:	f7fc fb9f 	bl	8000994 <__aeabi_fsub>
 8004256:	9b03      	ldr	r3, [sp, #12]
 8004258:	4619      	mov	r1, r3
 800425a:	f7fc fb9d 	bl	8000998 <__addsf3>
 800425e:	f8c7 b000 	str.w	fp, [r7]
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	e798      	b.n	8004198 <__kernel_rem_pio2f+0x41c>
 8004266:	f856 3d04 	ldr.w	r3, [r6, #-4]!
 800426a:	3f01      	subs	r7, #1
 800426c:	f8d6 b004 	ldr.w	fp, [r6, #4]
 8004270:	4618      	mov	r0, r3
 8004272:	4659      	mov	r1, fp
 8004274:	9302      	str	r3, [sp, #8]
 8004276:	f7fc fb8f 	bl	8000998 <__addsf3>
 800427a:	9b02      	ldr	r3, [sp, #8]
 800427c:	4601      	mov	r1, r0
 800427e:	4680      	mov	r8, r0
 8004280:	4618      	mov	r0, r3
 8004282:	f7fc fb87 	bl	8000994 <__aeabi_fsub>
 8004286:	4659      	mov	r1, fp
 8004288:	f7fc fb86 	bl	8000998 <__addsf3>
 800428c:	f8c6 8000 	str.w	r8, [r6]
 8004290:	6070      	str	r0, [r6, #4]
 8004292:	e785      	b.n	80041a0 <__kernel_rem_pio2f+0x424>
 8004294:	f85a 1024 	ldr.w	r1, [sl, r4, lsl #2]
 8004298:	f7fc fb7e 	bl	8000998 <__addsf3>
 800429c:	3c01      	subs	r4, #1
 800429e:	e782      	b.n	80041a6 <__kernel_rem_pio2f+0x42a>
 80042a0:	9901      	ldr	r1, [sp, #4]
 80042a2:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 80042a6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80042aa:	600a      	str	r2, [r1, #0]
 80042ac:	604b      	str	r3, [r1, #4]
 80042ae:	460a      	mov	r2, r1
 80042b0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80042b4:	e781      	b.n	80041ba <__kernel_rem_pio2f+0x43e>
 80042b6:	bf00      	nop

080042b8 <__kernel_sinf>:
 80042b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80042bc:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 80042c0:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80042c4:	4604      	mov	r4, r0
 80042c6:	460f      	mov	r7, r1
 80042c8:	4691      	mov	r9, r2
 80042ca:	da03      	bge.n	80042d4 <__kernel_sinf+0x1c>
 80042cc:	f7fc fe48 	bl	8000f60 <__aeabi_f2iz>
 80042d0:	2800      	cmp	r0, #0
 80042d2:	d035      	beq.n	8004340 <__kernel_sinf+0x88>
 80042d4:	4621      	mov	r1, r4
 80042d6:	4620      	mov	r0, r4
 80042d8:	f7fc fc66 	bl	8000ba8 <__aeabi_fmul>
 80042dc:	4605      	mov	r5, r0
 80042de:	4601      	mov	r1, r0
 80042e0:	4620      	mov	r0, r4
 80042e2:	f7fc fc61 	bl	8000ba8 <__aeabi_fmul>
 80042e6:	4929      	ldr	r1, [pc, #164]	; (800438c <__kernel_sinf+0xd4>)
 80042e8:	4606      	mov	r6, r0
 80042ea:	4628      	mov	r0, r5
 80042ec:	f7fc fc5c 	bl	8000ba8 <__aeabi_fmul>
 80042f0:	4927      	ldr	r1, [pc, #156]	; (8004390 <__kernel_sinf+0xd8>)
 80042f2:	f7fc fb4f 	bl	8000994 <__aeabi_fsub>
 80042f6:	4629      	mov	r1, r5
 80042f8:	f7fc fc56 	bl	8000ba8 <__aeabi_fmul>
 80042fc:	4925      	ldr	r1, [pc, #148]	; (8004394 <__kernel_sinf+0xdc>)
 80042fe:	f7fc fb4b 	bl	8000998 <__addsf3>
 8004302:	4629      	mov	r1, r5
 8004304:	f7fc fc50 	bl	8000ba8 <__aeabi_fmul>
 8004308:	4923      	ldr	r1, [pc, #140]	; (8004398 <__kernel_sinf+0xe0>)
 800430a:	f7fc fb43 	bl	8000994 <__aeabi_fsub>
 800430e:	4629      	mov	r1, r5
 8004310:	f7fc fc4a 	bl	8000ba8 <__aeabi_fmul>
 8004314:	4921      	ldr	r1, [pc, #132]	; (800439c <__kernel_sinf+0xe4>)
 8004316:	f7fc fb3f 	bl	8000998 <__addsf3>
 800431a:	4680      	mov	r8, r0
 800431c:	f1b9 0f00 	cmp.w	r9, #0
 8004320:	d111      	bne.n	8004346 <__kernel_sinf+0x8e>
 8004322:	4601      	mov	r1, r0
 8004324:	4628      	mov	r0, r5
 8004326:	f7fc fc3f 	bl	8000ba8 <__aeabi_fmul>
 800432a:	491d      	ldr	r1, [pc, #116]	; (80043a0 <__kernel_sinf+0xe8>)
 800432c:	f7fc fb32 	bl	8000994 <__aeabi_fsub>
 8004330:	4631      	mov	r1, r6
 8004332:	f7fc fc39 	bl	8000ba8 <__aeabi_fmul>
 8004336:	4601      	mov	r1, r0
 8004338:	4620      	mov	r0, r4
 800433a:	f7fc fb2d 	bl	8000998 <__addsf3>
 800433e:	4604      	mov	r4, r0
 8004340:	4620      	mov	r0, r4
 8004342:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004346:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800434a:	4638      	mov	r0, r7
 800434c:	f7fc fc2c 	bl	8000ba8 <__aeabi_fmul>
 8004350:	4641      	mov	r1, r8
 8004352:	4681      	mov	r9, r0
 8004354:	4630      	mov	r0, r6
 8004356:	f7fc fc27 	bl	8000ba8 <__aeabi_fmul>
 800435a:	4601      	mov	r1, r0
 800435c:	4648      	mov	r0, r9
 800435e:	f7fc fb19 	bl	8000994 <__aeabi_fsub>
 8004362:	4629      	mov	r1, r5
 8004364:	f7fc fc20 	bl	8000ba8 <__aeabi_fmul>
 8004368:	4639      	mov	r1, r7
 800436a:	f7fc fb13 	bl	8000994 <__aeabi_fsub>
 800436e:	490c      	ldr	r1, [pc, #48]	; (80043a0 <__kernel_sinf+0xe8>)
 8004370:	4605      	mov	r5, r0
 8004372:	4630      	mov	r0, r6
 8004374:	f7fc fc18 	bl	8000ba8 <__aeabi_fmul>
 8004378:	4601      	mov	r1, r0
 800437a:	4628      	mov	r0, r5
 800437c:	f7fc fb0c 	bl	8000998 <__addsf3>
 8004380:	4601      	mov	r1, r0
 8004382:	4620      	mov	r0, r4
 8004384:	f7fc fb06 	bl	8000994 <__aeabi_fsub>
 8004388:	e7d9      	b.n	800433e <__kernel_sinf+0x86>
 800438a:	bf00      	nop
 800438c:	2f2ec9d3 	.word	0x2f2ec9d3
 8004390:	32d72f34 	.word	0x32d72f34
 8004394:	3638ef1b 	.word	0x3638ef1b
 8004398:	39500d01 	.word	0x39500d01
 800439c:	3c088889 	.word	0x3c088889
 80043a0:	3e2aaaab 	.word	0x3e2aaaab

080043a4 <matherr>:
 80043a4:	2000      	movs	r0, #0
 80043a6:	4770      	bx	lr

080043a8 <fabsf>:
 80043a8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80043ac:	4770      	bx	lr
	...

080043b0 <floorf>:
 80043b0:	b570      	push	{r4, r5, r6, lr}
 80043b2:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 80043b6:	0df5      	lsrs	r5, r6, #23
 80043b8:	3d7f      	subs	r5, #127	; 0x7f
 80043ba:	2d16      	cmp	r5, #22
 80043bc:	4601      	mov	r1, r0
 80043be:	4604      	mov	r4, r0
 80043c0:	dc26      	bgt.n	8004410 <floorf+0x60>
 80043c2:	2d00      	cmp	r5, #0
 80043c4:	da0e      	bge.n	80043e4 <floorf+0x34>
 80043c6:	4917      	ldr	r1, [pc, #92]	; (8004424 <floorf+0x74>)
 80043c8:	f7fc fae6 	bl	8000998 <__addsf3>
 80043cc:	2100      	movs	r1, #0
 80043ce:	f7fc fda7 	bl	8000f20 <__aeabi_fcmpgt>
 80043d2:	b128      	cbz	r0, 80043e0 <floorf+0x30>
 80043d4:	2c00      	cmp	r4, #0
 80043d6:	da23      	bge.n	8004420 <floorf+0x70>
 80043d8:	4b13      	ldr	r3, [pc, #76]	; (8004428 <floorf+0x78>)
 80043da:	2e00      	cmp	r6, #0
 80043dc:	bf18      	it	ne
 80043de:	461c      	movne	r4, r3
 80043e0:	4621      	mov	r1, r4
 80043e2:	e01b      	b.n	800441c <floorf+0x6c>
 80043e4:	4e11      	ldr	r6, [pc, #68]	; (800442c <floorf+0x7c>)
 80043e6:	412e      	asrs	r6, r5
 80043e8:	4230      	tst	r0, r6
 80043ea:	d017      	beq.n	800441c <floorf+0x6c>
 80043ec:	490d      	ldr	r1, [pc, #52]	; (8004424 <floorf+0x74>)
 80043ee:	f7fc fad3 	bl	8000998 <__addsf3>
 80043f2:	2100      	movs	r1, #0
 80043f4:	f7fc fd94 	bl	8000f20 <__aeabi_fcmpgt>
 80043f8:	2800      	cmp	r0, #0
 80043fa:	d0f1      	beq.n	80043e0 <floorf+0x30>
 80043fc:	2c00      	cmp	r4, #0
 80043fe:	bfbe      	ittt	lt
 8004400:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 8004404:	fa43 f505 	asrlt.w	r5, r3, r5
 8004408:	1964      	addlt	r4, r4, r5
 800440a:	ea24 0406 	bic.w	r4, r4, r6
 800440e:	e7e7      	b.n	80043e0 <floorf+0x30>
 8004410:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8004414:	d302      	bcc.n	800441c <floorf+0x6c>
 8004416:	f7fc fabf 	bl	8000998 <__addsf3>
 800441a:	4601      	mov	r1, r0
 800441c:	4608      	mov	r0, r1
 800441e:	bd70      	pop	{r4, r5, r6, pc}
 8004420:	2400      	movs	r4, #0
 8004422:	e7dd      	b.n	80043e0 <floorf+0x30>
 8004424:	7149f2ca 	.word	0x7149f2ca
 8004428:	bf800000 	.word	0xbf800000
 800442c:	007fffff 	.word	0x007fffff

08004430 <scalbnf>:
 8004430:	f030 4300 	bics.w	r3, r0, #2147483648	; 0x80000000
 8004434:	b510      	push	{r4, lr}
 8004436:	4602      	mov	r2, r0
 8004438:	460c      	mov	r4, r1
 800443a:	4601      	mov	r1, r0
 800443c:	d027      	beq.n	800448e <scalbnf+0x5e>
 800443e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8004442:	d303      	bcc.n	800444c <scalbnf+0x1c>
 8004444:	f7fc faa8 	bl	8000998 <__addsf3>
 8004448:	4602      	mov	r2, r0
 800444a:	e020      	b.n	800448e <scalbnf+0x5e>
 800444c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004450:	d215      	bcs.n	800447e <scalbnf+0x4e>
 8004452:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 8004456:	f7fc fba7 	bl	8000ba8 <__aeabi_fmul>
 800445a:	4b18      	ldr	r3, [pc, #96]	; (80044bc <scalbnf+0x8c>)
 800445c:	4602      	mov	r2, r0
 800445e:	429c      	cmp	r4, r3
 8004460:	db22      	blt.n	80044a8 <scalbnf+0x78>
 8004462:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8004466:	3b19      	subs	r3, #25
 8004468:	4423      	add	r3, r4
 800446a:	2bfe      	cmp	r3, #254	; 0xfe
 800446c:	dd09      	ble.n	8004482 <scalbnf+0x52>
 800446e:	4611      	mov	r1, r2
 8004470:	4813      	ldr	r0, [pc, #76]	; (80044c0 <scalbnf+0x90>)
 8004472:	f000 f829 	bl	80044c8 <copysignf>
 8004476:	4912      	ldr	r1, [pc, #72]	; (80044c0 <scalbnf+0x90>)
 8004478:	f7fc fb96 	bl	8000ba8 <__aeabi_fmul>
 800447c:	e7e4      	b.n	8004448 <scalbnf+0x18>
 800447e:	0ddb      	lsrs	r3, r3, #23
 8004480:	e7f2      	b.n	8004468 <scalbnf+0x38>
 8004482:	2b00      	cmp	r3, #0
 8004484:	dd05      	ble.n	8004492 <scalbnf+0x62>
 8004486:	f020 40ff 	bic.w	r0, r0, #2139095040	; 0x7f800000
 800448a:	ea40 52c3 	orr.w	r2, r0, r3, lsl #23
 800448e:	4610      	mov	r0, r2
 8004490:	bd10      	pop	{r4, pc}
 8004492:	f113 0f16 	cmn.w	r3, #22
 8004496:	da09      	bge.n	80044ac <scalbnf+0x7c>
 8004498:	f24c 3350 	movw	r3, #50000	; 0xc350
 800449c:	429c      	cmp	r4, r3
 800449e:	4611      	mov	r1, r2
 80044a0:	dce6      	bgt.n	8004470 <scalbnf+0x40>
 80044a2:	4808      	ldr	r0, [pc, #32]	; (80044c4 <scalbnf+0x94>)
 80044a4:	f000 f810 	bl	80044c8 <copysignf>
 80044a8:	4906      	ldr	r1, [pc, #24]	; (80044c4 <scalbnf+0x94>)
 80044aa:	e7e5      	b.n	8004478 <scalbnf+0x48>
 80044ac:	3319      	adds	r3, #25
 80044ae:	f020 40ff 	bic.w	r0, r0, #2139095040	; 0x7f800000
 80044b2:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 80044b6:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 80044ba:	e7dd      	b.n	8004478 <scalbnf+0x48>
 80044bc:	ffff3cb0 	.word	0xffff3cb0
 80044c0:	7149f2ca 	.word	0x7149f2ca
 80044c4:	0da24260 	.word	0x0da24260

080044c8 <copysignf>:
 80044c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80044cc:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80044d0:	4308      	orrs	r0, r1
 80044d2:	4770      	bx	lr

080044d4 <abort>:
 80044d4:	b508      	push	{r3, lr}
 80044d6:	2006      	movs	r0, #6
 80044d8:	f000 fac2 	bl	8004a60 <raise>
 80044dc:	2001      	movs	r0, #1
 80044de:	f000 fc93 	bl	8004e08 <_exit>
	...

080044e4 <__errno>:
 80044e4:	4b01      	ldr	r3, [pc, #4]	; (80044ec <__errno+0x8>)
 80044e6:	6818      	ldr	r0, [r3, #0]
 80044e8:	4770      	bx	lr
 80044ea:	bf00      	nop
 80044ec:	20000014 	.word	0x20000014

080044f0 <__libc_init_array>:
 80044f0:	b570      	push	{r4, r5, r6, lr}
 80044f2:	2500      	movs	r5, #0
 80044f4:	4e0c      	ldr	r6, [pc, #48]	; (8004528 <__libc_init_array+0x38>)
 80044f6:	4c0d      	ldr	r4, [pc, #52]	; (800452c <__libc_init_array+0x3c>)
 80044f8:	1ba4      	subs	r4, r4, r6
 80044fa:	10a4      	asrs	r4, r4, #2
 80044fc:	42a5      	cmp	r5, r4
 80044fe:	d109      	bne.n	8004514 <__libc_init_array+0x24>
 8004500:	f000 fc84 	bl	8004e0c <_init>
 8004504:	2500      	movs	r5, #0
 8004506:	4e0a      	ldr	r6, [pc, #40]	; (8004530 <__libc_init_array+0x40>)
 8004508:	4c0a      	ldr	r4, [pc, #40]	; (8004534 <__libc_init_array+0x44>)
 800450a:	1ba4      	subs	r4, r4, r6
 800450c:	10a4      	asrs	r4, r4, #2
 800450e:	42a5      	cmp	r5, r4
 8004510:	d105      	bne.n	800451e <__libc_init_array+0x2e>
 8004512:	bd70      	pop	{r4, r5, r6, pc}
 8004514:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004518:	4798      	blx	r3
 800451a:	3501      	adds	r5, #1
 800451c:	e7ee      	b.n	80044fc <__libc_init_array+0xc>
 800451e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004522:	4798      	blx	r3
 8004524:	3501      	adds	r5, #1
 8004526:	e7f2      	b.n	800450e <__libc_init_array+0x1e>
 8004528:	08005228 	.word	0x08005228
 800452c:	08005228 	.word	0x08005228
 8004530:	08005228 	.word	0x08005228
 8004534:	08005234 	.word	0x08005234

08004538 <malloc>:
 8004538:	4b02      	ldr	r3, [pc, #8]	; (8004544 <malloc+0xc>)
 800453a:	4601      	mov	r1, r0
 800453c:	6818      	ldr	r0, [r3, #0]
 800453e:	f000 b80b 	b.w	8004558 <_malloc_r>
 8004542:	bf00      	nop
 8004544:	20000014 	.word	0x20000014

08004548 <free>:
 8004548:	4b02      	ldr	r3, [pc, #8]	; (8004554 <free+0xc>)
 800454a:	4601      	mov	r1, r0
 800454c:	6818      	ldr	r0, [r3, #0]
 800454e:	f000 bb29 	b.w	8004ba4 <_free_r>
 8004552:	bf00      	nop
 8004554:	20000014 	.word	0x20000014

08004558 <_malloc_r>:
 8004558:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800455c:	f101 050b 	add.w	r5, r1, #11
 8004560:	2d16      	cmp	r5, #22
 8004562:	4606      	mov	r6, r0
 8004564:	d906      	bls.n	8004574 <_malloc_r+0x1c>
 8004566:	f035 0507 	bics.w	r5, r5, #7
 800456a:	d504      	bpl.n	8004576 <_malloc_r+0x1e>
 800456c:	230c      	movs	r3, #12
 800456e:	6033      	str	r3, [r6, #0]
 8004570:	2400      	movs	r4, #0
 8004572:	e1a8      	b.n	80048c6 <_malloc_r+0x36e>
 8004574:	2510      	movs	r5, #16
 8004576:	428d      	cmp	r5, r1
 8004578:	d3f8      	bcc.n	800456c <_malloc_r+0x14>
 800457a:	4630      	mov	r0, r6
 800457c:	f000 fa2a 	bl	80049d4 <__malloc_lock>
 8004580:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 8004584:	4fc0      	ldr	r7, [pc, #768]	; (8004888 <_malloc_r+0x330>)
 8004586:	d238      	bcs.n	80045fa <_malloc_r+0xa2>
 8004588:	f105 0208 	add.w	r2, r5, #8
 800458c:	443a      	add	r2, r7
 800458e:	6854      	ldr	r4, [r2, #4]
 8004590:	f1a2 0108 	sub.w	r1, r2, #8
 8004594:	428c      	cmp	r4, r1
 8004596:	ea4f 03d5 	mov.w	r3, r5, lsr #3
 800459a:	d102      	bne.n	80045a2 <_malloc_r+0x4a>
 800459c:	68d4      	ldr	r4, [r2, #12]
 800459e:	42a2      	cmp	r2, r4
 80045a0:	d010      	beq.n	80045c4 <_malloc_r+0x6c>
 80045a2:	6863      	ldr	r3, [r4, #4]
 80045a4:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 80045a8:	f023 0303 	bic.w	r3, r3, #3
 80045ac:	60ca      	str	r2, [r1, #12]
 80045ae:	4423      	add	r3, r4
 80045b0:	6091      	str	r1, [r2, #8]
 80045b2:	685a      	ldr	r2, [r3, #4]
 80045b4:	f042 0201 	orr.w	r2, r2, #1
 80045b8:	605a      	str	r2, [r3, #4]
 80045ba:	4630      	mov	r0, r6
 80045bc:	f000 fa10 	bl	80049e0 <__malloc_unlock>
 80045c0:	3408      	adds	r4, #8
 80045c2:	e180      	b.n	80048c6 <_malloc_r+0x36e>
 80045c4:	3302      	adds	r3, #2
 80045c6:	4ab1      	ldr	r2, [pc, #708]	; (800488c <_malloc_r+0x334>)
 80045c8:	693c      	ldr	r4, [r7, #16]
 80045ca:	4611      	mov	r1, r2
 80045cc:	4294      	cmp	r4, r2
 80045ce:	d075      	beq.n	80046bc <_malloc_r+0x164>
 80045d0:	6860      	ldr	r0, [r4, #4]
 80045d2:	f020 0c03 	bic.w	ip, r0, #3
 80045d6:	ebac 0005 	sub.w	r0, ip, r5
 80045da:	280f      	cmp	r0, #15
 80045dc:	dd48      	ble.n	8004670 <_malloc_r+0x118>
 80045de:	1963      	adds	r3, r4, r5
 80045e0:	f045 0501 	orr.w	r5, r5, #1
 80045e4:	6065      	str	r5, [r4, #4]
 80045e6:	e9c7 3304 	strd	r3, r3, [r7, #16]
 80045ea:	e9c3 2202 	strd	r2, r2, [r3, #8]
 80045ee:	f040 0201 	orr.w	r2, r0, #1
 80045f2:	605a      	str	r2, [r3, #4]
 80045f4:	f844 000c 	str.w	r0, [r4, ip]
 80045f8:	e7df      	b.n	80045ba <_malloc_r+0x62>
 80045fa:	0a6b      	lsrs	r3, r5, #9
 80045fc:	d02a      	beq.n	8004654 <_malloc_r+0xfc>
 80045fe:	2b04      	cmp	r3, #4
 8004600:	d812      	bhi.n	8004628 <_malloc_r+0xd0>
 8004602:	09ab      	lsrs	r3, r5, #6
 8004604:	3338      	adds	r3, #56	; 0x38
 8004606:	1c5a      	adds	r2, r3, #1
 8004608:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 800460c:	6854      	ldr	r4, [r2, #4]
 800460e:	f1a2 0c08 	sub.w	ip, r2, #8
 8004612:	4564      	cmp	r4, ip
 8004614:	d006      	beq.n	8004624 <_malloc_r+0xcc>
 8004616:	6862      	ldr	r2, [r4, #4]
 8004618:	f022 0203 	bic.w	r2, r2, #3
 800461c:	1b50      	subs	r0, r2, r5
 800461e:	280f      	cmp	r0, #15
 8004620:	dd1c      	ble.n	800465c <_malloc_r+0x104>
 8004622:	3b01      	subs	r3, #1
 8004624:	3301      	adds	r3, #1
 8004626:	e7ce      	b.n	80045c6 <_malloc_r+0x6e>
 8004628:	2b14      	cmp	r3, #20
 800462a:	d801      	bhi.n	8004630 <_malloc_r+0xd8>
 800462c:	335b      	adds	r3, #91	; 0x5b
 800462e:	e7ea      	b.n	8004606 <_malloc_r+0xae>
 8004630:	2b54      	cmp	r3, #84	; 0x54
 8004632:	d802      	bhi.n	800463a <_malloc_r+0xe2>
 8004634:	0b2b      	lsrs	r3, r5, #12
 8004636:	336e      	adds	r3, #110	; 0x6e
 8004638:	e7e5      	b.n	8004606 <_malloc_r+0xae>
 800463a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800463e:	d802      	bhi.n	8004646 <_malloc_r+0xee>
 8004640:	0beb      	lsrs	r3, r5, #15
 8004642:	3377      	adds	r3, #119	; 0x77
 8004644:	e7df      	b.n	8004606 <_malloc_r+0xae>
 8004646:	f240 5254 	movw	r2, #1364	; 0x554
 800464a:	4293      	cmp	r3, r2
 800464c:	d804      	bhi.n	8004658 <_malloc_r+0x100>
 800464e:	0cab      	lsrs	r3, r5, #18
 8004650:	337c      	adds	r3, #124	; 0x7c
 8004652:	e7d8      	b.n	8004606 <_malloc_r+0xae>
 8004654:	233f      	movs	r3, #63	; 0x3f
 8004656:	e7d6      	b.n	8004606 <_malloc_r+0xae>
 8004658:	237e      	movs	r3, #126	; 0x7e
 800465a:	e7d4      	b.n	8004606 <_malloc_r+0xae>
 800465c:	2800      	cmp	r0, #0
 800465e:	68e1      	ldr	r1, [r4, #12]
 8004660:	db04      	blt.n	800466c <_malloc_r+0x114>
 8004662:	68a3      	ldr	r3, [r4, #8]
 8004664:	60d9      	str	r1, [r3, #12]
 8004666:	608b      	str	r3, [r1, #8]
 8004668:	18a3      	adds	r3, r4, r2
 800466a:	e7a2      	b.n	80045b2 <_malloc_r+0x5a>
 800466c:	460c      	mov	r4, r1
 800466e:	e7d0      	b.n	8004612 <_malloc_r+0xba>
 8004670:	2800      	cmp	r0, #0
 8004672:	e9c7 2204 	strd	r2, r2, [r7, #16]
 8004676:	db07      	blt.n	8004688 <_malloc_r+0x130>
 8004678:	44a4      	add	ip, r4
 800467a:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800467e:	f043 0301 	orr.w	r3, r3, #1
 8004682:	f8cc 3004 	str.w	r3, [ip, #4]
 8004686:	e798      	b.n	80045ba <_malloc_r+0x62>
 8004688:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f080 8099 	bcs.w	80047c4 <_malloc_r+0x26c>
 8004692:	2201      	movs	r2, #1
 8004694:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 8004698:	ea4f 0eac 	mov.w	lr, ip, asr #2
 800469c:	fa02 f20e 	lsl.w	r2, r2, lr
 80046a0:	4310      	orrs	r0, r2
 80046a2:	f10c 0c01 	add.w	ip, ip, #1
 80046a6:	6078      	str	r0, [r7, #4]
 80046a8:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 80046ac:	f857 003c 	ldr.w	r0, [r7, ip, lsl #3]
 80046b0:	3a08      	subs	r2, #8
 80046b2:	e9c4 0202 	strd	r0, r2, [r4, #8]
 80046b6:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
 80046ba:	60c4      	str	r4, [r0, #12]
 80046bc:	2001      	movs	r0, #1
 80046be:	109a      	asrs	r2, r3, #2
 80046c0:	fa00 f202 	lsl.w	r2, r0, r2
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	4290      	cmp	r0, r2
 80046c8:	d326      	bcc.n	8004718 <_malloc_r+0x1c0>
 80046ca:	4210      	tst	r0, r2
 80046cc:	d106      	bne.n	80046dc <_malloc_r+0x184>
 80046ce:	f023 0303 	bic.w	r3, r3, #3
 80046d2:	0052      	lsls	r2, r2, #1
 80046d4:	4210      	tst	r0, r2
 80046d6:	f103 0304 	add.w	r3, r3, #4
 80046da:	d0fa      	beq.n	80046d2 <_malloc_r+0x17a>
 80046dc:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
 80046e0:	46e1      	mov	r9, ip
 80046e2:	4698      	mov	r8, r3
 80046e4:	f8d9 400c 	ldr.w	r4, [r9, #12]
 80046e8:	454c      	cmp	r4, r9
 80046ea:	f040 80af 	bne.w	800484c <_malloc_r+0x2f4>
 80046ee:	f108 0801 	add.w	r8, r8, #1
 80046f2:	f018 0f03 	tst.w	r8, #3
 80046f6:	f109 0908 	add.w	r9, r9, #8
 80046fa:	d1f3      	bne.n	80046e4 <_malloc_r+0x18c>
 80046fc:	0798      	lsls	r0, r3, #30
 80046fe:	f040 80e8 	bne.w	80048d2 <_malloc_r+0x37a>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	ea23 0302 	bic.w	r3, r3, r2
 8004708:	607b      	str	r3, [r7, #4]
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	0052      	lsls	r2, r2, #1
 800470e:	4290      	cmp	r0, r2
 8004710:	d302      	bcc.n	8004718 <_malloc_r+0x1c0>
 8004712:	2a00      	cmp	r2, #0
 8004714:	f040 80eb 	bne.w	80048ee <_malloc_r+0x396>
 8004718:	f8d7 a008 	ldr.w	sl, [r7, #8]
 800471c:	f8da 4004 	ldr.w	r4, [sl, #4]
 8004720:	f024 0203 	bic.w	r2, r4, #3
 8004724:	42aa      	cmp	r2, r5
 8004726:	d303      	bcc.n	8004730 <_malloc_r+0x1d8>
 8004728:	1b53      	subs	r3, r2, r5
 800472a:	2b0f      	cmp	r3, #15
 800472c:	f300 813f 	bgt.w	80049ae <_malloc_r+0x456>
 8004730:	4b57      	ldr	r3, [pc, #348]	; (8004890 <_malloc_r+0x338>)
 8004732:	2008      	movs	r0, #8
 8004734:	681c      	ldr	r4, [r3, #0]
 8004736:	9200      	str	r2, [sp, #0]
 8004738:	f000 f9ae 	bl	8004a98 <sysconf>
 800473c:	4b55      	ldr	r3, [pc, #340]	; (8004894 <_malloc_r+0x33c>)
 800473e:	3410      	adds	r4, #16
 8004740:	6819      	ldr	r1, [r3, #0]
 8004742:	442c      	add	r4, r5
 8004744:	3101      	adds	r1, #1
 8004746:	bf1f      	itttt	ne
 8004748:	f104 34ff 	addne.w	r4, r4, #4294967295	; 0xffffffff
 800474c:	1824      	addne	r4, r4, r0
 800474e:	4241      	negne	r1, r0
 8004750:	400c      	andne	r4, r1
 8004752:	9a00      	ldr	r2, [sp, #0]
 8004754:	4680      	mov	r8, r0
 8004756:	4621      	mov	r1, r4
 8004758:	4630      	mov	r0, r6
 800475a:	e9cd 2300 	strd	r2, r3, [sp]
 800475e:	f000 f945 	bl	80049ec <_sbrk_r>
 8004762:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8004766:	4683      	mov	fp, r0
 8004768:	f000 80fa 	beq.w	8004960 <_malloc_r+0x408>
 800476c:	9a00      	ldr	r2, [sp, #0]
 800476e:	9b01      	ldr	r3, [sp, #4]
 8004770:	eb0a 0102 	add.w	r1, sl, r2
 8004774:	4281      	cmp	r1, r0
 8004776:	d902      	bls.n	800477e <_malloc_r+0x226>
 8004778:	45ba      	cmp	sl, r7
 800477a:	f040 80f1 	bne.w	8004960 <_malloc_r+0x408>
 800477e:	f8df 9120 	ldr.w	r9, [pc, #288]	; 80048a0 <_malloc_r+0x348>
 8004782:	4559      	cmp	r1, fp
 8004784:	f8d9 0000 	ldr.w	r0, [r9]
 8004788:	f108 3cff 	add.w	ip, r8, #4294967295	; 0xffffffff
 800478c:	eb00 0e04 	add.w	lr, r0, r4
 8004790:	f8c9 e000 	str.w	lr, [r9]
 8004794:	f040 80ad 	bne.w	80048f2 <_malloc_r+0x39a>
 8004798:	ea11 0f0c 	tst.w	r1, ip
 800479c:	f040 80a9 	bne.w	80048f2 <_malloc_r+0x39a>
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	4414      	add	r4, r2
 80047a4:	f044 0401 	orr.w	r4, r4, #1
 80047a8:	605c      	str	r4, [r3, #4]
 80047aa:	4a3b      	ldr	r2, [pc, #236]	; (8004898 <_malloc_r+0x340>)
 80047ac:	f8d9 3000 	ldr.w	r3, [r9]
 80047b0:	6811      	ldr	r1, [r2, #0]
 80047b2:	428b      	cmp	r3, r1
 80047b4:	bf88      	it	hi
 80047b6:	6013      	strhi	r3, [r2, #0]
 80047b8:	4a38      	ldr	r2, [pc, #224]	; (800489c <_malloc_r+0x344>)
 80047ba:	6811      	ldr	r1, [r2, #0]
 80047bc:	428b      	cmp	r3, r1
 80047be:	bf88      	it	hi
 80047c0:	6013      	strhi	r3, [r2, #0]
 80047c2:	e0cd      	b.n	8004960 <_malloc_r+0x408>
 80047c4:	ea4f 225c 	mov.w	r2, ip, lsr #9
 80047c8:	2a04      	cmp	r2, #4
 80047ca:	d818      	bhi.n	80047fe <_malloc_r+0x2a6>
 80047cc:	ea4f 129c 	mov.w	r2, ip, lsr #6
 80047d0:	3238      	adds	r2, #56	; 0x38
 80047d2:	f102 0e01 	add.w	lr, r2, #1
 80047d6:	f857 e03e 	ldr.w	lr, [r7, lr, lsl #3]
 80047da:	eb07 08c2 	add.w	r8, r7, r2, lsl #3
 80047de:	45f0      	cmp	r8, lr
 80047e0:	d12b      	bne.n	800483a <_malloc_r+0x2e2>
 80047e2:	f04f 0c01 	mov.w	ip, #1
 80047e6:	1092      	asrs	r2, r2, #2
 80047e8:	fa0c f202 	lsl.w	r2, ip, r2
 80047ec:	4310      	orrs	r0, r2
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	e9c4 e802 	strd	lr, r8, [r4, #8]
 80047f4:	f8c8 4008 	str.w	r4, [r8, #8]
 80047f8:	f8ce 400c 	str.w	r4, [lr, #12]
 80047fc:	e75e      	b.n	80046bc <_malloc_r+0x164>
 80047fe:	2a14      	cmp	r2, #20
 8004800:	d801      	bhi.n	8004806 <_malloc_r+0x2ae>
 8004802:	325b      	adds	r2, #91	; 0x5b
 8004804:	e7e5      	b.n	80047d2 <_malloc_r+0x27a>
 8004806:	2a54      	cmp	r2, #84	; 0x54
 8004808:	d803      	bhi.n	8004812 <_malloc_r+0x2ba>
 800480a:	ea4f 321c 	mov.w	r2, ip, lsr #12
 800480e:	326e      	adds	r2, #110	; 0x6e
 8004810:	e7df      	b.n	80047d2 <_malloc_r+0x27a>
 8004812:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8004816:	d803      	bhi.n	8004820 <_malloc_r+0x2c8>
 8004818:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 800481c:	3277      	adds	r2, #119	; 0x77
 800481e:	e7d8      	b.n	80047d2 <_malloc_r+0x27a>
 8004820:	f240 5e54 	movw	lr, #1364	; 0x554
 8004824:	4572      	cmp	r2, lr
 8004826:	bf9a      	itte	ls
 8004828:	ea4f 429c 	movls.w	r2, ip, lsr #18
 800482c:	327c      	addls	r2, #124	; 0x7c
 800482e:	227e      	movhi	r2, #126	; 0x7e
 8004830:	e7cf      	b.n	80047d2 <_malloc_r+0x27a>
 8004832:	f8de e008 	ldr.w	lr, [lr, #8]
 8004836:	45f0      	cmp	r8, lr
 8004838:	d005      	beq.n	8004846 <_malloc_r+0x2ee>
 800483a:	f8de 2004 	ldr.w	r2, [lr, #4]
 800483e:	f022 0203 	bic.w	r2, r2, #3
 8004842:	4562      	cmp	r2, ip
 8004844:	d8f5      	bhi.n	8004832 <_malloc_r+0x2da>
 8004846:	f8de 800c 	ldr.w	r8, [lr, #12]
 800484a:	e7d1      	b.n	80047f0 <_malloc_r+0x298>
 800484c:	6860      	ldr	r0, [r4, #4]
 800484e:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 8004852:	f020 0003 	bic.w	r0, r0, #3
 8004856:	eba0 0a05 	sub.w	sl, r0, r5
 800485a:	f1ba 0f0f 	cmp.w	sl, #15
 800485e:	dd21      	ble.n	80048a4 <_malloc_r+0x34c>
 8004860:	68a2      	ldr	r2, [r4, #8]
 8004862:	1963      	adds	r3, r4, r5
 8004864:	f045 0501 	orr.w	r5, r5, #1
 8004868:	6065      	str	r5, [r4, #4]
 800486a:	f8c2 e00c 	str.w	lr, [r2, #12]
 800486e:	f8ce 2008 	str.w	r2, [lr, #8]
 8004872:	f04a 0201 	orr.w	r2, sl, #1
 8004876:	e9c7 3304 	strd	r3, r3, [r7, #16]
 800487a:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800487e:	605a      	str	r2, [r3, #4]
 8004880:	f844 a000 	str.w	sl, [r4, r0]
 8004884:	e699      	b.n	80045ba <_malloc_r+0x62>
 8004886:	bf00      	nop
 8004888:	20000440 	.word	0x20000440
 800488c:	20000448 	.word	0x20000448
 8004890:	20000ad4 	.word	0x20000ad4
 8004894:	20000848 	.word	0x20000848
 8004898:	20000acc 	.word	0x20000acc
 800489c:	20000ad0 	.word	0x20000ad0
 80048a0:	20000aa4 	.word	0x20000aa4
 80048a4:	f1ba 0f00 	cmp.w	sl, #0
 80048a8:	db11      	blt.n	80048ce <_malloc_r+0x376>
 80048aa:	4420      	add	r0, r4
 80048ac:	6843      	ldr	r3, [r0, #4]
 80048ae:	f043 0301 	orr.w	r3, r3, #1
 80048b2:	6043      	str	r3, [r0, #4]
 80048b4:	f854 3f08 	ldr.w	r3, [r4, #8]!
 80048b8:	4630      	mov	r0, r6
 80048ba:	f8c3 e00c 	str.w	lr, [r3, #12]
 80048be:	f8ce 3008 	str.w	r3, [lr, #8]
 80048c2:	f000 f88d 	bl	80049e0 <__malloc_unlock>
 80048c6:	4620      	mov	r0, r4
 80048c8:	b003      	add	sp, #12
 80048ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048ce:	4674      	mov	r4, lr
 80048d0:	e70a      	b.n	80046e8 <_malloc_r+0x190>
 80048d2:	f1ac 0008 	sub.w	r0, ip, #8
 80048d6:	f8dc c000 	ldr.w	ip, [ip]
 80048da:	3b01      	subs	r3, #1
 80048dc:	4584      	cmp	ip, r0
 80048de:	f43f af0d 	beq.w	80046fc <_malloc_r+0x1a4>
 80048e2:	e712      	b.n	800470a <_malloc_r+0x1b2>
 80048e4:	3304      	adds	r3, #4
 80048e6:	0052      	lsls	r2, r2, #1
 80048e8:	4210      	tst	r0, r2
 80048ea:	d0fb      	beq.n	80048e4 <_malloc_r+0x38c>
 80048ec:	e6f6      	b.n	80046dc <_malloc_r+0x184>
 80048ee:	4643      	mov	r3, r8
 80048f0:	e7fa      	b.n	80048e8 <_malloc_r+0x390>
 80048f2:	6818      	ldr	r0, [r3, #0]
 80048f4:	9200      	str	r2, [sp, #0]
 80048f6:	3001      	adds	r0, #1
 80048f8:	bf1b      	ittet	ne
 80048fa:	ebab 0101 	subne.w	r1, fp, r1
 80048fe:	4471      	addne	r1, lr
 8004900:	f8c3 b000 	streq.w	fp, [r3]
 8004904:	f8c9 1000 	strne.w	r1, [r9]
 8004908:	f01b 0307 	ands.w	r3, fp, #7
 800490c:	bf1c      	itt	ne
 800490e:	f1c3 0308 	rsbne	r3, r3, #8
 8004912:	449b      	addne	fp, r3
 8004914:	445c      	add	r4, fp
 8004916:	4498      	add	r8, r3
 8004918:	ea04 030c 	and.w	r3, r4, ip
 800491c:	eba8 0803 	sub.w	r8, r8, r3
 8004920:	4641      	mov	r1, r8
 8004922:	4630      	mov	r0, r6
 8004924:	f000 f862 	bl	80049ec <_sbrk_r>
 8004928:	1c43      	adds	r3, r0, #1
 800492a:	bf04      	itt	eq
 800492c:	4658      	moveq	r0, fp
 800492e:	f04f 0800 	moveq.w	r8, #0
 8004932:	f8d9 3000 	ldr.w	r3, [r9]
 8004936:	eba0 000b 	sub.w	r0, r0, fp
 800493a:	4440      	add	r0, r8
 800493c:	4443      	add	r3, r8
 800493e:	f040 0001 	orr.w	r0, r0, #1
 8004942:	45ba      	cmp	sl, r7
 8004944:	f8c7 b008 	str.w	fp, [r7, #8]
 8004948:	9a00      	ldr	r2, [sp, #0]
 800494a:	f8c9 3000 	str.w	r3, [r9]
 800494e:	f8cb 0004 	str.w	r0, [fp, #4]
 8004952:	f43f af2a 	beq.w	80047aa <_malloc_r+0x252>
 8004956:	2a0f      	cmp	r2, #15
 8004958:	d810      	bhi.n	800497c <_malloc_r+0x424>
 800495a:	2301      	movs	r3, #1
 800495c:	f8cb 3004 	str.w	r3, [fp, #4]
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	685a      	ldr	r2, [r3, #4]
 8004964:	f022 0203 	bic.w	r2, r2, #3
 8004968:	42aa      	cmp	r2, r5
 800496a:	eba2 0305 	sub.w	r3, r2, r5
 800496e:	d301      	bcc.n	8004974 <_malloc_r+0x41c>
 8004970:	2b0f      	cmp	r3, #15
 8004972:	dc1c      	bgt.n	80049ae <_malloc_r+0x456>
 8004974:	4630      	mov	r0, r6
 8004976:	f000 f833 	bl	80049e0 <__malloc_unlock>
 800497a:	e5f9      	b.n	8004570 <_malloc_r+0x18>
 800497c:	f1a2 040c 	sub.w	r4, r2, #12
 8004980:	2205      	movs	r2, #5
 8004982:	f8da 3004 	ldr.w	r3, [sl, #4]
 8004986:	f024 0407 	bic.w	r4, r4, #7
 800498a:	f003 0301 	and.w	r3, r3, #1
 800498e:	4323      	orrs	r3, r4
 8004990:	f8ca 3004 	str.w	r3, [sl, #4]
 8004994:	2c0f      	cmp	r4, #15
 8004996:	eb0a 0304 	add.w	r3, sl, r4
 800499a:	e9c3 2201 	strd	r2, r2, [r3, #4]
 800499e:	f67f af04 	bls.w	80047aa <_malloc_r+0x252>
 80049a2:	f10a 0108 	add.w	r1, sl, #8
 80049a6:	4630      	mov	r0, r6
 80049a8:	f000 f8fc 	bl	8004ba4 <_free_r>
 80049ac:	e6fd      	b.n	80047aa <_malloc_r+0x252>
 80049ae:	68bc      	ldr	r4, [r7, #8]
 80049b0:	f045 0201 	orr.w	r2, r5, #1
 80049b4:	f043 0301 	orr.w	r3, r3, #1
 80049b8:	4425      	add	r5, r4
 80049ba:	6062      	str	r2, [r4, #4]
 80049bc:	60bd      	str	r5, [r7, #8]
 80049be:	606b      	str	r3, [r5, #4]
 80049c0:	e5fb      	b.n	80045ba <_malloc_r+0x62>
 80049c2:	bf00      	nop

080049c4 <memset>:
 80049c4:	4603      	mov	r3, r0
 80049c6:	4402      	add	r2, r0
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d100      	bne.n	80049ce <memset+0xa>
 80049cc:	4770      	bx	lr
 80049ce:	f803 1b01 	strb.w	r1, [r3], #1
 80049d2:	e7f9      	b.n	80049c8 <memset+0x4>

080049d4 <__malloc_lock>:
 80049d4:	4801      	ldr	r0, [pc, #4]	; (80049dc <__malloc_lock+0x8>)
 80049d6:	f000 b9a1 	b.w	8004d1c <__retarget_lock_acquire_recursive>
 80049da:	bf00      	nop
 80049dc:	20000ae4 	.word	0x20000ae4

080049e0 <__malloc_unlock>:
 80049e0:	4801      	ldr	r0, [pc, #4]	; (80049e8 <__malloc_unlock+0x8>)
 80049e2:	f000 b99c 	b.w	8004d1e <__retarget_lock_release_recursive>
 80049e6:	bf00      	nop
 80049e8:	20000ae4 	.word	0x20000ae4

080049ec <_sbrk_r>:
 80049ec:	b538      	push	{r3, r4, r5, lr}
 80049ee:	2300      	movs	r3, #0
 80049f0:	4c05      	ldr	r4, [pc, #20]	; (8004a08 <_sbrk_r+0x1c>)
 80049f2:	4605      	mov	r5, r0
 80049f4:	4608      	mov	r0, r1
 80049f6:	6023      	str	r3, [r4, #0]
 80049f8:	f000 f9f8 	bl	8004dec <_sbrk>
 80049fc:	1c43      	adds	r3, r0, #1
 80049fe:	d102      	bne.n	8004a06 <_sbrk_r+0x1a>
 8004a00:	6823      	ldr	r3, [r4, #0]
 8004a02:	b103      	cbz	r3, 8004a06 <_sbrk_r+0x1a>
 8004a04:	602b      	str	r3, [r5, #0]
 8004a06:	bd38      	pop	{r3, r4, r5, pc}
 8004a08:	20000aec 	.word	0x20000aec

08004a0c <_raise_r>:
 8004a0c:	291f      	cmp	r1, #31
 8004a0e:	b538      	push	{r3, r4, r5, lr}
 8004a10:	4604      	mov	r4, r0
 8004a12:	460d      	mov	r5, r1
 8004a14:	d904      	bls.n	8004a20 <_raise_r+0x14>
 8004a16:	2316      	movs	r3, #22
 8004a18:	6003      	str	r3, [r0, #0]
 8004a1a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004a1e:	bd38      	pop	{r3, r4, r5, pc}
 8004a20:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 8004a24:	b112      	cbz	r2, 8004a2c <_raise_r+0x20>
 8004a26:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004a2a:	b94b      	cbnz	r3, 8004a40 <_raise_r+0x34>
 8004a2c:	4620      	mov	r0, r4
 8004a2e:	f000 f831 	bl	8004a94 <_getpid_r>
 8004a32:	462a      	mov	r2, r5
 8004a34:	4601      	mov	r1, r0
 8004a36:	4620      	mov	r0, r4
 8004a38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a3c:	f000 b818 	b.w	8004a70 <_kill_r>
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d00a      	beq.n	8004a5a <_raise_r+0x4e>
 8004a44:	1c59      	adds	r1, r3, #1
 8004a46:	d103      	bne.n	8004a50 <_raise_r+0x44>
 8004a48:	2316      	movs	r3, #22
 8004a4a:	6003      	str	r3, [r0, #0]
 8004a4c:	2001      	movs	r0, #1
 8004a4e:	e7e6      	b.n	8004a1e <_raise_r+0x12>
 8004a50:	2400      	movs	r4, #0
 8004a52:	4628      	mov	r0, r5
 8004a54:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004a58:	4798      	blx	r3
 8004a5a:	2000      	movs	r0, #0
 8004a5c:	e7df      	b.n	8004a1e <_raise_r+0x12>
	...

08004a60 <raise>:
 8004a60:	4b02      	ldr	r3, [pc, #8]	; (8004a6c <raise+0xc>)
 8004a62:	4601      	mov	r1, r0
 8004a64:	6818      	ldr	r0, [r3, #0]
 8004a66:	f7ff bfd1 	b.w	8004a0c <_raise_r>
 8004a6a:	bf00      	nop
 8004a6c:	20000014 	.word	0x20000014

08004a70 <_kill_r>:
 8004a70:	b538      	push	{r3, r4, r5, lr}
 8004a72:	2300      	movs	r3, #0
 8004a74:	4c06      	ldr	r4, [pc, #24]	; (8004a90 <_kill_r+0x20>)
 8004a76:	4605      	mov	r5, r0
 8004a78:	4608      	mov	r0, r1
 8004a7a:	4611      	mov	r1, r2
 8004a7c:	6023      	str	r3, [r4, #0]
 8004a7e:	f000 f9ad 	bl	8004ddc <_kill>
 8004a82:	1c43      	adds	r3, r0, #1
 8004a84:	d102      	bne.n	8004a8c <_kill_r+0x1c>
 8004a86:	6823      	ldr	r3, [r4, #0]
 8004a88:	b103      	cbz	r3, 8004a8c <_kill_r+0x1c>
 8004a8a:	602b      	str	r3, [r5, #0]
 8004a8c:	bd38      	pop	{r3, r4, r5, pc}
 8004a8e:	bf00      	nop
 8004a90:	20000aec 	.word	0x20000aec

08004a94 <_getpid_r>:
 8004a94:	f000 b99a 	b.w	8004dcc <_getpid>

08004a98 <sysconf>:
 8004a98:	2808      	cmp	r0, #8
 8004a9a:	b508      	push	{r3, lr}
 8004a9c:	d006      	beq.n	8004aac <sysconf+0x14>
 8004a9e:	f7ff fd21 	bl	80044e4 <__errno>
 8004aa2:	2316      	movs	r3, #22
 8004aa4:	6003      	str	r3, [r0, #0]
 8004aa6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004aaa:	bd08      	pop	{r3, pc}
 8004aac:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004ab0:	e7fb      	b.n	8004aaa <sysconf+0x12>
	...

08004ab4 <register_fini>:
 8004ab4:	4b02      	ldr	r3, [pc, #8]	; (8004ac0 <register_fini+0xc>)
 8004ab6:	b113      	cbz	r3, 8004abe <register_fini+0xa>
 8004ab8:	4802      	ldr	r0, [pc, #8]	; (8004ac4 <register_fini+0x10>)
 8004aba:	f000 b805 	b.w	8004ac8 <atexit>
 8004abe:	4770      	bx	lr
 8004ac0:	00000000 	.word	0x00000000
 8004ac4:	08004ad5 	.word	0x08004ad5

08004ac8 <atexit>:
 8004ac8:	2300      	movs	r3, #0
 8004aca:	4601      	mov	r1, r0
 8004acc:	461a      	mov	r2, r3
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f000 b926 	b.w	8004d20 <__register_exitproc>

08004ad4 <__libc_fini_array>:
 8004ad4:	b538      	push	{r3, r4, r5, lr}
 8004ad6:	4d07      	ldr	r5, [pc, #28]	; (8004af4 <__libc_fini_array+0x20>)
 8004ad8:	4c07      	ldr	r4, [pc, #28]	; (8004af8 <__libc_fini_array+0x24>)
 8004ada:	1b64      	subs	r4, r4, r5
 8004adc:	10a4      	asrs	r4, r4, #2
 8004ade:	b91c      	cbnz	r4, 8004ae8 <__libc_fini_array+0x14>
 8004ae0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004ae4:	f000 b998 	b.w	8004e18 <_fini>
 8004ae8:	3c01      	subs	r4, #1
 8004aea:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8004aee:	4798      	blx	r3
 8004af0:	e7f5      	b.n	8004ade <__libc_fini_array+0xa>
 8004af2:	bf00      	nop
 8004af4:	08005234 	.word	0x08005234
 8004af8:	08005238 	.word	0x08005238

08004afc <_malloc_trim_r>:
 8004afc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b00:	4605      	mov	r5, r0
 8004b02:	2008      	movs	r0, #8
 8004b04:	460c      	mov	r4, r1
 8004b06:	f7ff ffc7 	bl	8004a98 <sysconf>
 8004b0a:	4680      	mov	r8, r0
 8004b0c:	4f22      	ldr	r7, [pc, #136]	; (8004b98 <_malloc_trim_r+0x9c>)
 8004b0e:	4628      	mov	r0, r5
 8004b10:	f7ff ff60 	bl	80049d4 <__malloc_lock>
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	685e      	ldr	r6, [r3, #4]
 8004b18:	f026 0603 	bic.w	r6, r6, #3
 8004b1c:	1b34      	subs	r4, r6, r4
 8004b1e:	3c11      	subs	r4, #17
 8004b20:	4444      	add	r4, r8
 8004b22:	fbb4 f4f8 	udiv	r4, r4, r8
 8004b26:	3c01      	subs	r4, #1
 8004b28:	fb08 f404 	mul.w	r4, r8, r4
 8004b2c:	45a0      	cmp	r8, r4
 8004b2e:	dd05      	ble.n	8004b3c <_malloc_trim_r+0x40>
 8004b30:	4628      	mov	r0, r5
 8004b32:	f7ff ff55 	bl	80049e0 <__malloc_unlock>
 8004b36:	2000      	movs	r0, #0
 8004b38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b3c:	2100      	movs	r1, #0
 8004b3e:	4628      	mov	r0, r5
 8004b40:	f7ff ff54 	bl	80049ec <_sbrk_r>
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	4433      	add	r3, r6
 8004b48:	4298      	cmp	r0, r3
 8004b4a:	d1f1      	bne.n	8004b30 <_malloc_trim_r+0x34>
 8004b4c:	4261      	negs	r1, r4
 8004b4e:	4628      	mov	r0, r5
 8004b50:	f7ff ff4c 	bl	80049ec <_sbrk_r>
 8004b54:	3001      	adds	r0, #1
 8004b56:	d110      	bne.n	8004b7a <_malloc_trim_r+0x7e>
 8004b58:	2100      	movs	r1, #0
 8004b5a:	4628      	mov	r0, r5
 8004b5c:	f7ff ff46 	bl	80049ec <_sbrk_r>
 8004b60:	68ba      	ldr	r2, [r7, #8]
 8004b62:	1a83      	subs	r3, r0, r2
 8004b64:	2b0f      	cmp	r3, #15
 8004b66:	dde3      	ble.n	8004b30 <_malloc_trim_r+0x34>
 8004b68:	490c      	ldr	r1, [pc, #48]	; (8004b9c <_malloc_trim_r+0xa0>)
 8004b6a:	f043 0301 	orr.w	r3, r3, #1
 8004b6e:	6809      	ldr	r1, [r1, #0]
 8004b70:	6053      	str	r3, [r2, #4]
 8004b72:	1a40      	subs	r0, r0, r1
 8004b74:	490a      	ldr	r1, [pc, #40]	; (8004ba0 <_malloc_trim_r+0xa4>)
 8004b76:	6008      	str	r0, [r1, #0]
 8004b78:	e7da      	b.n	8004b30 <_malloc_trim_r+0x34>
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	4a08      	ldr	r2, [pc, #32]	; (8004ba0 <_malloc_trim_r+0xa4>)
 8004b7e:	1b36      	subs	r6, r6, r4
 8004b80:	f046 0601 	orr.w	r6, r6, #1
 8004b84:	605e      	str	r6, [r3, #4]
 8004b86:	6813      	ldr	r3, [r2, #0]
 8004b88:	4628      	mov	r0, r5
 8004b8a:	1b1c      	subs	r4, r3, r4
 8004b8c:	6014      	str	r4, [r2, #0]
 8004b8e:	f7ff ff27 	bl	80049e0 <__malloc_unlock>
 8004b92:	2001      	movs	r0, #1
 8004b94:	e7d0      	b.n	8004b38 <_malloc_trim_r+0x3c>
 8004b96:	bf00      	nop
 8004b98:	20000440 	.word	0x20000440
 8004b9c:	20000848 	.word	0x20000848
 8004ba0:	20000aa4 	.word	0x20000aa4

08004ba4 <_free_r>:
 8004ba4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ba8:	4604      	mov	r4, r0
 8004baa:	4688      	mov	r8, r1
 8004bac:	2900      	cmp	r1, #0
 8004bae:	f000 80ab 	beq.w	8004d08 <_free_r+0x164>
 8004bb2:	f7ff ff0f 	bl	80049d4 <__malloc_lock>
 8004bb6:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8004bba:	4d54      	ldr	r5, [pc, #336]	; (8004d0c <_free_r+0x168>)
 8004bbc:	f022 0001 	bic.w	r0, r2, #1
 8004bc0:	f1a8 0308 	sub.w	r3, r8, #8
 8004bc4:	181f      	adds	r7, r3, r0
 8004bc6:	68a9      	ldr	r1, [r5, #8]
 8004bc8:	687e      	ldr	r6, [r7, #4]
 8004bca:	42b9      	cmp	r1, r7
 8004bcc:	f026 0603 	bic.w	r6, r6, #3
 8004bd0:	f002 0201 	and.w	r2, r2, #1
 8004bd4:	d11b      	bne.n	8004c0e <_free_r+0x6a>
 8004bd6:	4430      	add	r0, r6
 8004bd8:	b93a      	cbnz	r2, 8004bea <_free_r+0x46>
 8004bda:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8004bde:	1a9b      	subs	r3, r3, r2
 8004be0:	4410      	add	r0, r2
 8004be2:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8004be6:	60ca      	str	r2, [r1, #12]
 8004be8:	6091      	str	r1, [r2, #8]
 8004bea:	f040 0201 	orr.w	r2, r0, #1
 8004bee:	605a      	str	r2, [r3, #4]
 8004bf0:	60ab      	str	r3, [r5, #8]
 8004bf2:	4b47      	ldr	r3, [pc, #284]	; (8004d10 <_free_r+0x16c>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4283      	cmp	r3, r0
 8004bf8:	d804      	bhi.n	8004c04 <_free_r+0x60>
 8004bfa:	4b46      	ldr	r3, [pc, #280]	; (8004d14 <_free_r+0x170>)
 8004bfc:	4620      	mov	r0, r4
 8004bfe:	6819      	ldr	r1, [r3, #0]
 8004c00:	f7ff ff7c 	bl	8004afc <_malloc_trim_r>
 8004c04:	4620      	mov	r0, r4
 8004c06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c0a:	f7ff bee9 	b.w	80049e0 <__malloc_unlock>
 8004c0e:	607e      	str	r6, [r7, #4]
 8004c10:	2a00      	cmp	r2, #0
 8004c12:	d139      	bne.n	8004c88 <_free_r+0xe4>
 8004c14:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8004c18:	f105 0c08 	add.w	ip, r5, #8
 8004c1c:	1a5b      	subs	r3, r3, r1
 8004c1e:	4408      	add	r0, r1
 8004c20:	6899      	ldr	r1, [r3, #8]
 8004c22:	4561      	cmp	r1, ip
 8004c24:	d032      	beq.n	8004c8c <_free_r+0xe8>
 8004c26:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8004c2a:	f8c1 c00c 	str.w	ip, [r1, #12]
 8004c2e:	f8cc 1008 	str.w	r1, [ip, #8]
 8004c32:	19b9      	adds	r1, r7, r6
 8004c34:	6849      	ldr	r1, [r1, #4]
 8004c36:	07c9      	lsls	r1, r1, #31
 8004c38:	d40a      	bmi.n	8004c50 <_free_r+0xac>
 8004c3a:	4430      	add	r0, r6
 8004c3c:	68b9      	ldr	r1, [r7, #8]
 8004c3e:	bb3a      	cbnz	r2, 8004c90 <_free_r+0xec>
 8004c40:	4e35      	ldr	r6, [pc, #212]	; (8004d18 <_free_r+0x174>)
 8004c42:	42b1      	cmp	r1, r6
 8004c44:	d124      	bne.n	8004c90 <_free_r+0xec>
 8004c46:	2201      	movs	r2, #1
 8004c48:	e9c5 3304 	strd	r3, r3, [r5, #16]
 8004c4c:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8004c50:	f040 0101 	orr.w	r1, r0, #1
 8004c54:	6059      	str	r1, [r3, #4]
 8004c56:	5018      	str	r0, [r3, r0]
 8004c58:	2a00      	cmp	r2, #0
 8004c5a:	d1d3      	bne.n	8004c04 <_free_r+0x60>
 8004c5c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8004c60:	d21a      	bcs.n	8004c98 <_free_r+0xf4>
 8004c62:	2201      	movs	r2, #1
 8004c64:	08c0      	lsrs	r0, r0, #3
 8004c66:	1081      	asrs	r1, r0, #2
 8004c68:	408a      	lsls	r2, r1
 8004c6a:	6869      	ldr	r1, [r5, #4]
 8004c6c:	3001      	adds	r0, #1
 8004c6e:	430a      	orrs	r2, r1
 8004c70:	606a      	str	r2, [r5, #4]
 8004c72:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8004c76:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8004c7a:	3a08      	subs	r2, #8
 8004c7c:	e9c3 1202 	strd	r1, r2, [r3, #8]
 8004c80:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8004c84:	60cb      	str	r3, [r1, #12]
 8004c86:	e7bd      	b.n	8004c04 <_free_r+0x60>
 8004c88:	2200      	movs	r2, #0
 8004c8a:	e7d2      	b.n	8004c32 <_free_r+0x8e>
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	e7d0      	b.n	8004c32 <_free_r+0x8e>
 8004c90:	68fe      	ldr	r6, [r7, #12]
 8004c92:	60ce      	str	r6, [r1, #12]
 8004c94:	60b1      	str	r1, [r6, #8]
 8004c96:	e7db      	b.n	8004c50 <_free_r+0xac>
 8004c98:	0a42      	lsrs	r2, r0, #9
 8004c9a:	2a04      	cmp	r2, #4
 8004c9c:	d813      	bhi.n	8004cc6 <_free_r+0x122>
 8004c9e:	0982      	lsrs	r2, r0, #6
 8004ca0:	3238      	adds	r2, #56	; 0x38
 8004ca2:	1c51      	adds	r1, r2, #1
 8004ca4:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8004ca8:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8004cac:	428e      	cmp	r6, r1
 8004cae:	d124      	bne.n	8004cfa <_free_r+0x156>
 8004cb0:	2001      	movs	r0, #1
 8004cb2:	1092      	asrs	r2, r2, #2
 8004cb4:	fa00 f202 	lsl.w	r2, r0, r2
 8004cb8:	6868      	ldr	r0, [r5, #4]
 8004cba:	4302      	orrs	r2, r0
 8004cbc:	606a      	str	r2, [r5, #4]
 8004cbe:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8004cc2:	60b3      	str	r3, [r6, #8]
 8004cc4:	e7de      	b.n	8004c84 <_free_r+0xe0>
 8004cc6:	2a14      	cmp	r2, #20
 8004cc8:	d801      	bhi.n	8004cce <_free_r+0x12a>
 8004cca:	325b      	adds	r2, #91	; 0x5b
 8004ccc:	e7e9      	b.n	8004ca2 <_free_r+0xfe>
 8004cce:	2a54      	cmp	r2, #84	; 0x54
 8004cd0:	d802      	bhi.n	8004cd8 <_free_r+0x134>
 8004cd2:	0b02      	lsrs	r2, r0, #12
 8004cd4:	326e      	adds	r2, #110	; 0x6e
 8004cd6:	e7e4      	b.n	8004ca2 <_free_r+0xfe>
 8004cd8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8004cdc:	d802      	bhi.n	8004ce4 <_free_r+0x140>
 8004cde:	0bc2      	lsrs	r2, r0, #15
 8004ce0:	3277      	adds	r2, #119	; 0x77
 8004ce2:	e7de      	b.n	8004ca2 <_free_r+0xfe>
 8004ce4:	f240 5154 	movw	r1, #1364	; 0x554
 8004ce8:	428a      	cmp	r2, r1
 8004cea:	bf9a      	itte	ls
 8004cec:	0c82      	lsrls	r2, r0, #18
 8004cee:	327c      	addls	r2, #124	; 0x7c
 8004cf0:	227e      	movhi	r2, #126	; 0x7e
 8004cf2:	e7d6      	b.n	8004ca2 <_free_r+0xfe>
 8004cf4:	6889      	ldr	r1, [r1, #8]
 8004cf6:	428e      	cmp	r6, r1
 8004cf8:	d004      	beq.n	8004d04 <_free_r+0x160>
 8004cfa:	684a      	ldr	r2, [r1, #4]
 8004cfc:	f022 0203 	bic.w	r2, r2, #3
 8004d00:	4282      	cmp	r2, r0
 8004d02:	d8f7      	bhi.n	8004cf4 <_free_r+0x150>
 8004d04:	68ce      	ldr	r6, [r1, #12]
 8004d06:	e7da      	b.n	8004cbe <_free_r+0x11a>
 8004d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d0c:	20000440 	.word	0x20000440
 8004d10:	2000084c 	.word	0x2000084c
 8004d14:	20000ad4 	.word	0x20000ad4
 8004d18:	20000448 	.word	0x20000448

08004d1c <__retarget_lock_acquire_recursive>:
 8004d1c:	4770      	bx	lr

08004d1e <__retarget_lock_release_recursive>:
 8004d1e:	4770      	bx	lr

08004d20 <__register_exitproc>:
 8004d20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d24:	4c26      	ldr	r4, [pc, #152]	; (8004dc0 <__register_exitproc+0xa0>)
 8004d26:	4606      	mov	r6, r0
 8004d28:	6820      	ldr	r0, [r4, #0]
 8004d2a:	4698      	mov	r8, r3
 8004d2c:	460f      	mov	r7, r1
 8004d2e:	4691      	mov	r9, r2
 8004d30:	f7ff fff4 	bl	8004d1c <__retarget_lock_acquire_recursive>
 8004d34:	4b23      	ldr	r3, [pc, #140]	; (8004dc4 <__register_exitproc+0xa4>)
 8004d36:	681d      	ldr	r5, [r3, #0]
 8004d38:	f8d5 0148 	ldr.w	r0, [r5, #328]	; 0x148
 8004d3c:	b918      	cbnz	r0, 8004d46 <__register_exitproc+0x26>
 8004d3e:	f505 70a6 	add.w	r0, r5, #332	; 0x14c
 8004d42:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 8004d46:	6843      	ldr	r3, [r0, #4]
 8004d48:	2b1f      	cmp	r3, #31
 8004d4a:	dd19      	ble.n	8004d80 <__register_exitproc+0x60>
 8004d4c:	4b1e      	ldr	r3, [pc, #120]	; (8004dc8 <__register_exitproc+0xa8>)
 8004d4e:	b933      	cbnz	r3, 8004d5e <__register_exitproc+0x3e>
 8004d50:	6820      	ldr	r0, [r4, #0]
 8004d52:	f7ff ffe4 	bl	8004d1e <__retarget_lock_release_recursive>
 8004d56:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d5e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8004d62:	f7ff fbe9 	bl	8004538 <malloc>
 8004d66:	2800      	cmp	r0, #0
 8004d68:	d0f2      	beq.n	8004d50 <__register_exitproc+0x30>
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 8004d70:	6042      	str	r2, [r0, #4]
 8004d72:	6003      	str	r3, [r0, #0]
 8004d74:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 8004d78:	f8c0 2188 	str.w	r2, [r0, #392]	; 0x188
 8004d7c:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
 8004d80:	6843      	ldr	r3, [r0, #4]
 8004d82:	b19e      	cbz	r6, 8004dac <__register_exitproc+0x8c>
 8004d84:	2201      	movs	r2, #1
 8004d86:	eb00 0583 	add.w	r5, r0, r3, lsl #2
 8004d8a:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
 8004d8e:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
 8004d92:	409a      	lsls	r2, r3
 8004d94:	4311      	orrs	r1, r2
 8004d96:	2e02      	cmp	r6, #2
 8004d98:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
 8004d9c:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
 8004da0:	bf02      	ittt	eq
 8004da2:	f8d0 118c 	ldreq.w	r1, [r0, #396]	; 0x18c
 8004da6:	430a      	orreq	r2, r1
 8004da8:	f8c0 218c 	streq.w	r2, [r0, #396]	; 0x18c
 8004dac:	1c5a      	adds	r2, r3, #1
 8004dae:	3302      	adds	r3, #2
 8004db0:	6042      	str	r2, [r0, #4]
 8004db2:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
 8004db6:	6820      	ldr	r0, [r4, #0]
 8004db8:	f7ff ffb1 	bl	8004d1e <__retarget_lock_release_recursive>
 8004dbc:	2000      	movs	r0, #0
 8004dbe:	e7cc      	b.n	8004d5a <__register_exitproc+0x3a>
 8004dc0:	20000850 	.word	0x20000850
 8004dc4:	08005224 	.word	0x08005224
 8004dc8:	08004539 	.word	0x08004539

08004dcc <_getpid>:
 8004dcc:	2258      	movs	r2, #88	; 0x58
 8004dce:	4b02      	ldr	r3, [pc, #8]	; (8004dd8 <_getpid+0xc>)
 8004dd0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004dd4:	601a      	str	r2, [r3, #0]
 8004dd6:	4770      	bx	lr
 8004dd8:	20000aec 	.word	0x20000aec

08004ddc <_kill>:
 8004ddc:	2258      	movs	r2, #88	; 0x58
 8004dde:	4b02      	ldr	r3, [pc, #8]	; (8004de8 <_kill+0xc>)
 8004de0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004de4:	601a      	str	r2, [r3, #0]
 8004de6:	4770      	bx	lr
 8004de8:	20000aec 	.word	0x20000aec

08004dec <_sbrk>:
 8004dec:	4b04      	ldr	r3, [pc, #16]	; (8004e00 <_sbrk+0x14>)
 8004dee:	4602      	mov	r2, r0
 8004df0:	6819      	ldr	r1, [r3, #0]
 8004df2:	b909      	cbnz	r1, 8004df8 <_sbrk+0xc>
 8004df4:	4903      	ldr	r1, [pc, #12]	; (8004e04 <_sbrk+0x18>)
 8004df6:	6019      	str	r1, [r3, #0]
 8004df8:	6818      	ldr	r0, [r3, #0]
 8004dfa:	4402      	add	r2, r0
 8004dfc:	601a      	str	r2, [r3, #0]
 8004dfe:	4770      	bx	lr
 8004e00:	20000ad8 	.word	0x20000ad8
 8004e04:	20000af0 	.word	0x20000af0

08004e08 <_exit>:
 8004e08:	e7fe      	b.n	8004e08 <_exit>
	...

08004e0c <_init>:
 8004e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e0e:	bf00      	nop
 8004e10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e12:	bc08      	pop	{r3}
 8004e14:	469e      	mov	lr, r3
 8004e16:	4770      	bx	lr

08004e18 <_fini>:
 8004e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e1a:	bf00      	nop
 8004e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e1e:	bc08      	pop	{r3}
 8004e20:	469e      	mov	lr, r3
 8004e22:	4770      	bx	lr
