// Seed: 2742287848
module module_0 (
    output uwire id_0,
    input tri id_1,
    output tri id_2,
    input wire id_3,
    output supply1 id_4,
    output supply1 id_5,
    output supply0 id_6,
    input supply0 id_7,
    input uwire id_8,
    output tri0 id_9
);
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input wor id_2,
    input uwire id_3,
    output tri id_4,
    input wand id_5,
    input wire id_6,
    input wor id_7,
    input uwire id_8,
    input uwire id_9,
    input uwire id_10,
    output supply0 id_11,
    output tri id_12,
    input tri id_13,
    input supply1 id_14,
    input wire id_15,
    output wire id_16,
    output tri1 id_17
    , id_19
);
  always_ff id_16 = 1;
  wire id_20;
  module_0(
      id_12, id_1, id_11, id_13, id_4, id_17, id_17, id_9, id_15, id_16
  );
endmodule
