// Seed: 62619003
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  id_7(
      .id_0(id_1), .id_1(""), .id_2(id_6), .id_3(id_5)
  );
endmodule
module module_1 (
    output wire id_0,
    input  tri0 id_1,
    input  tri1 id_2
);
  wire id_4;
  assign id_4 = id_1;
  for (id_5 = 1; 1; id_4 = id_1) begin : LABEL_0
    wire id_6;
  end
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
