/** Timer related helper functions
 *
 * These functions present a simpler interface to Xilinx' Timer Counter driver (XTmrCtr_*)
 *
 * @author Steffen Vogel <stvogel@eonerc.rwth-aachen.de>
 * @author Daniel Krebs <github@daniel-krebs.net>
 * @copyright 2017-2022, Steffen Vogel
 * @license GNU General Public License (version 3)
 *
 * VILLASfpga
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 *********************************************************************************/

#pragma once

#include <cstdint>
#include <xilinx/xtmrctr.h>

#include <villas/fpga/config.h>
#include <villas/fpga/core.hpp>

namespace villas {
namespace fpga {
namespace ip {

class Timer : public Core {
	friend class TimerFactory;
public:
	bool init();

	bool start(uint32_t ticks);
	bool wait();
	uint32_t remaining();

	inline bool isRunning()
	{
		return remaining() != 0;
	}

	inline bool isFinished()
	{
		return remaining() == 0;
	}

	static constexpr uint32_t
	getFrequency()
	{
		return FPGA_AXI_HZ;
	}

private:

	std::list<MemoryBlockName> getMemoryBlocks() const
	{
		return {
			registerMemory
		};
	}

	static constexpr char irqName[] = "generateout0";
	static constexpr char registerMemory[] = "Reg";

	XTmrCtr xTmr;
};

class TimerFactory : public CoreFactory {
public:

	Core* create()
	{
		return new Timer;
	}

	virtual std::string
	getName() const
	{
		return "Timer";
	}

	virtual std::string
	getDescription() const
	{
		return "Xilinx's programmable timer / counter";
	}

	virtual Vlnv
	getCompatibleVlnv() const
	{
		return Vlnv("xilinx.com:ip:axi_timer:");
	}
};

} /* namespace ip */
} /* namespace fpga */
} /* namespace villas */
