Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Dec 24 15:14:21 2025
| Host         : AryanHPLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  4           
TIMING-18  Warning   Missing input or output delay               20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.355        0.000                      0                  612        0.102        0.000                      0                  612        2.000        0.000                       0                   332  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.355        0.000                      0                  612        0.102        0.000                      0                  612        2.000        0.000                       0                   332  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 buf1/buffer4/rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buf1/buffer4/empty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.776ns (38.691%)  route 2.814ns (61.309%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.973     0.973    buf1/buffer4/clk
    SLICE_X45Y45         FDRE                                         r  buf1/buffer4/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  buf1/buffer4/rptr_reg[1]/Q
                         net (fo=10, routed)          0.900     2.329    buf1/buffer4/rptr_reg_n_0_[1]
    SLICE_X45Y45         LUT4 (Prop_lut4_I1_O)        0.152     2.481 r  buf1/buffer4/rptr[4]_i_2__2/O
                         net (fo=6, routed)           0.618     3.099    buf1/buffer4/rptr[4]_i_2__2_n_0
    SLICE_X44Y43         LUT4 (Prop_lut4_I1_O)        0.320     3.419 r  buf1/buffer4/empty0_carry_i_7__2/O
                         net (fo=1, routed)           0.492     3.911    buf1/buffer4/empty0_carry_i_7__2_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I3_O)        0.326     4.237 r  buf1/buffer4/empty0_carry_i_2__2/O
                         net (fo=1, routed)           0.000     4.237    buf1/buffer4/empty0_carry_i_2__2_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.635 r  buf1/buffer4/empty0_carry/CO[3]
                         net (fo=1, routed)           0.804     5.439    buf1/buffer4/empty0_carry_n_0
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.124     5.563 r  buf1/buffer4/empty_i_1/O
                         net (fo=1, routed)           0.000     5.563    buf1/buffer4/empty_i_1_n_0
    SLICE_X44Y46         FDSE                                         r  buf1/buffer4/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=331, unset)          0.924     5.924    buf1/buffer4/clk
    SLICE_X44Y46         FDSE                                         r  buf1/buffer4/empty_reg/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X44Y46         FDSE (Setup_fdse_C_D)        0.029     5.918    buf1/buffer4/empty_reg
  -------------------------------------------------------------------
                         required time                          5.918    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 buf1/wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buf1/buffer1/wptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.985ns (24.556%)  route 3.026ns (75.444%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.973     0.973    buf1/clk
    SLICE_X48Y52         FDCE                                         r  buf1/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  buf1/wptr_reg[0]/Q
                         net (fo=54, routed)          1.467     2.896    buf1/buffer1/wptr[0]
    SLICE_X42Y59         LUT4 (Prop_lut4_I3_O)        0.152     3.048 r  buf1/buffer1/empty_i_2/O
                         net (fo=10, routed)          1.063     4.111    buf1/buffer1/empty_i_2_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I4_O)        0.377     4.488 r  buf1/buffer1/wptr[3]_i_1/O
                         net (fo=2, routed)           0.496     4.984    buf1/buffer1/p_0_in[3]
    SLICE_X41Y60         FDRE                                         r  buf1/buffer1/wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=331, unset)          0.924     5.924    buf1/buffer1/clk
    SLICE_X41Y60         FDRE                                         r  buf1/buffer1/wptr_reg[3]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X41Y60         FDRE (Setup_fdre_C_D)       -0.254     5.635    buf1/buffer1/wptr_reg[3]
  -------------------------------------------------------------------
                         required time                          5.635    
                         arrival time                          -4.984    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 buf1/wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buf1/buffer1/rptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.316ns (30.783%)  route 2.959ns (69.217%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.973     0.973    buf1/clk
    SLICE_X48Y52         FDCE                                         r  buf1/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  buf1/wptr_reg[0]/Q
                         net (fo=54, routed)          1.467     2.896    buf1/buffer1/wptr[0]
    SLICE_X42Y59         LUT4 (Prop_lut4_I3_O)        0.152     3.048 r  buf1/buffer1/empty_i_2/O
                         net (fo=10, routed)          1.063     4.111    buf1/buffer1/empty_i_2_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I4_O)        0.377     4.488 r  buf1/buffer1/wptr[3]_i_1/O
                         net (fo=2, routed)           0.429     4.917    buf1/buffer1/p_0_in[3]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.331     5.248 r  buf1/buffer1/rptr[3]_i_1__1/O
                         net (fo=1, routed)           0.000     5.248    buf1/buffer1/rptr[3]_i_1__1_n_0
    SLICE_X40Y60         FDRE                                         r  buf1/buffer1/rptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=331, unset)          0.924     5.924    buf1/buffer1/clk
    SLICE_X40Y60         FDRE                                         r  buf1/buffer1/rptr_reg[3]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.029     5.918    buf1/buffer1/rptr_reg[3]
  -------------------------------------------------------------------
                         required time                          5.918    
                         arrival time                          -5.248    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 buf1/buffer3/wptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buf1/buffer3/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 1.624ns (37.981%)  route 2.652ns (62.019%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.973     0.973    buf1/buffer3/clk
    SLICE_X50Y53         FDRE                                         r  buf1/buffer3/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  buf1/buffer3/wptr_reg[1]/Q
                         net (fo=12, routed)          1.003     2.494    buf1/buffer3/wptr_reg[1]
    SLICE_X51Y54         LUT3 (Prop_lut3_I0_O)        0.152     2.646 f  buf1/buffer3/wptr[6]_i_2__1/O
                         net (fo=4, routed)           0.466     3.113    buf1/buffer3/wptr[6]_i_2__1_n_0
    SLICE_X52Y54         LUT5 (Prop_lut5_I3_O)        0.326     3.439 r  buf1/buffer3/full_n0_carry_i_5__0/O
                         net (fo=1, routed)           0.423     3.862    buf1/buffer3/full_n0_carry_i_5__0_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I3_O)        0.124     3.986 r  buf1/buffer3/full_n0_carry_i_2__1/O
                         net (fo=1, routed)           0.000     3.986    buf1/buffer3/full_n0_carry_i_2__1_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.366 r  buf1/buffer3/full_n0_carry/CO[3]
                         net (fo=1, routed)           0.759     5.125    buf1/buffer3/full_n0
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.124     5.249 r  buf1/buffer3/full_i_1__1/O
                         net (fo=1, routed)           0.000     5.249    buf1/buffer3/full_i_1__1_n_0
    SLICE_X49Y52         FDRE                                         r  buf1/buffer3/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=331, unset)          0.924     5.924    buf1/buffer3/clk
    SLICE_X49Y52         FDRE                                         r  buf1/buffer3/full_reg/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X49Y52         FDRE (Setup_fdre_C_D)        0.031     5.920    buf1/buffer3/full_reg
  -------------------------------------------------------------------
                         required time                          5.920    
                         arrival time                          -5.249    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 buf1/buffer3/rptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buf1/buffer3/empty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 1.645ns (39.059%)  route 2.567ns (60.941%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.973     0.973    buf1/buffer3/clk
    SLICE_X50Y54         FDRE                                         r  buf1/buffer3/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  buf1/buffer3/rptr_reg[0]/Q
                         net (fo=11, routed)          0.905     2.396    buf1/buffer3/rptr_reg_n_0_[0]
    SLICE_X50Y53         LUT4 (Prop_lut4_I2_O)        0.150     2.546 r  buf1/buffer3/rptr[4]_i_2__1/O
                         net (fo=3, routed)           0.464     3.010    buf1/buffer3/rptr[4]_i_2__1_n_0
    SLICE_X51Y55         LUT5 (Prop_lut5_I3_O)        0.328     3.338 r  buf1/buffer3/rptr[9]_i_4__1/O
                         net (fo=4, routed)           0.434     3.772    buf1/buffer3/rptr[9]_i_4__1_n_0
    SLICE_X51Y53         LUT4 (Prop_lut4_I2_O)        0.124     3.896 r  buf1/buffer3/empty0_carry_i_1__1/O
                         net (fo=1, routed)           0.000     3.896    buf1/buffer3/empty0_carry_i_1__1_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.297 r  buf1/buffer3/empty0_carry/CO[3]
                         net (fo=1, routed)           0.763     5.061    buf1/buffer3/empty0_carry_n_0
    SLICE_X49Y52         LUT5 (Prop_lut5_I0_O)        0.124     5.185 r  buf1/buffer3/empty_i_1/O
                         net (fo=1, routed)           0.000     5.185    buf1/buffer3/empty_i_1_n_0
    SLICE_X49Y52         FDSE                                         r  buf1/buffer3/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=331, unset)          0.924     5.924    buf1/buffer3/clk
    SLICE_X49Y52         FDSE                                         r  buf1/buffer3/empty_reg/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X49Y52         FDSE (Setup_fdse_C_D)        0.029     5.918    buf1/buffer3/empty_reg
  -------------------------------------------------------------------
                         required time                          5.918    
                         arrival time                          -5.185    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 buf1/buffer1/wptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buf1/buffer1/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.742ns (41.734%)  route 2.432ns (58.266%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.973     0.973    buf1/buffer1/clk
    SLICE_X40Y58         FDRE                                         r  buf1/buffer1/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  buf1/buffer1/wptr_reg[1]/Q
                         net (fo=12, routed)          1.152     2.544    buf1/buffer1/wptr_reg[1]
    SLICE_X42Y61         LUT4 (Prop_lut4_I2_O)        0.321     2.865 r  buf1/buffer1/wptr[7]_i_2/O
                         net (fo=2, routed)           0.667     3.532    buf1/buffer1/wptr[7]_i_2_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I3_O)        0.328     3.860 r  buf1/buffer1/full_n0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.860    buf1/buffer1/full_n0_carry_i_3_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.410 r  buf1/buffer1/full_n0_carry/CO[3]
                         net (fo=1, routed)           0.613     5.023    buf1/buffer1/full_n0
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  buf1/buffer1/full_i_1/O
                         net (fo=1, routed)           0.000     5.147    buf1/buffer1/full_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  buf1/buffer1/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=331, unset)          0.924     5.924    buf1/buffer1/clk
    SLICE_X43Y60         FDRE                                         r  buf1/buffer1/full_reg/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)        0.029     5.918    buf1/buffer1/full_reg
  -------------------------------------------------------------------
                         required time                          5.918    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 buf1/buffer4/wptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buf1/buffer4/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 1.586ns (38.605%)  route 2.522ns (61.395%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.973     0.973    buf1/buffer4/clk
    SLICE_X45Y45         FDRE                                         r  buf1/buffer4/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  buf1/buffer4/wptr_reg[1]/Q
                         net (fo=12, routed)          1.014     2.443    buf1/buffer4/wptr_reg[1]
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.152     2.595 r  buf1/buffer4/wptr[6]_i_2__2/O
                         net (fo=5, routed)           0.338     2.933    buf1/buffer4/wptr[6]_i_2__2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.332     3.265 f  buf1/buffer4/full_n0_carry_i_5__1/O
                         net (fo=1, routed)           0.439     3.704    buf1/buffer4/full_n0_carry_i_5__1_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I1_O)        0.124     3.828 r  buf1/buffer4/full_n0_carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.828    buf1/buffer4/full_n0_carry_i_2__2_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.226 r  buf1/buffer4/full_n0_carry/CO[3]
                         net (fo=1, routed)           0.731     4.957    buf1/buffer4/full_n0
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.081 r  buf1/buffer4/full_i_1__2/O
                         net (fo=1, routed)           0.000     5.081    buf1/buffer4/full_i_1__2_n_0
    SLICE_X44Y46         FDRE                                         r  buf1/buffer4/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=331, unset)          0.924     5.924    buf1/buffer4/clk
    SLICE_X44Y46         FDRE                                         r  buf1/buffer4/full_reg/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X44Y46         FDRE (Setup_fdre_C_D)        0.031     5.920    buf1/buffer4/full_reg
  -------------------------------------------------------------------
                         required time                          5.920    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 buf1/buffer2/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg3/o_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 2.578ns (62.854%)  route 1.524ns (37.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.973     0.973    buf1/buffer2/clk
    RAMB18_X1Y19         RAMB18E1                                     r  buf1/buffer2/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     3.427 r  buf1/buffer2/mem_reg/DOBDO[4]
                         net (fo=3, routed)           1.524     4.951    buf1/buffer1/o_data_reg[5]_0[2]
    SLICE_X47Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.075 r  buf1/buffer1/o_data[4]_i_1__0/O
                         net (fo=1, routed)           0.000     5.075    reg3/D[4]
    SLICE_X47Y55         FDCE                                         r  reg3/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=331, unset)          0.924     5.924    reg3/clk
    SLICE_X47Y55         FDCE                                         r  reg3/o_data_reg[4]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X47Y55         FDCE (Setup_fdce_C_D)        0.029     5.918    reg3/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                          5.918    
                         arrival time                          -5.075    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 buf1/buffer2/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg2/o_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 2.578ns (62.824%)  route 1.526ns (37.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.973     0.973    buf1/buffer2/clk
    RAMB18_X1Y19         RAMB18E1                                     r  buf1/buffer2/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     3.427 r  buf1/buffer2/mem_reg/DOBDO[4]
                         net (fo=3, routed)           1.526     4.953    buf1/buffer1/o_data_reg[5]_0[2]
    SLICE_X47Y55         LUT6 (Prop_lut6_I5_O)        0.124     5.077 r  buf1/buffer1/o_data[4]_i_1__1/O
                         net (fo=1, routed)           0.000     5.077    reg2/o_data_reg[7]_0[4]
    SLICE_X47Y55         FDCE                                         r  reg2/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=331, unset)          0.924     5.924    reg2/clk
    SLICE_X47Y55         FDCE                                         r  reg2/o_data_reg[4]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X47Y55         FDCE (Setup_fdce_C_D)        0.031     5.920    reg2/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                          5.920    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 buf1/buffer4/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg2/o_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 2.578ns (62.940%)  route 1.518ns (37.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.973     0.973    buf1/buffer4/clk
    RAMB18_X1Y18         RAMB18E1                                     r  buf1/buffer4/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     3.427 r  buf1/buffer4/mem_reg/DOBDO[7]
                         net (fo=3, routed)           1.518     4.945    buf1/buffer2/o_data_reg[7]_1[5]
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.069 r  buf1/buffer2/o_data[7]_i_1__1/O
                         net (fo=1, routed)           0.000     5.069    reg2/o_data_reg[7]_0[7]
    SLICE_X48Y56         FDCE                                         r  reg2/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=331, unset)          0.924     5.924    reg2/clk
    SLICE_X48Y56         FDCE                                         r  reg2/o_data_reg[7]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X48Y56         FDCE (Setup_fdce_C_D)        0.031     5.920    reg2/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                          5.920    
                         arrival time                          -5.069    
  -------------------------------------------------------------------
                         slack                                  0.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 reg3/o_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg3/o_data_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.410     0.410    reg3/clk
    SLICE_X40Y55         FDCE                                         r  reg3/o_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg3/o_data_reg[14]/Q
                         net (fo=1, routed)           0.059     0.610    reg3/o_data_reg_n_0_[14]
    SLICE_X40Y55         FDCE                                         r  reg3/o_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.432     0.432    reg3/clk
    SLICE_X40Y55         FDCE                                         r  reg3/o_data_reg[22]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y55         FDCE (Hold_fdce_C_D)         0.076     0.508    reg3/o_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 reg3/o_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg3/o_data_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.410     0.410    reg3/clk
    SLICE_X40Y55         FDCE                                         r  reg3/o_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg3/o_data_reg[13]/Q
                         net (fo=1, routed)           0.058     0.609    reg3/o_data_reg_n_0_[13]
    SLICE_X40Y55         FDCE                                         r  reg3/o_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.432     0.432    reg3/clk
    SLICE_X40Y55         FDCE                                         r  reg3/o_data_reg[21]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y55         FDCE (Hold_fdce_C_D)         0.071     0.503    reg3/o_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 reg3/o_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg3/o_data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.410     0.410    reg3/clk
    SLICE_X40Y55         FDCE                                         r  reg3/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg3/o_data_reg[12]/Q
                         net (fo=1, routed)           0.065     0.616    reg3/o_data_reg_n_0_[12]
    SLICE_X40Y55         FDCE                                         r  reg3/o_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.432     0.432    reg3/clk
    SLICE_X40Y55         FDCE                                         r  reg3/o_data_reg[20]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y55         FDCE (Hold_fdce_C_D)         0.075     0.507    reg3/o_data_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 reg1/o_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg1/o_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.410     0.410    reg1/clk
    SLICE_X48Y54         FDCE                                         r  reg1/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg1/o_data_reg[3]/Q
                         net (fo=2, routed)           0.078     0.629    reg1/Q[3]
    SLICE_X48Y54         FDCE                                         r  reg1/o_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.432     0.432    reg1/clk
    SLICE_X48Y54         FDCE                                         r  reg1/o_data_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X48Y54         FDCE (Hold_fdce_C_D)         0.075     0.507    reg1/o_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 buf1/buffer2/wptr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buf1/buffer2/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.578%)  route 0.198ns (58.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.410     0.410    buf1/buffer2/clk
    SLICE_X48Y47         FDRE                                         r  buf1/buffer2/wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  buf1/buffer2/wptr_reg[8]/Q
                         net (fo=8, routed)           0.198     0.749    buf1/buffer2/wptr_reg[8]
    RAMB18_X1Y19         RAMB18E1                                     r  buf1/buffer2/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.432     0.432    buf1/buffer2/clk
    RAMB18_X1Y19         RAMB18E1                                     r  buf1/buffer2/mem_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X1Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.615    buf1/buffer2/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 reg1/o_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg1/o_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.410     0.410    reg1/clk
    SLICE_X43Y52         FDCE                                         r  reg1/o_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg1/o_data_reg[15]/Q
                         net (fo=1, routed)           0.110     0.661    reg1/o_data[15]
    SLICE_X43Y52         FDCE                                         r  reg1/o_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.432     0.432    reg1/clk
    SLICE_X43Y52         FDCE                                         r  reg1/o_data_reg[23]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y52         FDCE (Hold_fdce_C_D)         0.072     0.504    reg1/o_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 reg2/o_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg2/o_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.410     0.410    reg2/clk
    SLICE_X49Y56         FDCE                                         r  reg2/o_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg2/o_data_reg[8]/Q
                         net (fo=1, routed)           0.113     0.664    reg2/o_data_reg_n_0_[8]
    SLICE_X49Y56         FDCE                                         r  reg2/o_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.432     0.432    reg2/clk
    SLICE_X49Y56         FDCE                                         r  reg2/o_data_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y56         FDCE (Hold_fdce_C_D)         0.075     0.507    reg2/o_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 reg1/o_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv_block/gen_row[0].gen_col[2].mul_data_reg[0][2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.410     0.410    reg1/clk
    SLICE_X47Y54         FDCE                                         r  reg1/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg1/o_data_reg[2]/Q
                         net (fo=2, routed)           0.111     0.663    conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][0]_0[2]
    SLICE_X45Y54         FDCE                                         r  conv_block/gen_row[0].gen_col[2].mul_data_reg[0][2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.432     0.432    conv_block/clk
    SLICE_X45Y54         FDCE                                         r  conv_block/gen_row[0].gen_col[2].mul_data_reg[0][2][2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y54         FDCE (Hold_fdce_C_D)         0.072     0.504    conv_block/gen_row[0].gen_col[2].mul_data_reg[0][2][2]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 wdata_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.410     0.410    clk
    SLICE_X48Y59         FDCE                                         r  wdata_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  wdata_1_reg[6]/Q
                         net (fo=1, routed)           0.113     0.664    wdata_1[6]
    SLICE_X48Y58         FDRE                                         r  wdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.432     0.432    clk
    SLICE_X48Y58         FDRE                                         r  wdata_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X48Y58         FDRE (Hold_fdre_C_D)         0.070     0.502    wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 reg2/o_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg2/o_data_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.410     0.410    reg2/clk
    SLICE_X49Y56         FDCE                                         r  reg2/o_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  reg2/o_data_reg[9]/Q
                         net (fo=1, routed)           0.116     0.667    reg2/o_data_reg_n_0_[9]
    SLICE_X49Y56         FDCE                                         r  reg2/o_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.432     0.432    reg2/clk
    SLICE_X49Y56         FDCE                                         r  reg2/o_data_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y56         FDCE (Hold_fdce_C_D)         0.071     0.503    reg2/o_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X1Y22  buf1/buffer1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X1Y19  buf1/buffer2/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X1Y23  buf1/buffer3/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X1Y18  buf1/buffer4/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y22  buf1/buffer1/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y19  buf1/buffer2/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y23  buf1/buffer3/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y18  buf1/buffer4/mem_reg/CLKBWRCLK
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X42Y53  start_1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X42Y53  start_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X42Y53  start_1_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X42Y53  start_1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X42Y53  start_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X42Y53  start_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X50Y55  wdata_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X50Y55  wdata_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X48Y59  wdata_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X48Y59  wdata_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X50Y58  wdata_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X50Y58  wdata_1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X42Y53  start_1_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X42Y53  start_1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X42Y53  start_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X42Y53  start_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X50Y55  wdata_1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X50Y55  wdata_1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X48Y59  wdata_1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X48Y59  wdata_1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X50Y58  wdata_1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X50Y58  wdata_1_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 conv_block/output_pixel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.973     0.973    conv_block/clk
    SLICE_X40Y54         FDCE                                         r  conv_block/output_pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  conv_block/output_pixel_reg[0]/Q
                         net (fo=0)                   0.973     2.402    output_pixel[0]
                                                                      r  output_pixel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.973     0.973    conv_block/clk
    SLICE_X40Y54         FDCE                                         r  conv_block/output_pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  conv_block/output_pixel_reg[2]/Q
                         net (fo=0)                   0.973     2.402    output_pixel[2]
                                                                      r  output_pixel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.973     0.973    conv_block/clk
    SLICE_X40Y54         FDCE                                         r  conv_block/output_pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  conv_block/output_pixel_reg[4]/Q
                         net (fo=0)                   0.973     2.402    output_pixel[4]
                                                                      r  output_pixel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.973     0.973    conv_block/clk
    SLICE_X40Y54         FDCE                                         r  conv_block/output_pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.456     1.429 r  conv_block/output_pixel_reg[6]/Q
                         net (fo=0)                   0.973     2.402    output_pixel[6]
                                                                      r  output_pixel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.973     0.973    conv_block/clk
    SLICE_X40Y54         FDCE                                         r  conv_block/output_pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.419     1.392 r  conv_block/output_pixel_reg[1]/Q
                         net (fo=0)                   0.973     2.365    output_pixel[1]
                                                                      r  output_pixel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.973     0.973    conv_block/clk
    SLICE_X40Y54         FDCE                                         r  conv_block/output_pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.419     1.392 r  conv_block/output_pixel_reg[3]/Q
                         net (fo=0)                   0.973     2.365    output_pixel[3]
                                                                      r  output_pixel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.973     0.973    conv_block/clk
    SLICE_X40Y54         FDCE                                         r  conv_block/output_pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.419     1.392 r  conv_block/output_pixel_reg[5]/Q
                         net (fo=0)                   0.973     2.365    output_pixel[5]
                                                                      r  output_pixel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.973     0.973    conv_block/clk
    SLICE_X40Y54         FDCE                                         r  conv_block/output_pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.419     1.392 r  conv_block/output_pixel_reg[7]/Q
                         net (fo=0)                   0.973     2.365    output_pixel[7]
                                                                      r  output_pixel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/data_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.973     0.973    conv_block/clk
    SLICE_X39Y52         FDCE                                         r  conv_block/data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDCE (Prop_fdce_C_Q)         0.419     1.392 r  conv_block/data_ready_reg/Q
                         net (fo=11, unset)           0.973     2.365    output_valid
                                                                      r  output_valid (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 conv_block/output_pixel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.410     0.410    conv_block/clk
    SLICE_X40Y54         FDCE                                         r  conv_block/output_pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  conv_block/output_pixel_reg[1]/Q
                         net (fo=0)                   0.410     0.948    output_pixel[1]
                                                                      r  output_pixel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.410     0.410    conv_block/clk
    SLICE_X40Y54         FDCE                                         r  conv_block/output_pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  conv_block/output_pixel_reg[3]/Q
                         net (fo=0)                   0.410     0.948    output_pixel[3]
                                                                      r  output_pixel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.410     0.410    conv_block/clk
    SLICE_X40Y54         FDCE                                         r  conv_block/output_pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  conv_block/output_pixel_reg[5]/Q
                         net (fo=0)                   0.410     0.948    output_pixel[5]
                                                                      r  output_pixel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.410     0.410    conv_block/clk
    SLICE_X40Y54         FDCE                                         r  conv_block/output_pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  conv_block/output_pixel_reg[7]/Q
                         net (fo=0)                   0.410     0.948    output_pixel[7]
                                                                      r  output_pixel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/data_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.410     0.410    conv_block/clk
    SLICE_X39Y52         FDCE                                         r  conv_block/data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  conv_block/data_ready_reg/Q
                         net (fo=11, unset)           0.410     0.948    output_valid
                                                                      r  output_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.410     0.410    conv_block/clk
    SLICE_X40Y54         FDCE                                         r  conv_block/output_pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  conv_block/output_pixel_reg[0]/Q
                         net (fo=0)                   0.410     0.961    output_pixel[0]
                                                                      r  output_pixel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.410     0.410    conv_block/clk
    SLICE_X40Y54         FDCE                                         r  conv_block/output_pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  conv_block/output_pixel_reg[2]/Q
                         net (fo=0)                   0.410     0.961    output_pixel[2]
                                                                      r  output_pixel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.410     0.410    conv_block/clk
    SLICE_X40Y54         FDCE                                         r  conv_block/output_pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  conv_block/output_pixel_reg[4]/Q
                         net (fo=0)                   0.410     0.961    output_pixel[4]
                                                                      r  output_pixel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.410     0.410    conv_block/clk
    SLICE_X40Y54         FDCE                                         r  conv_block/output_pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  conv_block/output_pixel_reg[6]/Q
                         net (fo=0)                   0.410     0.961    output_pixel[6]
                                                                      r  output_pixel[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           334 Endpoints
Min Delay           334 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buf1/buffer4/rptr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.556ns  (logic 0.124ns (3.487%)  route 3.432ns (96.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  n_rst (IN)
                         net (fo=8, unset)            0.973     0.973    conv_block/n_rst
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  conv_block/output_pixel[7]_i_2/O
                         net (fo=316, routed)         2.459     3.556    buf1/buffer4/full_reg_0
    SLICE_X46Y45         FDRE                                         r  buf1/buffer4/rptr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.924     0.924    buf1/buffer4/clk
    SLICE_X46Y45         FDRE                                         r  buf1/buffer4/rptr_reg[0]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buf1/buffer4/rptr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.556ns  (logic 0.124ns (3.487%)  route 3.432ns (96.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  n_rst (IN)
                         net (fo=8, unset)            0.973     0.973    conv_block/n_rst
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  conv_block/output_pixel[7]_i_2/O
                         net (fo=316, routed)         2.459     3.556    buf1/buffer4/full_reg_0
    SLICE_X46Y45         FDRE                                         r  buf1/buffer4/rptr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.924     0.924    buf1/buffer4/clk
    SLICE_X46Y45         FDRE                                         r  buf1/buffer4/rptr_reg[4]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            reg1/o_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.459ns  (logic 0.124ns (3.585%)  route 3.335ns (96.415%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  n_rst (IN)
                         net (fo=8, unset)            0.973     0.973    conv_block/n_rst
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  conv_block/output_pixel[7]_i_2/O
                         net (fo=316, routed)         2.362     3.459    reg1/o_data_reg[23]_1
    SLICE_X48Y46         FDCE                                         f  reg1/o_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.924     0.924    reg1/clk
    SLICE_X48Y46         FDCE                                         r  reg1/o_data_reg[0]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            reg3/o_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.459ns  (logic 0.124ns (3.585%)  route 3.335ns (96.415%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  n_rst (IN)
                         net (fo=8, unset)            0.973     0.973    conv_block/n_rst
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  conv_block/output_pixel[7]_i_2/O
                         net (fo=316, routed)         2.362     3.459    reg3/o_data_reg[23]_1
    SLICE_X48Y46         FDCE                                         f  reg3/o_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.924     0.924    reg3/clk
    SLICE_X48Y46         FDCE                                         r  reg3/o_data_reg[0]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            reg2/o_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.454ns  (logic 0.124ns (3.590%)  route 3.330ns (96.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  n_rst (IN)
                         net (fo=8, unset)            0.973     0.973    conv_block/n_rst
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124     1.097 f  conv_block/output_pixel[7]_i_2/O
                         net (fo=316, routed)         2.357     3.454    reg2/o_data_reg[23]_0
    SLICE_X49Y46         FDCE                                         f  reg2/o_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.924     0.924    reg2/clk
    SLICE_X49Y46         FDCE                                         r  reg2/o_data_reg[0]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buf1/buffer2/wptr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.310ns  (logic 0.124ns (3.746%)  route 3.186ns (96.254%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  n_rst (IN)
                         net (fo=8, unset)            0.973     0.973    conv_block/n_rst
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  conv_block/output_pixel[7]_i_2/O
                         net (fo=316, routed)         2.213     3.310    buf1/buffer2/full_reg_1
    SLICE_X48Y47         FDRE                                         r  buf1/buffer2/wptr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.924     0.924    buf1/buffer2/clk
    SLICE_X48Y47         FDRE                                         r  buf1/buffer2/wptr_reg[8]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buf1/buffer4/rptr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.242ns  (logic 0.124ns (3.825%)  route 3.118ns (96.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  n_rst (IN)
                         net (fo=8, unset)            0.973     0.973    conv_block/n_rst
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  conv_block/output_pixel[7]_i_2/O
                         net (fo=316, routed)         2.145     3.242    buf1/buffer4/full_reg_0
    SLICE_X45Y45         FDRE                                         r  buf1/buffer4/rptr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.924     0.924    buf1/buffer4/clk
    SLICE_X45Y45         FDRE                                         r  buf1/buffer4/rptr_reg[1]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buf1/buffer4/rptr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.242ns  (logic 0.124ns (3.825%)  route 3.118ns (96.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  n_rst (IN)
                         net (fo=8, unset)            0.973     0.973    conv_block/n_rst
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  conv_block/output_pixel[7]_i_2/O
                         net (fo=316, routed)         2.145     3.242    buf1/buffer4/full_reg_0
    SLICE_X45Y45         FDRE                                         r  buf1/buffer4/rptr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.924     0.924    buf1/buffer4/clk
    SLICE_X45Y45         FDRE                                         r  buf1/buffer4/rptr_reg[2]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buf1/buffer4/wptr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.242ns  (logic 0.124ns (3.825%)  route 3.118ns (96.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  n_rst (IN)
                         net (fo=8, unset)            0.973     0.973    conv_block/n_rst
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  conv_block/output_pixel[7]_i_2/O
                         net (fo=316, routed)         2.145     3.242    buf1/buffer4/full_reg_0
    SLICE_X45Y45         FDRE                                         r  buf1/buffer4/wptr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.924     0.924    buf1/buffer4/clk
    SLICE_X45Y45         FDRE                                         r  buf1/buffer4/wptr_reg[1]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            buf1/buffer4/wptr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.242ns  (logic 0.124ns (3.825%)  route 3.118ns (96.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  n_rst (IN)
                         net (fo=8, unset)            0.973     0.973    conv_block/n_rst
    SLICE_X47Y57         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  conv_block/output_pixel[7]_i_2/O
                         net (fo=316, routed)         2.145     3.242    buf1/buffer4/full_reg_0
    SLICE_X45Y45         FDRE                                         r  buf1/buffer4/wptr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.924     0.924    buf1/buffer4/clk
    SLICE_X45Y45         FDRE                                         r  buf1/buffer4/wptr_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            start_1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.410     0.410    i_start
    SLICE_X42Y53         FDCE                                         r  start_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.432     0.432    clk
    SLICE_X42Y53         FDCE                                         r  start_1_reg/C

Slack:                    inf
  Source:                 i_wdata[0]
                            (input port)
  Destination:            wdata_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata[0] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata[0]
    SLICE_X50Y55         FDCE                                         r  wdata_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.432     0.432    clk
    SLICE_X50Y55         FDCE                                         r  wdata_1_reg[0]/C

Slack:                    inf
  Source:                 i_wdata[1]
                            (input port)
  Destination:            wdata_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata[1] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata[1]
    SLICE_X48Y59         FDCE                                         r  wdata_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.432     0.432    clk
    SLICE_X48Y59         FDCE                                         r  wdata_1_reg[1]/C

Slack:                    inf
  Source:                 i_wdata[2]
                            (input port)
  Destination:            wdata_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata[2] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata[2]
    SLICE_X50Y58         FDCE                                         r  wdata_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.432     0.432    clk
    SLICE_X50Y58         FDCE                                         r  wdata_1_reg[2]/C

Slack:                    inf
  Source:                 i_wdata[3]
                            (input port)
  Destination:            wdata_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata[3] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata[3]
    SLICE_X50Y55         FDCE                                         r  wdata_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.432     0.432    clk
    SLICE_X50Y55         FDCE                                         r  wdata_1_reg[3]/C

Slack:                    inf
  Source:                 i_wdata[4]
                            (input port)
  Destination:            wdata_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata[4] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata[4]
    SLICE_X50Y58         FDCE                                         r  wdata_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.432     0.432    clk
    SLICE_X50Y58         FDCE                                         r  wdata_1_reg[4]/C

Slack:                    inf
  Source:                 i_wdata[5]
                            (input port)
  Destination:            wdata_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata[5] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata[5]
    SLICE_X48Y59         FDCE                                         r  wdata_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.432     0.432    clk
    SLICE_X48Y59         FDCE                                         r  wdata_1_reg[5]/C

Slack:                    inf
  Source:                 i_wdata[6]
                            (input port)
  Destination:            wdata_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata[6] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata[6]
    SLICE_X48Y59         FDCE                                         r  wdata_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.432     0.432    clk
    SLICE_X48Y59         FDCE                                         r  wdata_1_reg[6]/C

Slack:                    inf
  Source:                 i_wdata[7]
                            (input port)
  Destination:            wdata_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_wdata[7] (IN)
                         net (fo=0)                   0.410     0.410    i_wdata[7]
    SLICE_X50Y58         FDCE                                         r  wdata_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.432     0.432    clk
    SLICE_X50Y58         FDCE                                         r  wdata_1_reg[7]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  n_rst (IN)
                         net (fo=8, unset)            0.410     0.410    n_rst
    SLICE_X49Y55         FDRE                                         r  wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=331, unset)          0.432     0.432    clk
    SLICE_X49Y55         FDRE                                         r  wdata_reg[0]/C





