
*** Running vivado
    with args -log top2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top2.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top2.tcl -notrace
Command: synth_design -top top2 -part xc7k325tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10132 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 389.500 ; gain = 103.375
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top2' [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/top2.v:23]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [C:/Xilinx_Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [C:/Xilinx_Vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
INFO: [Synth 8-6157] synthesizing module 'top' [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Detect' [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/Detect.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Detect' (2#1) [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/Detect.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF' [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:23]
WARNING: [Synth 8-6014] Unused sequential element r1_reg was removed.  [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:77]
WARNING: [Synth 8-6014] Unused sequential element r2_reg was removed.  [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:78]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
WARNING: [Synth 8-3848] Net instructions in module/entity IF does not have driver. [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:34]
INFO: [Synth 8-6155] done synthesizing module 'IF' (3#1) [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IF.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID' [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID' (4#1) [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'EX' [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/EX.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/EX.v:94]
WARNING: [Synth 8-6014] Unused sequential element B_reg was removed.  [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/EX.v:82]
INFO: [Synth 8-6155] done synthesizing module 'EX' (5#1) [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/EX.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM' [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (6#1) [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'WB' [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WB' (7#1) [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/WB.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFID' [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IFID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFID' (8#1) [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IFID.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEX' [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IDEX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEX' (9#1) [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/IDEX.v:23]
WARNING: [Synth 8-350] instance 'pr2' of module 'IDEX' requires 30 connections, but only 28 given [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/top.v:214]
INFO: [Synth 8-6157] synthesizing module 'EXMEM' [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/EXMEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXMEM' (10#1) [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/EXMEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWB' [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/MEMWB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWB' (11#1) [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/MEMWB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (12#1) [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [E:/archlabs/lab06_board/lab06.srcs/sources_1/imports/lab2_IP/display.v:2]
INFO: [Synth 8-6155] done synthesizing module 'display' (13#1) [E:/archlabs/lab06_board/lab06.srcs/sources_1/imports/lab2_IP/display.v:2]
WARNING: [Synth 8-350] instance 'dis' of module 'display' requires 14 connections, but only 12 given [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/top2.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top2' (14#1) [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/top2.v:23]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[31]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[30]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[29]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[28]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[27]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[26]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[25]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[24]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[23]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[22]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[21]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[20]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[19]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[18]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[17]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[16]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[15]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[14]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[13]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[12]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[11]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[10]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[9]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[8]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[7]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[6]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[5]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[4]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[3]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[2]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[1]
WARNING: [Synth 8-3331] design Detect has unconnected port INS[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 447.602 ; gain = 161.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin pr2:in_writedst[4] to constant 0 [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/top.v:214]
WARNING: [Synth 8-3295] tying undriven pin pr2:in_writedst[3] to constant 0 [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/top.v:214]
WARNING: [Synth 8-3295] tying undriven pin pr2:in_writedst[2] to constant 0 [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/top.v:214]
WARNING: [Synth 8-3295] tying undriven pin pr2:in_writedst[1] to constant 0 [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/top.v:214]
WARNING: [Synth 8-3295] tying undriven pin pr2:in_writedst[0] to constant 0 [E:/archlabs/lab06_board/lab06.srcs/sources_1/new/top.v:214]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 447.602 ; gain = 161.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 447.602 ; gain = 161.477
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/archlabs/lab06_board/lab06.srcs/constrs_1/new/lab06.xdc]
Finished Parsing XDC File [E:/archlabs/lab06_board/lab06.srcs/constrs_1/new/lab06.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/archlabs/lab06_board/lab06.srcs/constrs_1/new/lab06.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 848.367 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 848.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 848.367 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 848.367 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:01:39 . Memory (MB): peak = 848.367 ; gain = 562.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:01:39 . Memory (MB): peak = 848.367 ; gain = 562.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:01:39 . Memory (MB): peak = 848.367 ; gain = 562.242
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "alusrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regdst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regwrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regmemtoreg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memread" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memwrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isbranch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "reg_zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "reg_zero" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "reg_zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:01:42 . Memory (MB): peak = 848.367 ; gain = 562.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 32    
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 57    
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 32    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 123   
	   6 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 256   
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module Detect 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module IF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 32    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 32    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   6 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 256   
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 37    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 102   
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
Module EX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IFID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module IDEX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
Module EXMEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MEMWB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "t/s3/reg_zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "t/s3/reg_zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "t/s3/reg_zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "t/s3/reg_zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 't/s1/w_reg[3]' (FDE) to 't/s1/w_reg[0]'
INFO: [Synth 8-3886] merging instance 't/s1/w_reg[4]' (FDE) to 't/s1/w_reg[0]'
INFO: [Synth 8-3886] merging instance 't/s1/w_reg[2]' (FDE) to 't/s1/w_reg[0]'
INFO: [Synth 8-3886] merging instance 't/s1/w_reg[1]' (FDE) to 't/s1/w_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s1/w_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\t/s1/w_valid_reg )
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[8]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[9]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[10]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[11]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[12]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[13]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[14]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[4]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[5]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[6]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[21]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[22]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[23]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[24]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[25]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[7]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[15]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[16]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[17]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[18]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[19]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[20]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[2]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[3]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[1]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[0]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[8]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[9]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[10]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[11]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[12]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[13]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[14]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[4]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[5]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[6]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[21]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[22]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[23]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[24]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[25]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[7]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[15]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[16]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[17]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[18]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[19]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[20]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[2]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[3]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[1]' (FDR_1) to 't/pr1/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[0]' (FDR_1) to 't/pr1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s2/INS_reg[11]' (FDR) to 't/s2/reg_signext_reg[11]'
INFO: [Synth 8-3886] merging instance 't/s2/INS_reg[12]' (FDR) to 't/s2/reg_signext_reg[12]'
INFO: [Synth 8-3886] merging instance 't/s2/INS_reg[13]' (FDR) to 't/s2/reg_signext_reg[13]'
INFO: [Synth 8-3886] merging instance 't/s2/INS_reg[14]' (FDR) to 't/s2/reg_signext_reg[14]'
INFO: [Synth 8-3886] merging instance 't/s2/INS_reg[15]' (FDR) to 't/s2/reg_signext_reg[15]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[29]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[30]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[28]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[27]' (FDR) to 't/s1/INS_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s1/INS_reg[31]' (FDR) to 't/s1/INS_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s1/INS_reg[26] )
INFO: [Synth 8-3886] merging instance 't/s2/INS_reg[8]' (FDR) to 't/s2/reg_signext_reg[8]'
INFO: [Synth 8-3886] merging instance 't/s2/INS_reg[9]' (FDR) to 't/s2/reg_signext_reg[9]'
INFO: [Synth 8-3886] merging instance 't/s2/INS_reg[10]' (FDR) to 't/s2/reg_signext_reg[10]'
INFO: [Synth 8-3886] merging instance 't/s2/reg_signext_reg[15]' (FDR) to 't/s2/reg_signext_reg[16]'
INFO: [Synth 8-3886] merging instance 't/s2/reg_signext_reg[16]' (FDR) to 't/s2/reg_signext_reg[17]'
INFO: [Synth 8-3886] merging instance 't/s2/reg_signext_reg[17]' (FDR) to 't/s2/reg_signext_reg[18]'
INFO: [Synth 8-3886] merging instance 't/s2/reg_signext_reg[18]' (FDR) to 't/s2/reg_signext_reg[19]'
INFO: [Synth 8-3886] merging instance 't/s2/reg_signext_reg[19]' (FDR) to 't/s2/reg_signext_reg[20]'
INFO: [Synth 8-3886] merging instance 't/s2/reg_signext_reg[20]' (FDR) to 't/s2/reg_signext_reg[21]'
INFO: [Synth 8-3886] merging instance 't/s2/reg_signext_reg[21]' (FDR) to 't/s2/reg_signext_reg[22]'
INFO: [Synth 8-3886] merging instance 't/s2/reg_signext_reg[22]' (FDR) to 't/s2/reg_signext_reg[23]'
INFO: [Synth 8-3886] merging instance 't/s2/reg_signext_reg[23]' (FDR) to 't/s2/reg_signext_reg[24]'
INFO: [Synth 8-3886] merging instance 't/s2/reg_signext_reg[24]' (FDR) to 't/s2/reg_signext_reg[25]'
INFO: [Synth 8-3886] merging instance 't/s2/reg_signext_reg[25]' (FDR) to 't/s2/reg_signext_reg[26]'
INFO: [Synth 8-3886] merging instance 't/s2/reg_signext_reg[26]' (FDR) to 't/s2/reg_signext_reg[27]'
INFO: [Synth 8-3886] merging instance 't/s2/reg_signext_reg[27]' (FDR) to 't/s2/reg_signext_reg[28]'
INFO: [Synth 8-3886] merging instance 't/s2/reg_signext_reg[28]' (FDR) to 't/s2/reg_signext_reg[29]'
INFO: [Synth 8-3886] merging instance 't/s2/reg_signext_reg[29]' (FDR) to 't/s2/reg_signext_reg[30]'
INFO: [Synth 8-3886] merging instance 't/s2/reg_signext_reg[30]' (FDR) to 't/s2/reg_signext_reg[31]'
INFO: [Synth 8-3886] merging instance 't/s2/reg_signext_reg[0]' (FDR) to 't/s2/INS_reg[0]'
INFO: [Synth 8-3886] merging instance 't/s2/reg_signext_reg[1]' (FDR) to 't/s2/INS_reg[1]'
INFO: [Synth 8-3886] merging instance 't/s2/reg_signext_reg[2]' (FDR) to 't/s2/INS_reg[2]'
INFO: [Synth 8-3886] merging instance 't/s2/reg_signext_reg[3]' (FDR) to 't/s2/INS_reg[3]'
INFO: [Synth 8-3886] merging instance 't/s2/INS_reg[4]' (FDR) to 't/s2/reg_signext_reg[4]'
INFO: [Synth 8-3886] merging instance 't/s2/INS_reg[5]' (FDR) to 't/s2/reg_signext_reg[5]'
INFO: [Synth 8-3886] merging instance 't/s2/INS_reg[6]' (FDR) to 't/s2/reg_signext_reg[6]'
INFO: [Synth 8-3886] merging instance 't/s2/INS_reg[7]' (FDR) to 't/s2/reg_signext_reg[7]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[29]' (FDR_1) to 't/pr1/INS_reg[26]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[30]' (FDR_1) to 't/pr1/INS_reg[26]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[28]' (FDR_1) to 't/pr1/INS_reg[26]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[27]' (FDR_1) to 't/pr1/INS_reg[26]'
INFO: [Synth 8-3886] merging instance 't/pr1/INS_reg[31]' (FDR_1) to 't/pr1/INS_reg[26]'
INFO: [Synth 8-3886] merging instance 't/s2/registers_reg[0][8]' (FDR) to 't/s2/reg_a_reg[8]'
INFO: [Synth 8-3886] merging instance 't/s2/registers_reg[0][9]' (FDR) to 't/s2/reg_a_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s2 /\INS_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s2 /\INS_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s2 /\INS_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s2 /\INS_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s2 /\INS_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s2 /\reg_signext_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s2 /\reg_signext_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s2 /\reg_signext_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s2 /\reg_signext_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s2 /\reg_signext_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s2 /\reg_signext_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s2 /\reg_signext_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s2 /\reg_signext_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s2 /\reg_signext_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s2 /\reg_signext_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s2 /\reg_signext_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s2 /\reg_signext_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s2 /\INS_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s2 /\INS_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s2 /\INS_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s2 /\INS_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s3/aluctr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/s4/reg_writedst_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:01:47 . Memory (MB): peak = 848.367 ; gain = 562.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:01:59 . Memory (MB): peak = 848.367 ; gain = 562.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:59 . Memory (MB): peak = 848.367 ; gain = 562.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:01:59 . Memory (MB): peak = 848.367 ; gain = 562.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:02:02 . Memory (MB): peak = 848.367 ; gain = 562.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:02:02 . Memory (MB): peak = 848.367 ; gain = 562.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:02:02 . Memory (MB): peak = 848.367 ; gain = 562.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:02:02 . Memory (MB): peak = 848.367 ; gain = 562.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:02:02 . Memory (MB): peak = 848.367 ; gain = 562.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:02:02 . Memory (MB): peak = 848.367 ; gain = 562.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |display       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |display |     1|
|2     |BUFG    |     1|
|3     |LUT1    |     1|
|4     |LUT2    |     1|
|5     |FDRE    |     2|
|6     |IBUFGDS |     1|
|7     |OBUF    |     6|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    20|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:02:02 . Memory (MB): peak = 848.367 ; gain = 562.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:01:01 . Memory (MB): peak = 848.367 ; gain = 161.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:02:02 . Memory (MB): peak = 848.367 ; gain = 562.242
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [E:/archlabs/lab06_board/lab06.srcs/sources_1/imports/lab2_IP/display.edif]
Finished Parsing EDIF File [E:/archlabs/lab06_board/lab06.srcs/sources_1/imports/lab2_IP/display.edif]
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dis/led_clk' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dis/led_do' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dis/seg_clk' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dis/seg_do' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 866.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
188 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:02:22 . Memory (MB): peak = 866.566 ; gain = 593.527
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 866.566 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/archlabs/lab06_board/lab06.runs/synth_2/top2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top2_utilization_synth.rpt -pb top2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  8 07:46:30 2019...
