<<<<<<< HEAD
<<<<<<< HEAD
Loading plugins phase: Elapsed time ==> 0s.922ms
=======
Loading plugins phase: Elapsed time ==> 0s.265ms
>>>>>>> kodizhuk/master
=======
Loading plugins phase: Elapsed time ==> 0s.251ms
>>>>>>> kz/master
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p c:\Cypress\Mainline_v2\Start\start_v0.cydsn\start_v0.cyprj -d CY8C4247LQI-BL483 -s c:\Cypress\Mainline_v2\Start\start_v0.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
<<<<<<< HEAD
<<<<<<< HEAD
Elaboration phase: Elapsed time ==> 10s.472ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.468ms
=======
Elaboration phase: Elapsed time ==> 1s.765ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.078ms
>>>>>>> kodizhuk/master
=======
Elaboration phase: Elapsed time ==> 1s.741ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.050ms
>>>>>>> kz/master
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  start_v0.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=c:\Cypress\Mainline_v2\Start\start_v0.cydsn\start_v0.cyprj -dcpsoc3 start_v0.v -verilog
======================================================================

======================================================================
Compiling:  start_v0.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=c:\Cypress\Mainline_v2\Start\start_v0.cydsn\start_v0.cyprj -dcpsoc3 start_v0.v -verilog
======================================================================

======================================================================
Compiling:  start_v0.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=c:\Cypress\Mainline_v2\Start\start_v0.cydsn\start_v0.cyprj -dcpsoc3 -verilog start_v0.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
<<<<<<< HEAD
<<<<<<< HEAD
Mon Aug 15 10:52:38 2016
=======
Tue Aug 16 14:23:23 2016
>>>>>>> kodizhuk/master
=======
Mon Aug 29 22:55:12 2016
>>>>>>> kz/master


======================================================================
Compiling:  start_v0.v
Program  :   vpp
Options  :    -yv2 -q10 start_v0.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
<<<<<<< HEAD
<<<<<<< HEAD
Mon Aug 15 10:52:38 2016
=======
Tue Aug 16 14:23:23 2016
>>>>>>> kodizhuk/master
=======
Mon Aug 29 22:55:12 2016
>>>>>>> kz/master

Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'start_v0.ctl'.
C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  start_v0.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=c:\Cypress\Mainline_v2\Start\start_v0.cydsn\start_v0.cyprj -dcpsoc3 -verilog start_v0.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
<<<<<<< HEAD
<<<<<<< HEAD
Mon Aug 15 10:52:38 2016

Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'c:\Cypress\Mainline_v2\Start\start_v0.cydsn\codegentemp\start_v0.ctl'.
Linking 'c:\Cypress\Mainline_v2\Start\start_v0.cydsn\codegentemp\start_v0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
=======
Tue Aug 16 14:23:23 2016
=======
Mon Aug 29 22:55:13 2016
>>>>>>> kz/master

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Cypress\system-start-finish\vesion 2\fw\start\sandbox\v3\Start(state machine)\start_v0.cydsn\codegentemp\start_v0.ctl'.
Linking 'D:\Cypress\system-start-finish\vesion 2\fw\start\sandbox\v3\Start(state machine)\start_v0.cydsn\codegentemp\start_v0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
>>>>>>> kodizhuk/master

tovif:  No errors.


======================================================================
Compiling:  start_v0.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=c:\Cypress\Mainline_v2\Start\start_v0.cydsn\start_v0.cyprj -dcpsoc3 -verilog start_v0.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
<<<<<<< HEAD
<<<<<<< HEAD
Mon Aug 15 10:52:39 2016

Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'c:\Cypress\Mainline_v2\Start\start_v0.cydsn\codegentemp\start_v0.ctl'.
Linking 'c:\Cypress\Mainline_v2\Start\start_v0.cydsn\codegentemp\start_v0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
=======
Tue Aug 16 14:23:24 2016
=======
Mon Aug 29 22:55:13 2016
>>>>>>> kz/master

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Cypress\system-start-finish\vesion 2\fw\start\sandbox\v3\Start(state machine)\start_v0.cydsn\codegentemp\start_v0.ctl'.
Linking 'D:\Cypress\system-start-finish\vesion 2\fw\start\sandbox\v3\Start(state machine)\start_v0.cydsn\codegentemp\start_v0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
>>>>>>> kodizhuk/master

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_XB:Net_1257\
	\UART_XB:uncfg_rx_irq\
	\UART_XB:Net_1099\
	\UART_XB:Net_1258\
	Net_132
	Net_133
	Net_134
	Net_135
	Net_136
	Net_137
	Net_138
	Net_122
	Net_123
	\AppDelay:TimerUDB:ctrl_ten\
	\AppDelay:TimerUDB:ctrl_cmode_0\
	\AppDelay:TimerUDB:ctrl_tmode_1\
	\AppDelay:TimerUDB:ctrl_tmode_0\
	\AppDelay:TimerUDB:ctrl_ic_1\
	\AppDelay:TimerUDB:ctrl_ic_0\
	Net_173
	Net_172
	\AppDelay:TimerUDB:zeros_3\


Deleted 22 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \SW_UART_DEBUG:tmpOE__tx_net_0\
Aliasing \Timer_LED:Net_75\ to zero
Aliasing \Timer_LED:Net_69\ to \SW_UART_DEBUG:tmpOE__tx_net_0\
Aliasing \Timer_LED:Net_66\ to zero
Aliasing \Timer_LED:Net_82\ to zero
Aliasing \Timer_LED:Net_72\ to zero
Aliasing \UART_XB:select_s_wire\ to zero
Aliasing \UART_XB:sclk_s_wire\ to zero
Aliasing \UART_XB:mosi_s_wire\ to zero
Aliasing \UART_XB:miso_m_wire\ to zero
Aliasing \UART_XB:tmpOE__tx_net_0\ to \SW_UART_DEBUG:tmpOE__tx_net_0\
Aliasing \UART_XB:tmpOE__rx_net_0\ to \SW_UART_DEBUG:tmpOE__tx_net_0\
Aliasing \UART_XB:cts_wire\ to zero
Aliasing Net_12 to zero
Aliasing \AppDelay:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \AppDelay:TimerUDB:trigger_enable\ to \SW_UART_DEBUG:tmpOE__tx_net_0\
Aliasing \AppDelay:TimerUDB:status_6\ to zero
Aliasing \AppDelay:TimerUDB:status_5\ to zero
Aliasing \AppDelay:TimerUDB:status_4\ to zero
Aliasing \AppDelay:TimerUDB:status_0\ to \AppDelay:TimerUDB:tc_i\
Aliasing \LCD:tmpOE__LCDPort_net_6\ to \SW_UART_DEBUG:tmpOE__tx_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \SW_UART_DEBUG:tmpOE__tx_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \SW_UART_DEBUG:tmpOE__tx_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \SW_UART_DEBUG:tmpOE__tx_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \SW_UART_DEBUG:tmpOE__tx_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \SW_UART_DEBUG:tmpOE__tx_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \SW_UART_DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__GatePin_net_0 to \SW_UART_DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__LED_PIN_net_0 to \SW_UART_DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__debug_net_0 to \SW_UART_DEBUG:tmpOE__tx_net_0\
Aliasing \AppDelay:TimerUDB:capture_last\\D\ to zero
Aliasing \AppDelay:TimerUDB:capture_out_reg_i\\D\ to \AppDelay:TimerUDB:capt_fifo_load_int\
Removing Rhs of wire one[6] = \SW_UART_DEBUG:tmpOE__tx_net_0\[1]
Removing Lhs of wire \Timer_LED:Net_81\[9] = Net_206[21]
Removing Lhs of wire \Timer_LED:Net_75\[10] = zero[2]
Removing Lhs of wire \Timer_LED:Net_69\[11] = one[6]
Removing Lhs of wire \Timer_LED:Net_66\[12] = zero[2]
Removing Lhs of wire \Timer_LED:Net_82\[13] = zero[2]
Removing Lhs of wire \Timer_LED:Net_72\[14] = zero[2]
Removing Lhs of wire \UART_XB:select_s_wire\[24] = zero[2]
Removing Rhs of wire \UART_XB:rx_wire\[25] = \UART_XB:Net_1268\[26]
Removing Lhs of wire \UART_XB:Net_1170\[29] = \UART_XB:Net_847\[23]
Removing Lhs of wire \UART_XB:sclk_s_wire\[30] = zero[2]
Removing Lhs of wire \UART_XB:mosi_s_wire\[31] = zero[2]
Removing Lhs of wire \UART_XB:miso_m_wire\[32] = zero[2]
Removing Lhs of wire \UART_XB:tmpOE__tx_net_0\[34] = one[6]
Removing Lhs of wire \UART_XB:tmpOE__rx_net_0\[45] = one[6]
Removing Lhs of wire \UART_XB:cts_wire\[49] = zero[2]
Removing Lhs of wire Net_12[78] = zero[2]
Removing Lhs of wire \AppDelay:TimerUDB:ctrl_enable\[92] = \AppDelay:TimerUDB:control_7\[84]
Removing Lhs of wire \AppDelay:TimerUDB:ctrl_cmode_1\[94] = zero[2]
Removing Rhs of wire \AppDelay:TimerUDB:timer_enable\[103] = \AppDelay:TimerUDB:runmode_enable\[116]
Removing Rhs of wire \AppDelay:TimerUDB:run_mode\[104] = \AppDelay:TimerUDB:hwEnable_reg\[105]
Removing Lhs of wire \AppDelay:TimerUDB:trigger_enable\[107] = one[6]
Removing Lhs of wire \AppDelay:TimerUDB:tc_i\[109] = \AppDelay:TimerUDB:status_tc\[106]
Removing Lhs of wire \AppDelay:TimerUDB:hwEnable\[111] = \AppDelay:TimerUDB:control_7\[84]
Removing Lhs of wire \AppDelay:TimerUDB:capt_fifo_load_int\[115] = \AppDelay:TimerUDB:capt_fifo_load\[102]
Removing Lhs of wire \AppDelay:TimerUDB:status_6\[119] = zero[2]
Removing Lhs of wire \AppDelay:TimerUDB:status_5\[120] = zero[2]
Removing Lhs of wire \AppDelay:TimerUDB:status_4\[121] = zero[2]
Removing Lhs of wire \AppDelay:TimerUDB:status_0\[122] = \AppDelay:TimerUDB:status_tc\[106]
Removing Lhs of wire \AppDelay:TimerUDB:status_1\[123] = \AppDelay:TimerUDB:capt_fifo_load\[102]
Removing Rhs of wire \AppDelay:TimerUDB:status_2\[124] = \AppDelay:TimerUDB:fifo_full\[125]
Removing Rhs of wire \AppDelay:TimerUDB:status_3\[126] = \AppDelay:TimerUDB:fifo_nempty\[127]
Removing Lhs of wire \AppDelay:TimerUDB:cs_addr_2\[130] = zero[2]
Removing Lhs of wire \AppDelay:TimerUDB:cs_addr_1\[131] = \AppDelay:TimerUDB:trig_reg\[118]
Removing Lhs of wire \AppDelay:TimerUDB:cs_addr_0\[132] = \AppDelay:TimerUDB:per_zero\[108]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[264] = one[6]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[265] = one[6]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[266] = one[6]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[267] = one[6]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[268] = one[6]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[269] = one[6]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[270] = one[6]
Removing Lhs of wire tmpOE__GatePin_net_0[292] = one[6]
Removing Lhs of wire tmpOE__LED_PIN_net_0[302] = one[6]
Removing Lhs of wire tmpOE__debug_net_0[308] = one[6]
Removing Lhs of wire \AppDelay:TimerUDB:capture_last\\D\[313] = zero[2]
Removing Lhs of wire \AppDelay:TimerUDB:hwEnable_reg\\D\[314] = \AppDelay:TimerUDB:control_7\[84]
Removing Lhs of wire \AppDelay:TimerUDB:tc_reg_i\\D\[315] = \AppDelay:TimerUDB:status_tc\[106]
Removing Lhs of wire \AppDelay:TimerUDB:capture_out_reg_i\\D\[316] = \AppDelay:TimerUDB:capt_fifo_load\[102]

------------------------------------------------------
Aliased 0 equations, 49 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\AppDelay:TimerUDB:fifo_load_polarized\' (cost = 0):
\AppDelay:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\AppDelay:TimerUDB:status_tc\' (cost = 3):
\AppDelay:TimerUDB:status_tc\ <= ((\AppDelay:TimerUDB:run_mode\ and \AppDelay:TimerUDB:per_zero\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 4 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \AppDelay:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \AppDelay:TimerUDB:capt_fifo_load\[102] = zero[2]
Removing Lhs of wire \AppDelay:TimerUDB:trig_reg\[118] = \AppDelay:TimerUDB:timer_enable\[103]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=c:\Cypress\Mainline_v2\Start\start_v0.cydsn\start_v0.cyprj -dcpsoc3 start_v0.v -verilog
</CYPRESSTAG>
<<<<<<< HEAD
<<<<<<< HEAD
Warp synthesis phase: Elapsed time ==> 2s.422ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Monday, 15 August 2016 10:52:40
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=c:\Cypress\Mainline_v2\Start\start_v0.cydsn\start_v0.cyprj -d CY8C4247LQI-BL483 start_v0.v -verilog
=======
Warp synthesis phase: Elapsed time ==> 0s.593ms
=======
Warp synthesis phase: Elapsed time ==> 0s.582ms
>>>>>>> kz/master
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Monday, 29 August 2016 22:55:13
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Cypress\system-start-finish\vesion 2\fw\start\sandbox\v3\Start(state machine)\start_v0.cydsn\start_v0.cyprj -d CY8C4247LQI-BL483 start_v0.v -verilog
>>>>>>> kodizhuk/master
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
<<<<<<< HEAD
Design parsing phase: Elapsed time ==> 0s.046ms
=======
Design parsing phase: Elapsed time ==> 0s.039ms
>>>>>>> kz/master
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \AppDelay:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \AppDelay:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock timer_clock_1 to clock LFCLK because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 1: Automatic-assigning  clock 'UART_XB_SCBCLK'. Signal=\UART_XB:Net_847_ff1\
    Fixed Function Clock 7: Automatic-assigning  clock 'timer_clock'. Signal=Net_206_ff7
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \AppDelay:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: LFCLK was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFCLK, EnableOut: ClockBlock_LFCLK__SYNC:synccell.out
    UDB Clk/Enable \AppDelay:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: LFCLK was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFCLK, EnableOut: ClockBlock_LFCLK__SYNC_1:synccell.out
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \SW_UART_DEBUG:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SW_UART_DEBUG:tx(0)\__PA ,
            pad => \SW_UART_DEBUG:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_XB:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_XB:tx(0)\__PA ,
            input => \UART_XB:tx_wire\ ,
            pad => \UART_XB:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_XB:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_XB:rx(0)\__PA ,
            fb => \UART_XB:rx_wire\ ,
            pad => \UART_XB:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = GatePin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => GatePin(0)__PA ,
            fb => Net_194 ,
            annotation => Net_180 ,
            pad => GatePin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_PIN(0)__PA ,
            annotation => Net_210 ,
            pad => LED_PIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = debug(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => debug(0)__PA ,
            pad => debug(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\AppDelay:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \AppDelay:TimerUDB:run_mode\ * \AppDelay:TimerUDB:per_zero\
        );
        Output = \AppDelay:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_185, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_194
        );
        Output = Net_185 (fanout=1)

    MacroCell: Name=\AppDelay:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \AppDelay:TimerUDB:control_7\
        );
        Output = \AppDelay:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\AppDelay:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              \AppDelay:TimerUDB:control_7\ * 
              !\AppDelay:TimerUDB:timer_enable\ * 
              !\AppDelay:TimerUDB:trig_disable\
            + \AppDelay:TimerUDB:control_7\ * !\AppDelay:TimerUDB:run_mode\ * 
              !\AppDelay:TimerUDB:trig_disable\
            + \AppDelay:TimerUDB:control_7\ * !\AppDelay:TimerUDB:per_zero\ * 
              !\AppDelay:TimerUDB:trig_disable\
        );
        Output = \AppDelay:TimerUDB:timer_enable\ (fanout=5)

    MacroCell: Name=\AppDelay:TimerUDB:trig_disable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \AppDelay:TimerUDB:timer_enable\ * \AppDelay:TimerUDB:run_mode\ * 
              \AppDelay:TimerUDB:per_zero\ * 
              !\AppDelay:TimerUDB:trig_disable\
        );
        Output = \AppDelay:TimerUDB:trig_disable\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\AppDelay:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_1 => \AppDelay:TimerUDB:timer_enable\ ,
            cs_addr_0 => \AppDelay:TimerUDB:per_zero\ ,
            chain_out => \AppDelay:TimerUDB:sT24:timerdp:carry0\ ,
            clk_en => ClockBlock_LFCLK__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Next in chain : \AppDelay:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\AppDelay:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_1 => \AppDelay:TimerUDB:timer_enable\ ,
            cs_addr_0 => \AppDelay:TimerUDB:per_zero\ ,
            chain_in => \AppDelay:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \AppDelay:TimerUDB:sT24:timerdp:carry1\ ,
            clk_en => ClockBlock_LFCLK__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Previous in chain : \AppDelay:TimerUDB:sT24:timerdp:u0\
        Next in chain : \AppDelay:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\AppDelay:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_1 => \AppDelay:TimerUDB:timer_enable\ ,
            cs_addr_0 => \AppDelay:TimerUDB:per_zero\ ,
            z0_comb => \AppDelay:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \AppDelay:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \AppDelay:TimerUDB:status_2\ ,
            chain_in => \AppDelay:TimerUDB:sT24:timerdp:carry1\ ,
            clk_en => ClockBlock_LFCLK__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Previous in chain : \AppDelay:TimerUDB:sT24:timerdp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\AppDelay:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            status_3 => \AppDelay:TimerUDB:status_3\ ,
            status_2 => \AppDelay:TimerUDB:status_2\ ,
            status_0 => \AppDelay:TimerUDB:status_tc\ ,
            clk_en => ClockBlock_LFCLK__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =ClockBlock_LFCLK__SYNC_1
        PORT MAP (
            in => ClockBlock_LFCLK ,
            out => ClockBlock_LFCLK__SYNC_OUT_1 ,
            clock => ClockBlock_HFCLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ClockBlock_LFCLK__SYNC
        PORT MAP (
            in => ClockBlock_LFCLK ,
            out => ClockBlock_LFCLK__SYNC_OUT ,
            clock => ClockBlock_HFCLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\AppDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            control_7 => \AppDelay:TimerUDB:control_7\ ,
            control_6 => \AppDelay:TimerUDB:control_6\ ,
            control_5 => \AppDelay:TimerUDB:control_5\ ,
            control_4 => \AppDelay:TimerUDB:control_4\ ,
            control_3 => \AppDelay:TimerUDB:control_3\ ,
            control_2 => \AppDelay:TimerUDB:control_2\ ,
            control_1 => \AppDelay:TimerUDB:control_1\ ,
            control_0 => \AppDelay:TimerUDB:control_0\ ,
            clk_en => ClockBlock_LFCLK__SYNC_OUT_1 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT_1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_XB:SCB_IRQ\
        PORT MAP (
            interrupt => Net_124 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Int_Timer_Led
        PORT MAP (
            interrupt => Net_200 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =GATE_INT
        PORT MAP (
            interrupt => Net_185 );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   17 :   21 :   38 : 44.74 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
BLE                           :    0 :    1 :    1 :  0.00 %
Timer/Counter/PWM             :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :    5 :   27 :   32 : 15.63 %
  Unique P-terms              :    7 :   57 :   64 : 10.94 %
  Total P-terms               :    7 :      :      :        
  Datapath Cells              :    3 :    1 :    4 : 75.00 %
  Status Cells                :    2 :    2 :    4 : 50.00 %
    StatusI Registers         :    1 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Control Registers         :    1 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
<<<<<<< HEAD
<<<<<<< HEAD
Technology Mapping: Elapsed time ==> 0s.109ms
Tech mapping phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.8242399s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 1s.703ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0149955 secs
=======
Technology Mapping: Elapsed time ==> 0s.015ms
Tech mapping phase: Elapsed time ==> 0s.046ms
=======
Technology Mapping: Elapsed time ==> 0s.024ms
Tech mapping phase: Elapsed time ==> 0s.065ms
>>>>>>> kz/master
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1416032s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.362ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
<<<<<<< HEAD
Route success=True, Iterations=1 Elapsed=0.0015493 secs
>>>>>>> kodizhuk/master
=======
Route success=True, Iterations=1 Elapsed=0.0008366 secs
>>>>>>> kz/master
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
<<<<<<< HEAD
<<<<<<< HEAD
Analog Code Generation phase: Elapsed time ==> 0s.296ms
=======
Analog Code Generation phase: Elapsed time ==> 0s.031ms
>>>>>>> kodizhuk/master
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 4.0 sec.
=======
Analog Code Generation phase: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.
>>>>>>> kz/master

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    2 :    6 :    8 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.00
                   Pterms :            3.50
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<<<<<<< HEAD
Partitioning: Elapsed time ==> 0s.187ms
=======
Partitioning: Elapsed time ==> 0s.015ms
>>>>>>> kodizhuk/master
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 79, final cost is 79 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       2.00 :       1.67
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
datapathcell: Name =\AppDelay:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_1 => \AppDelay:TimerUDB:timer_enable\ ,
        cs_addr_0 => \AppDelay:TimerUDB:per_zero\ ,
        chain_out => \AppDelay:TimerUDB:sT24:timerdp:carry0\ ,
        clk_en => ClockBlock_LFCLK__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
    Next in chain : \AppDelay:TimerUDB:sT24:timerdp:u1\

synccell: Name =ClockBlock_LFCLK__SYNC
    PORT MAP (
        in => ClockBlock_LFCLK ,
        out => ClockBlock_LFCLK__SYNC_OUT ,
        clock => ClockBlock_HFCLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ClockBlock_LFCLK__SYNC_1
    PORT MAP (
        in => ClockBlock_LFCLK ,
        out => ClockBlock_LFCLK__SYNC_OUT_1 ,
        clock => ClockBlock_HFCLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
datapathcell: Name =\AppDelay:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_1 => \AppDelay:TimerUDB:timer_enable\ ,
        cs_addr_0 => \AppDelay:TimerUDB:per_zero\ ,
        z0_comb => \AppDelay:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \AppDelay:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \AppDelay:TimerUDB:status_2\ ,
        chain_in => \AppDelay:TimerUDB:sT24:timerdp:carry1\ ,
        clk_en => ClockBlock_LFCLK__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
    Previous in chain : \AppDelay:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\AppDelay:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        status_3 => \AppDelay:TimerUDB:status_3\ ,
        status_2 => \AppDelay:TimerUDB:status_2\ ,
        status_0 => \AppDelay:TimerUDB:status_tc\ ,
        clk_en => ClockBlock_LFCLK__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\AppDelay:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 3 pterms
        (
              \AppDelay:TimerUDB:control_7\ * 
              !\AppDelay:TimerUDB:timer_enable\ * 
              !\AppDelay:TimerUDB:trig_disable\
            + \AppDelay:TimerUDB:control_7\ * !\AppDelay:TimerUDB:run_mode\ * 
              !\AppDelay:TimerUDB:trig_disable\
            + \AppDelay:TimerUDB:control_7\ * !\AppDelay:TimerUDB:per_zero\ * 
              !\AppDelay:TimerUDB:trig_disable\
        );
        Output = \AppDelay:TimerUDB:timer_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\AppDelay:TimerUDB:trig_disable\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \AppDelay:TimerUDB:timer_enable\ * \AppDelay:TimerUDB:run_mode\ * 
              \AppDelay:TimerUDB:per_zero\ * 
              !\AppDelay:TimerUDB:trig_disable\
        );
        Output = \AppDelay:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\AppDelay:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \AppDelay:TimerUDB:run_mode\ * \AppDelay:TimerUDB:per_zero\
        );
        Output = \AppDelay:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\AppDelay:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \AppDelay:TimerUDB:control_7\
        );
        Output = \AppDelay:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_185, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_194
        );
        Output = Net_185 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\AppDelay:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_1 => \AppDelay:TimerUDB:timer_enable\ ,
        cs_addr_0 => \AppDelay:TimerUDB:per_zero\ ,
        chain_in => \AppDelay:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \AppDelay:TimerUDB:sT24:timerdp:carry1\ ,
        clk_en => ClockBlock_LFCLK__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT)
    Previous in chain : \AppDelay:TimerUDB:sT24:timerdp:u0\
    Next in chain : \AppDelay:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\AppDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        control_7 => \AppDelay:TimerUDB:control_7\ ,
        control_6 => \AppDelay:TimerUDB:control_6\ ,
        control_5 => \AppDelay:TimerUDB:control_5\ ,
        control_4 => \AppDelay:TimerUDB:control_4\ ,
        control_3 => \AppDelay:TimerUDB:control_3\ ,
        control_2 => \AppDelay:TimerUDB:control_2\ ,
        control_1 => \AppDelay:TimerUDB:control_1\ ,
        control_0 => \AppDelay:TimerUDB:control_0\ ,
        clk_en => ClockBlock_LFCLK__SYNC_OUT_1 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFCLK__SYNC_OUT_1)

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =GATE_INT
        PORT MAP (
            interrupt => Net_185 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\UART_XB:SCB_IRQ\
        PORT MAP (
            interrupt => Net_124 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =Int_Timer_Led
        PORT MAP (
            interrupt => Net_200 );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART_XB:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_XB:rx(0)\__PA ,
        fb => \UART_XB:rx_wire\ ,
        pad => \UART_XB:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART_XB:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_XB:tx(0)\__PA ,
        input => \UART_XB:tx_wire\ ,
        pad => \UART_XB:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = GatePin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => GatePin(0)__PA ,
        fb => Net_194 ,
        annotation => Net_180 ,
        pad => GatePin(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \SW_UART_DEBUG:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SW_UART_DEBUG:tx(0)\__PA ,
        pad => \SW_UART_DEBUG:tx(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=7]: 
Pin : Name = LED_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_PIN(0)__PA ,
        annotation => Net_210 ,
        pad => LED_PIN(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = debug(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => debug(0)__PA ,
        pad => debug(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 is empty
Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_1 => \UART_XB:Net_847_ff1\ ,
            ff_div_7 => Net_206_ff7 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART_XB:SCB\
        PORT MAP (
            clock => \UART_XB:Net_847_ff1\ ,
            interrupt => Net_124 ,
            rx => \UART_XB:rx_wire\ ,
            tx => \UART_XB:tx_wire\ ,
            rts => \UART_XB:rts_wire\ ,
            mosi_m => \UART_XB:mosi_m_wire\ ,
            select_m_3 => \UART_XB:select_m_wire_3\ ,
            select_m_2 => \UART_XB:select_m_wire_2\ ,
            select_m_1 => \UART_XB:select_m_wire_1\ ,
            select_m_0 => \UART_XB:select_m_wire_0\ ,
            sclk_m => \UART_XB:sclk_m_wire\ ,
            miso_s => \UART_XB:miso_s_wire\ ,
            tx_req => Net_127 ,
            rx_req => Net_126 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\Timer_LED:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_206_ff7 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_219 ,
            tr_overflow => Net_218 ,
            tr_compare_match => Net_220 ,
            line_out => Net_221 ,
            line_out_compl => Net_222 ,
            interrupt => Net_200 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
BLE group 0: empty
GANGED_PICU group 0: empty
WCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+----------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |       \UART_XB:rx(0)\ | FB(\UART_XB:rx_wire\)
     |   1 |     * |      NONE |         CMOS_OUT |       \UART_XB:tx(0)\ | In(\UART_XB:tx_wire\)
     |   2 |     * |      NONE |      RES_PULL_UP |            GatePin(0) | FB(Net_194)
     |   5 |     * |      NONE |         CMOS_OUT | \SW_UART_DEBUG:tx(0)\ | 
-----+-----+-------+-----------+------------------+-----------------------+----------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-----------------------+----------------------
   2 |   7 |     * |      NONE |    RES_PULL_DOWN |            LED_PIN(0) | 
-----+-----+-------+-----------+------------------+-----------------------+----------------------
   3 |   0 |     * |      NONE |    RES_PULL_DOWN |              debug(0) | 
-------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
<<<<<<< HEAD
<<<<<<< HEAD
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 6s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.328ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 1s.765ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.078ms
=======
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 0s.718ms
=======
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 0s.571ms
>>>>>>> kz/master
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.728ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.304ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
<<<<<<< HEAD
Bitstream verification phase: Elapsed time ==> 0s.015ms
>>>>>>> kodizhuk/master
=======
Bitstream verification phase: Elapsed time ==> 0s.022ms
>>>>>>> kz/master
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: start_v0_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyHFCLK ) to clock ( CyHFCLK ). (File=c:\Cypress\Mainline_v2\Start\start_v0.cydsn\start_v0_timing.html)
Timing report is in start_v0_timing.html.
<<<<<<< HEAD
<<<<<<< HEAD
Static timing analysis phase: Elapsed time ==> 2s.000ms
=======
Static timing analysis phase: Elapsed time ==> 0s.171ms
>>>>>>> kodizhuk/master
=======
Static timing analysis phase: Elapsed time ==> 0s.179ms
>>>>>>> kz/master
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
<<<<<<< HEAD
<<<<<<< HEAD
Design database save phase: Elapsed time ==> 0s.812ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 16s.409ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 16s.644ms
API generation phase: Elapsed time ==> 20s.379ms
Dependency generation phase: Elapsed time ==> 0s.031ms
=======
Design database save phase: Elapsed time ==> 0s.171ms
=======
Design database save phase: Elapsed time ==> 0s.193ms
>>>>>>> kz/master
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.497ms
</CYPRESSTAG>
<<<<<<< HEAD
Fitter phase: Elapsed time ==> 2s.609ms
API generation phase: Elapsed time ==> 1s.390ms
Dependency generation phase: Elapsed time ==> 0s.000ms
>>>>>>> kodizhuk/master
=======
Fitter phase: Elapsed time ==> 2s.548ms
API generation phase: Elapsed time ==> 2s.257ms
Dependency generation phase: Elapsed time ==> 0s.011ms
>>>>>>> kz/master
Cleanup phase: Elapsed time ==> 0s.000ms
