*.swp
.vscode/*
target/*
transcript

FPGA/big_core/*
FPGA/lotr/incremental_db/*
FPGA/lotr/output_files/*
FPGA/lotr/db/*
!FPGA/big_core/de10_lite_big_core_top.sdc
!FPGA/big_core/de10_lite_big_core_top.sv
!FPGA/big_core/sv/*
!FPGA/big_core/mif/*
!FPGA/big_core/scripts/*
!FPGA/big_core/de10_lite_big_core.qpf
!FPGA/big_core/de10_lite_big_core.qsf
verif/cache/__pycache__

lotr_orig/target/*