Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d58671b798534ec4af7ae9647ed8b024 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_memory_system_behav xil_defaultlib.tb_memory_system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/vivado/Project/KTH/milestone3/milestone3.srcs/sources_1/new/memory_system.sv" Line 4. Module memory_system doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="spa...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory_system
Compiling module xil_defaultlib.tb_memory_system
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_memory_system_behav
