/* System Includes */
#include "stm32l432xx.h"
#include "common/bootloader/bootloader_common.h"
#include "common/psched/psched.h"
#include "common/phal_L4/can/can.h"
#include "common/phal_L4/rcc/rcc.h"
#include "common/phal_L4/gpio/gpio.h"
#include "common/phal_L4/adc/adc.h"
#include "common/phal_L4/usart/usart.h"
#if EEPROM_ENABLED
#include "common/phal_L4/i2c/i2c.h"
#include "common/eeprom/eeprom.h"
#endif
#include "common/phal_L4/tim/tim.h"
#include "common/phal_L4/dma/dma.h"
#include <math.h>

/* Module Includes */
#include "main.h"
#include "can_parse.h"
#include "daq.h"
#include "wheel_speeds.h"

GPIOInitConfig_t gpio_config[] = {
  GPIO_INIT_CANRX_PA11,
  GPIO_INIT_CANTX_PA12,
//   GPIO_INIT_USART1TX_PA9,
//   GPIO_INIT_USART1RX_PA10,
// #if EEPROM_ENABLED
//   GPIO_INIT_I2C3_SCL_PA7,
//   GPIO_INIT_I2C3_SDA_PB4,
// #endif
//   GPIO_INIT_OUTPUT(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_OUTPUT_LOW_SPEED),
//   GPIO_INIT_OUTPUT(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_OUTPUT_LOW_SPEED),
//   GPIO_INIT_OUTPUT(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_OUTPUT_LOW_SPEED),
  GPIO_INIT_OUTPUT(LED1_GPIO_Port, LED1_Pin, GPIO_OUTPUT_LOW_SPEED),
//   GPIO_INIT_INPUT(BUTTON_1_GPIO_Port, BUTTON_1_Pin, GPIO_INPUT_PULL_DOWN),
//   GPIO_INIT_AF(TIM1_GPIO_Port, TIM1_Pin, TIM1_AF, GPIO_OUTPUT_ULTRA_SPEED, GPIO_TYPE_AF, GPIO_INPUT_PULL_UP),
//   GPIO_INIT_AF(TIM2_GPIO_Port, TIM2_Pin, TIM2_AF, GPIO_OUTPUT_ULTRA_SPEED, GPIO_TYPE_AF, GPIO_INPUT_PULL_UP),
//   GPIO_INIT_ANALOG(POT_GPIO_Port, POT_Pin),
//   GPIO_INIT_ANALOG(POT2_GPIO_Port, POT2_Pin),
//   GPIO_INIT_ANALOG(POT3_GPIO_Port, POT3_Pin)
};

ADCInitConfig_t adc_config = {
    .clock_prescaler = ADC_CLK_PRESC_6,
    .resolution      = ADC_RES_12_BIT,
    .data_align      = ADC_DATA_ALIGN_RIGHT,
    .cont_conv_mode  = true,
    .overrun         = true,
    .dma_mode        = ADC_DMA_CIRCULAR
};

ADCChannelConfig_t adc_channel_config[] = {
    {.channel=POT_ADC_Channel, .rank=1, .sampling_time=ADC_CHN_SMP_CYCLES_2_5},
    {.channel=POT2_ADC_Channel, .rank=2, .sampling_time=ADC_CHN_SMP_CYCLES_2_5},
    {.channel=POT3_ADC_Channel, .rank=3, .sampling_time=ADC_CHN_SMP_CYCLES_2_5}
};

usart_init_t huart1 = {
    .baud_rate = 9600,
    .word_length = WORD_8,
    .stop_bits = SB_ONE,
    .parity = PT_NONE,
    .mode = MODE_TX_RX,
    .hw_flow_ctl = HW_DISABLE,
    .ovsample = OV_16,
    .obsample = OB_DISABLE,
    .adv_feature = {
                        .auto_baud = false,
                        .ab_mode = AB_START,
                        .tx_inv = false,
                        .rx_inv = false,
                        .data_inv = false,
                        .tx_rx_swp = false,
                        .overrun = false,
                        .dma_on_rx_err = false,
                        .msb_first = false,
                   },
};

static uint16_t adc_conversions[3];

dma_init_t adc_dma_config = ADC1_DMA_CONT_CONFIG((uint32_t) adc_conversions, 3, 0b01);

#define TargetCoreClockrateHz 80000000
ClockRateConfig_t clock_config = {
    .system_source              =SYSTEM_CLOCK_SRC_PLL,
    .pll_src                    =PLL_SRC_MSI,
    .msi_output_rate_target_hz  =16000000,
    .vco_output_rate_target_hz  =160000000,
    .system_clock_target_hz     =TargetCoreClockrateHz,
    .ahb_clock_target_hz        =(TargetCoreClockrateHz / 1),
    .apb1_clock_target_hz       =(TargetCoreClockrateHz / (4)),
    .apb2_clock_target_hz       =(TargetCoreClockrateHz / (4)),
};

/* Locals for Clock Rates */
extern uint32_t APB1ClockRateHz;
extern uint32_t APB2ClockRateHz;
extern uint32_t AHBClockRateHz;
extern uint32_t PLLClockRateHz;

/* Function Prototypes */
void myCounterTest();
void usartTXTest();
void canReceiveTest();
void adcConvert();
void coolingPeriodic();
void canSendTest();
void Error_Handler();
void SysTick_Handler();
void canTxUpdate();
void setRed(uint8_t* on);
void setGreen(uint8_t* on);
void setBlue(uint8_t* on);
void readRed(uint8_t* on);
void readGreen(uint8_t* on);
void readBlue(uint8_t* on);
void ledBlink();
extern void HardFault_Handler();
void init_ADC();
void testCaller(void);

q_handle_t q_tx_can;
q_handle_t q_rx_can;

dma_init_t usart_tx_dma_config = USART1_TXDMA_CONT_CONFIG(NULL, 1);
dma_init_t usart_rx_dma_config = USART1_RXDMA_CONT_CONFIG(NULL, 2);

uint8_t my_counter = 0;
uint16_t my_counter2 = 85; // Warning: daq variables with eeprom capability may
                           // initialize to something else

uint64_t faults = 0;

int main (void)
{
    // Main stack pointer is saved as the first entry in the .isr_entry
    Bootloader_ConfirmApplicationLaunch();
    /* Data Struct init */
    qConstruct(&q_tx_can, sizeof(CanMsgTypeDef_t));
    qConstruct(&q_rx_can, sizeof(CanMsgTypeDef_t));


    huart1.tx_dma_cfg = &usart_tx_dma_config;
    huart1.rx_dma_cfg = &usart_rx_dma_config;

    /* HAL Initilization */
    if(0 != PHAL_configureClockRates(&clock_config))
    {
        HardFault_Handler();
    }
    if(!PHAL_initGPIO(gpio_config, sizeof(gpio_config)/sizeof(GPIOInitConfig_t)))
    {
        HardFault_Handler();
    }

    volatile uint16_t var = 0;

    if(!PHAL_initCAN(CAN1, false))
    {
        HardFault_Handler();
    }
//     if(!PHAL_initUSART(USART1, &huart1, APB2ClockRateHz))
//     {
//         HardFault_Handler();
//     }
// #if EEPROM_ENABLED
//     if(!PHAL_initI2C(I2C3))
//     {
//         HardFault_Handler();
//     }
// #endif
//     if(!PHAL_initADC(ADC1, &adc_config, adc_channel_config, sizeof(adc_channel_config)/sizeof(ADCChannelConfig_t)))
//     {
//         HardFault_Handler();
//     }
//     if(!PHAL_initDMA(&adc_dma_config))
//     {
//         HardFault_Handler();
//     }
//     PHAL_startTxfer(&adc_dma_config);
//     PHAL_startADC(ADC1);
//     if(!PHAL_initPWMIn(TIM1, APB2ClockRateHz / TIM_CLOCK_FREQ, TI1FP1))
//     {
//         HardFault_Handler();
//     }
//     if(!PHAL_initPWMChannel(TIM1, CC1, CC_INTERNAL, false))
//     {
//         HardFault_Handler();
//     }
    /*
    if(!PHAL_initPWMIn(TIM2, APB1ClockRateHz / TIM_CLOCK_FREQ, TI1FP1))
    {
        HardFault_Handler();
    }
    if(!PHAL_initPWMChannel(TIM2, CC1, CC_INTERNAL, false))
    {
        HardFault_Handler();
    }*/
    NVIC_EnableIRQ(CAN1_RX0_IRQn);

    // signify start of initialization
    // PHAL_writeGPIO(LED_GREEN_GPIO_Port, LED_GREEN_Pin, 1);

    /* Module init */
    initCANParse(&q_rx_can);
    // wheelSpeedsInit();

    linkReada(DAQ_ID_TEST_VAR, &my_counter);
    linkReada(DAQ_ID_TEST_VAR2, &my_counter2);
    linkWritea(DAQ_ID_TEST_VAR2, &my_counter2);
    linkReadFunc(DAQ_ID_RED_ON, (read_func_ptr_t) readRed);
    linkReadFunc(DAQ_ID_GREEN_ON, (read_func_ptr_t) readGreen);
    linkReadFunc(DAQ_ID_BLUE_ON, (read_func_ptr_t) readBlue);
    linkWriteFunc(DAQ_ID_RED_ON, (write_func_ptr_t) setRed);
    linkWriteFunc(DAQ_ID_GREEN_ON, (write_func_ptr_t) setGreen);
    linkWriteFunc(DAQ_ID_BLUE_ON, (write_func_ptr_t) setBlue);
    if(daqInit(&q_tx_can, I2C3))
    {
        PHAL_writeGPIO(LED1_GPIO_Port, LED1_Pin, 1);
        HardFault_Handler();
    }

    /* Task Creation */
    schedInit(APB1ClockRateHz);
    // taskCreate(usartTXTest, 1000);
    taskCreate(ledBlink, 500);
    // taskCreate(adcConvert, 50);
    taskCreate(daqPeriodic, DAQ_UPDATE_PERIOD);
    taskCreate(canSendTest, 50);
    // taskCreate(wheelSpeedsPeriodic, 15);
    // taskCreate(myCounterTest, 50);
    taskCreateBackground(canTxUpdate);
    taskCreateBackground(canRxUpdate);


    // signify end of initialization
    // PHAL_writeGPIO(LED_GREEN_GPIO_Port, LED_GREEN_Pin, 0);
    schedStart();
    
    return 0;
}

void adcConvert()
{
    uint16_t pot1 = adc_conversions[0];
    SEND_ADC_VALUES(q_tx_can, adc_conversions[0], 
                              adc_conversions[1], 
                              adc_conversions[2]);
}

void ledBlink()
{
    // if (can_data.test_stale.stale)
    // {
    //     PHAL_writeGPIO(LED_GREEN_GPIO_Port, LED_GREEN_Pin, true);
    // }
    // else
    // {
    //     PHAL_writeGPIO(LED_GREEN_GPIO_Port, LED_GREEN_Pin, false);
    // }
    PHAL_toggleGPIO(LED1_GPIO_Port, LED1_Pin);
}

uint8_t data_buf[26];
void usartTXTest()
{
    uint8_t i = 0;
    for (; i < 26; i++) data_buf[i] = 'a' + i;

    PHAL_usartTxDma(USART1, &huart1, (uint16_t *) data_buf, i);
}

void myCounterTest()
{
    my_counter += 1;
    if (my_counter >= 0xFF)
    {
        my_counter = 0;
    }
}

void setRed(uint8_t* on)
{
    PHAL_writeGPIO(LED_RED_GPIO_Port, LED_RED_Pin, *on);
}
void setBlue(uint8_t* on)
{
    PHAL_writeGPIO(LED_BLUE_GPIO_Port, LED_BLUE_Pin, *on);
}
void setGreen(uint8_t* on)
{
    PHAL_writeGPIO(LED_GREEN_GPIO_Port, LED_GREEN_Pin, *on);
}
void readRed(uint8_t* on)
{
    *on = PHAL_readGPIO(LED_RED_GPIO_Port, LED_RED_Pin);
}
void readGreen(uint8_t* on)
{
    *on = PHAL_readGPIO(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
}
void readBlue(uint8_t* on)
{
    *on = PHAL_readGPIO(LED_BLUE_GPIO_Port, LED_BLUE_Pin);
}

uint16_t counter = 1;
uint16_t counter2 = 1;
uint16_t adc_reading = 0;

void canSendTest()
{
    // SEND_TEST_MSG(q_tx_can, (int16_t) (500 * sin(((double) counter)/100)));
    SEND_TEST_MSG2(q_tx_can, counter2);

    counter += 1;
    counter2 += 2;
    if (counter2 >= 0xFFF)
    {
        counter2 = 1;
    }

    // SEND_TEST_MSG3(q_tx_can, counter2);
    // SEND_TEST_MSG4(q_tx_can, counter2);
    // SEND_TEST_MSG5(q_tx_can, 0xFFF - counter2);
    // SEND_CAR_STATE(q_tx_can, CAR_STATE_FLIPPED);
}

void canTxUpdate()
{
    CanMsgTypeDef_t tx_msg;
    if (qReceive(&q_tx_can, &tx_msg) == SUCCESS_G)    // Check queue for items and take if there is one
    {
        PHAL_txCANMessage(&tx_msg);
    }
}

void CAN1_RX0_IRQHandler()
{
    if (CAN1->RF0R & CAN_RF0R_FOVR0) // FIFO Overrun
        CAN1->RF0R &= !(CAN_RF0R_FOVR0); 

    if (CAN1->RF0R & CAN_RF0R_FULL0) // FIFO Full
        CAN1->RF0R &= !(CAN_RF0R_FULL0); 

    if (CAN1->RF0R & CAN_RF0R_FMP0_Msk) // Release message pending
    {
        CanMsgTypeDef_t rx;
        rx.Bus = CAN1;

        // Get either StdId or ExtId
        if (CAN_RI0R_IDE & CAN1->sFIFOMailBox[0].RIR)
        { 
          rx.ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & CAN1->sFIFOMailBox[0].RIR) >> CAN_RI0R_EXID_Pos;
        }
        else
        {
          rx.StdId = (CAN_RI0R_STID & CAN1->sFIFOMailBox[0].RIR) >> CAN_TI0R_STID_Pos;
        }

        rx.DLC = (CAN_RDT0R_DLC & CAN1->sFIFOMailBox[0].RDTR) >> CAN_RDT0R_DLC_Pos;

        rx.Data[0] = (uint8_t) (CAN1->sFIFOMailBox[0].RDLR >> 0) & 0xFF;
        rx.Data[1] = (uint8_t) (CAN1->sFIFOMailBox[0].RDLR >> 8) & 0xFF;
        rx.Data[2] = (uint8_t) (CAN1->sFIFOMailBox[0].RDLR >> 16) & 0xFF;
        rx.Data[3] = (uint8_t) (CAN1->sFIFOMailBox[0].RDLR >> 24) & 0xFF;
        rx.Data[4] = (uint8_t) (CAN1->sFIFOMailBox[0].RDHR >> 0) & 0xFF;
        rx.Data[5] = (uint8_t) (CAN1->sFIFOMailBox[0].RDHR >> 8) & 0xFF;
        rx.Data[6] = (uint8_t) (CAN1->sFIFOMailBox[0].RDHR >> 16) & 0xFF;
        rx.Data[7] = (uint8_t) (CAN1->sFIFOMailBox[0].RDHR >> 24) & 0xFF;

        CAN1->RF0R     |= (CAN_RF0R_RFOM0); 

        qSendToBack(&q_rx_can, &rx); // Add to queue (qSendToBack is interrupt safe)
    }
}

void l4_testing_bl_cmd_CALLBACK(CanParsedData_t *msg_data_a)
{
    if (can_data.l4_testing_bl_cmd.cmd == BLCMD_RST)
        Bootloader_ResetForFirmwareDownload();
}

void HardFault_Handler()
{
    while(1)
    {
        __asm__("nop");
    }
}