#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jun 10 22:18:25 2023
# Process ID: 19756
# Current directory: C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.runs/synth_1
# Command line: vivado.exe -log NanoProcessor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source NanoProcessor.tcl
# Log file: C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.runs/synth_1/NanoProcessor.vds
# Journal file: C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source NanoProcessor.tcl -notrace
Command: synth_design -top NanoProcessor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9244 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 381.918 ; gain = 96.902
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/NanoProcessor.vhd:35]
INFO: [Synth 8-3491] module 'RegBank' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/RegBank.vhd:34' bound to instance 'RegBank_0' of component 'RegBank' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/NanoProcessor.vhd:194]
INFO: [Synth 8-638] synthesizing module 'RegBank' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/RegBank.vhd:50]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab_4/Lab_4.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/RegBank.vhd:86]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab_4/Lab_4.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab_4/Lab_4.srcs/sources_1/new/Decoder_2_to_4.vhd:27' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab_4/Lab_4.srcs/sources_1/new/Decoder_3_to_8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab_4/Lab_4.srcs/sources_1/new/Decoder_2_to_4.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (1#1) [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab_4/Lab_4.srcs/sources_1/new/Decoder_2_to_4.vhd:33]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab_4/Lab_4.srcs/sources_1/new/Decoder_2_to_4.vhd:27' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab_4/Lab_4.srcs/sources_1/new/Decoder_3_to_8.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (2#1) [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab_4/Lab_4.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab_4/Lab_4.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_1' of component 'Decoder_3_to_8' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/RegBank.vhd:92]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/La6/La6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/RegBank.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/La6/La6.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (3#1) [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/La6/La6.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/La6/La6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/RegBank.vhd:106]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/La6/La6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/RegBank.vhd:113]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/La6/La6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/RegBank.vhd:120]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/La6/La6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/RegBank.vhd:127]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/La6/La6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/RegBank.vhd:134]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/La6/La6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/RegBank.vhd:141]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/La6/La6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/RegBank.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'RegBank' (4#1) [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/RegBank.vhd:50]
INFO: [Synth 8-3491] module 'MUX_8_way_4_bit' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Multiplexers/8 way 4 bit MUX/nanoprocessor.srcs/sources_1/new/8_way_4_bit_MUX.vhd:34' bound to instance 'MUX_8_way_4_bit_0' of component 'MUX_8_way_4_bit' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/NanoProcessor.vhd:210]
INFO: [Synth 8-638] synthesizing module 'MUX_8_way_4_bit' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Multiplexers/8 way 4 bit MUX/nanoprocessor.srcs/sources_1/new/8_way_4_bit_MUX.vhd:47]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab_4/Lab_4.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Multiplexers/8 way 4 bit MUX/nanoprocessor.srcs/sources_1/new/8_way_4_bit_MUX.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_way_4_bit' (5#1) [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Multiplexers/8 way 4 bit MUX/nanoprocessor.srcs/sources_1/new/8_way_4_bit_MUX.vhd:47]
INFO: [Synth 8-3491] module 'MUX_8_way_4_bit' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Multiplexers/8 way 4 bit MUX/nanoprocessor.srcs/sources_1/new/8_way_4_bit_MUX.vhd:34' bound to instance 'MUX_8_way_4_bit_1' of component 'MUX_8_way_4_bit' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/NanoProcessor.vhd:224]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab3/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:4' bound to instance 'RCA_4_0' of component 'RCA_4' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/NanoProcessor.vhd:238]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab3/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:25]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab3/Lab3/Lab3.srcs/sources_1/new/FA.vhd:29' bound to instance 'FA_0' of component 'FA' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab3/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:51]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab3/Lab3/Lab3.srcs/sources_1/new/FA.vhd:37]
INFO: [Synth 8-3491] module 'Lab3HA' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab3/Lab3/Lab3.srcs/sources_1/new/Lab3HA.vhd:30' bound to instance 'HA_0' of component 'Lab3HA' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab3/Lab3/Lab3.srcs/sources_1/new/FA.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Lab3HA' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab3/Lab3/Lab3.srcs/sources_1/new/Lab3HA.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Lab3HA' (6#1) [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab3/Lab3/Lab3.srcs/sources_1/new/Lab3HA.vhd:37]
INFO: [Synth 8-3491] module 'Lab3HA' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab3/Lab3/Lab3.srcs/sources_1/new/Lab3HA.vhd:30' bound to instance 'HA_1' of component 'Lab3HA' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab3/Lab3/Lab3.srcs/sources_1/new/FA.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'FA' (7#1) [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab3/Lab3/Lab3.srcs/sources_1/new/FA.vhd:37]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab3/Lab3/Lab3.srcs/sources_1/new/FA.vhd:29' bound to instance 'FA_1' of component 'FA' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab3/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:61]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab3/Lab3/Lab3.srcs/sources_1/new/FA.vhd:29' bound to instance 'FA_2' of component 'FA' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab3/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:71]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab3/Lab3/Lab3.srcs/sources_1/new/FA.vhd:29' bound to instance 'FA_3' of component 'FA' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab3/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (8#1) [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab3/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:25]
INFO: [Synth 8-3491] module 'MUX' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/imports/new/MUX.vhd:34' bound to instance 'MUX_2_way_4_bit' of component 'MUX' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/NanoProcessor.vhd:258]
INFO: [Synth 8-638] synthesizing module 'MUX' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/imports/new/MUX.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX' (9#1) [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/imports/new/MUX.vhd:41]
INFO: [Synth 8-3491] module 'InstructionDecoder' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/InstructionDecoder.vhd:34' bound to instance 'InstructionDecoder_0' of component 'InstructionDecoder' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/NanoProcessor.vhd:266]
INFO: [Synth 8-638] synthesizing module 'InstructionDecoder' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/InstructionDecoder.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecoder' (10#1) [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/InstructionDecoder.vhd:48]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/ROM.vhd:34' bound to instance 'ROM_0' of component 'ROM' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/NanoProcessor.vhd:281]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/ROM.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ROM' (11#1) [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/ROM.vhd:39]
INFO: [Synth 8-3491] module 'Counter' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab5/Lab5.srcs/sources_1/new/Counter.vhd:4' bound to instance 'Counter_0' of component 'Counter' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/NanoProcessor.vhd:286]
INFO: [Synth 8-638] synthesizing module 'Counter' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab5/Lab5.srcs/sources_1/new/Counter.vhd:11]
WARNING: [Synth 8-3848] Net Clock in module/entity Counter does not have driver. [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab5/Lab5.srcs/sources_1/new/Counter.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Counter' (12#1) [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab5/Lab5.srcs/sources_1/new/Counter.vhd:11]
INFO: [Synth 8-3491] module 'RCA_3' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/RCA_3.vhd:34' bound to instance 'RCA_3_0' of component 'RCA_3' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/NanoProcessor.vhd:293]
INFO: [Synth 8-638] synthesizing module 'RCA_3' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/RCA_3.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab3/Lab3/Lab3.srcs/sources_1/new/FA.vhd:29' bound to instance 'FA_0' of component 'FA' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/RCA_3.vhd:60]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab3/Lab3/Lab3.srcs/sources_1/new/FA.vhd:29' bound to instance 'FA_1' of component 'FA' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/RCA_3.vhd:67]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab3/Lab3/Lab3.srcs/sources_1/new/FA.vhd:29' bound to instance 'FA_2' of component 'FA' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/RCA_3.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'RCA_3' (13#1) [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/RCA_3.vhd:46]
INFO: [Synth 8-3491] module 'MUX_3_bit_2_way' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Multiplexers/2 way 3 bit MUX/2 way 3 bit MUX.srcs/sources_1/new/MUX_3_bit_2_way.vhd:34' bound to instance 'MUX_3_bit_2_way_0' of component 'MUX_3_bit_2_way' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/NanoProcessor.vhd:302]
INFO: [Synth 8-638] synthesizing module 'MUX_3_bit_2_way' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Multiplexers/2 way 3 bit MUX/2 way 3 bit MUX.srcs/sources_1/new/MUX_3_bit_2_way.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_3_bit_2_way' (14#1) [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Multiplexers/2 way 3 bit MUX/2 way 3 bit MUX.srcs/sources_1/new/MUX_3_bit_2_way.vhd:42]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab5/Lab5.srcs/sources_1/new/Slow_Clk.vhd:27' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/NanoProcessor.vhd:310]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab5/Lab5.srcs/sources_1/new/Slow_Clk.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (15#1) [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab5/Lab5.srcs/sources_1/new/Slow_Clk.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (16#1) [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/NanoProcessor.vhd:35]
WARNING: [Synth 8-3331] design Counter has unconnected port Clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 438.336 ; gain = 153.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 438.336 ; gain = 153.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 438.336 ; gain = 153.320
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-5544] ROM "jumpFlag_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addSubSel_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addSubSel_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "loadSel_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instruction_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'regEn_s_reg' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/InstructionDecoder.vhd:86]
WARNING: [Synth 8-327] inferring latch for variable 'loadSel_s_reg' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/InstructionDecoder.vhd:85]
WARNING: [Synth 8-327] inferring latch for variable 'immValue_s_reg' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/InstructionDecoder.vhd:88]
WARNING: [Synth 8-327] inferring latch for variable 'regSelMux_1_s_reg' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/InstructionDecoder.vhd:83]
WARNING: [Synth 8-327] inferring latch for variable 'addSubSel_s_reg' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/InstructionDecoder.vhd:82]
WARNING: [Synth 8-327] inferring latch for variable 'jmpAddress_s_reg' [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.srcs/sources_1/new/InstructionDecoder.vhd:100]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 438.336 ; gain = 153.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Lab3HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module RCA_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module InstructionDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Counter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element Slow_Clk_0/count_reg was removed.  [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab5/Lab5.srcs/sources_1/new/Slow_Clk.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element Slow_Clk_0/clk_status_reg was removed.  [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab5/Lab5.srcs/sources_1/new/Slow_Clk.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element Slow_Clk_0/Clk_out_reg was removed.  [C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab5/Lab5.srcs/sources_1/new/Slow_Clk.vhd:43]
WARNING: [Synth 8-3917] design NanoProcessor has port Instruction[3] driven by constant 0
WARNING: [Synth 8-3917] design NanoProcessor has port Instruction[2] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\InstructionDecoder_0/jmpAddress_s_reg[2] )
INFO: [Synth 8-3886] merging instance 'InstructionDecoder_0/immValue_s_reg[2]' (LD) to 'InstructionDecoder_0/immValue_s_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\InstructionDecoder_0/immValue_s_reg[3] )
WARNING: [Synth 8-3332] Sequential element (InstructionDecoder_0/immValue_s_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (InstructionDecoder_0/jmpAddress_s_reg[2]) is unused and will be removed from module NanoProcessor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 584.258 ; gain = 299.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 584.258 ; gain = 299.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (InstructionDecoder_0/immValue_s_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (InstructionDecoder_0/regSelMux_1_s_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (InstructionDecoder_0/regSelMux_1_s_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (InstructionDecoder_0/regSelMux_1_s_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (InstructionDecoder_0/jmpAddress_s_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (InstructionDecoder_0/jmpAddress_s_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_1/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_1/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_1/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_1/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_2/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_2/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_2/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_2/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_3/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_3/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_3/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_3/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_4/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_4/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_4/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_4/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_5/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_5/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_5/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_5/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_6/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_6/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_6/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_6/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Counter_0/QOut_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Counter_0/QOut_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (Counter_0/QOut_reg[0]) is unused and will be removed from module NanoProcessor.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\InstructionDecoder_0/immValue_s_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\InstructionDecoder_0/loadSel_s_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\InstructionDecoder_0/regEn_s_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\InstructionDecoder_0/regEn_s_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\InstructionDecoder_0/regEn_s_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBank_0/Reg_0/Q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBank_0/Reg_0/Q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBank_0/Reg_0/Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\InstructionDecoder_0/addSubSel_s_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBank_0/Reg_0/Q_reg[0] )
WARNING: [Synth 8-3332] Sequential element (InstructionDecoder_0/regEn_s_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (InstructionDecoder_0/regEn_s_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (InstructionDecoder_0/regEn_s_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (InstructionDecoder_0/loadSel_s_reg) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (InstructionDecoder_0/immValue_s_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (InstructionDecoder_0/addSubSel_s_reg) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_0/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_0/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_0/Q_reg[1]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_0/Q_reg[0]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_7/Q_reg[3]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_7/Q_reg[2]) is unused and will be removed from module NanoProcessor.
WARNING: [Synth 8-3332] Sequential element (RegBank_0/Reg_7/Q_reg[1]) is unused and will be removed from module NanoProcessor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 584.258 ; gain = 299.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 584.258 ; gain = 299.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 584.258 ; gain = 299.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 584.258 ; gain = 299.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 584.258 ; gain = 299.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 584.258 ; gain = 299.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 584.258 ; gain = 299.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |FDRE |     1|
|4     |IBUF |     2|
|5     |OBUF |    22|
+------+-----+------+

Report Instance Areas: 
+------+------------+--------+------+
|      |Instance    |Module  |Cells |
+------+------------+--------+------+
|1     |top         |        |    27|
|2     |  RegBank_0 |RegBank |     2|
|3     |    Reg_7   |Reg     |     2|
+------+------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 584.258 ; gain = 299.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 61 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 584.258 ; gain = 299.242
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 584.258 ; gain = 299.242
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 675.504 ; gain = 403.148
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Venura Kalhara/Desktop/Mora/Academic/SEM2/DiGi/Labs/Lab8/Lab8.runs/synth_1/NanoProcessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NanoProcessor_utilization_synth.rpt -pb NanoProcessor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 675.504 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 10 22:18:57 2023...
