INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/peripheral_spi/peripheral_spi.srcs/sources_1/new/spi_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/peripheral_spi/peripheral_spi.srcs/sources_1/new/spi_peripheral.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_peripheral
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/peripheral_spi/peripheral_spi.srcs/sources_1/imports/new/sync_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2458] undeclared symbol wr_req_clk, assumed default net type wire [L:/Projects/peripheral_spi/peripheral_spi.srcs/sources_1/imports/new/sync_fifo.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "L:/Projects/peripheral_spi/peripheral_spi.srcs/sim_1/new/spi_peripheral_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_peripheral_tb
