
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/t-1000/workspace/xilinx/hls/cv_hw'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/t-1000/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1675.711 ; gain = 469.266 ; free physical = 497 ; free virtual = 52038
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3317 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1675.945 ; gain = 0.000 ; free physical = 382 ; free virtual = 51927
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_1' [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_axi_dma_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_1' (1#1) [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_axi_dma_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_1' requires 64 connections, but only 59 given [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:188]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_4_0' [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_axi_gpio_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_4_0' (2#1) [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_axi_gpio_4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (3#1) [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_cv_hw_0_0' [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_cv_hw_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cv_hw_0_0' (4#1) [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_cv_hw_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'cv_hw_0' of module 'design_1_cv_hw_0_0' requires 38 connections, but only 33 given [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:338]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:372]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_0_0' [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_0_0' (5#1) [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_ila_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:418]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_1_0' [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_ila_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_1_0' (6#1) [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_ila_1_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:464]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_2_0' [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_ila_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_2_0' (7#1) [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_ila_2_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:485]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_4_0' [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_ila_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_4_0' (8#1) [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_ila_4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_3' [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:699]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:1415]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (9#1) [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:1415]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:1561]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (10#1) [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:1561]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_P3UMW5' [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:1693]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_P3UMW5' (11#1) [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:1693]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:1839]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (12#1) [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (13#1) [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (14#1) [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:1839]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (15#1) [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_3' (16#1) [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:699]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_100M_0' [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_100M_0' (17#1) [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' requires 10 connections, but only 7 given [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:609]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (18#1) [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/.Xil/Vivado-3294-terminator/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' requires 83 connections, but only 79 given [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:617]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_dma_0'. This will prevent further optimization [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:188]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:372]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_smc'. This will prevent further optimization [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:269]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:418]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'cv_hw_0'. This will prevent further optimization [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:338]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ps8_0_axi_periph'. This will prevent further optimization [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:506]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_2'. This will prevent further optimization [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:464]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_4'. This will prevent further optimization [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:485]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (19#1) [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (20#1) [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1675.945 ; gain = 0.000 ; free physical = 389 ; free virtual = 51936
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1675.945 ; gain = 0.000 ; free physical = 390 ; free virtual = 51938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1675.945 ; gain = 0.000 ; free physical = 390 ; free virtual = 51938
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/design_1_ila_1_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_1'
Finished Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/design_1_ila_1_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_1'
Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1/design_1_axi_dma_0_1_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1/design_1_axi_dma_0_1_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_ila_4_0/design_1_ila_4_0/design_1_ila_4_0_in_context.xdc] for cell 'design_1_i/ila_4'
Finished Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_ila_4_0/design_1_ila_4_0/design_1_ila_4_0_in_context.xdc] for cell 'design_1_i/ila_4'
Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_cv_hw_0_0/design_1_cv_hw_0_0/design_1_cv_hw_0_0_in_context.xdc] for cell 'design_1_i/cv_hw_0'
Finished Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_cv_hw_0_0/design_1_cv_hw_0_0/design_1_cv_hw_0_0_in_context.xdc] for cell 'design_1_i/cv_hw_0'
Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_ila_2_0/design_1_ila_2_0/design_1_ila_2_0_in_context.xdc] for cell 'design_1_i/ila_2'
Finished Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_ila_2_0/design_1_ila_2_0/design_1_ila_2_0_in_context.xdc] for cell 'design_1_i/ila_2'
Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0_in_context.xdc] for cell 'design_1_i/axi_gpio_4'
Finished Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0/design_1_axi_gpio_4_0_in_context.xdc] for cell 'design_1_i/axi_gpio_4'
Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/constrs_1/new/ultra96_opencv.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 26]]'. [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/constrs_1/new/ultra96_opencv.xdc:5]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 65]]'. [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/constrs_1/new/ultra96_opencv.xdc:8]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 66]]'. [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/constrs_1/new/ultra96_opencv.xdc:11]
Finished Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/constrs_1/new/ultra96_opencv.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.srcs/constrs_1/new/ultra96_opencv.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2369.695 ; gain = 0.000 ; free physical = 478 ; free virtual = 51306
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:01:05 . Memory (MB): peak = 2369.695 ; gain = 693.750 ; free physical = 548 ; free virtual = 51377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:01:05 . Memory (MB): peak = 2369.695 ; gain = 693.750 ; free physical = 548 ; free virtual = 51377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/cv_hw_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:01:05 . Memory (MB): peak = 2369.695 ; gain = 693.750 ; free physical = 548 ; free virtual = 51376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:01:05 . Memory (MB): peak = 2369.695 ; gain = 693.750 ; free physical = 549 ; free virtual = 51377
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_3 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_3 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_3 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_3 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_3 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_3 has unconnected port M02_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 2369.695 ; gain = 693.750 ; free physical = 536 ; free virtual = 51368
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:03:02 . Memory (MB): peak = 2580.531 ; gain = 904.586 ; free physical = 226 ; free virtual = 50866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:03:02 . Memory (MB): peak = 2580.531 ; gain = 904.586 ; free physical = 233 ; free virtual = 50866
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:03:02 . Memory (MB): peak = 2582.531 ; gain = 906.586 ; free physical = 232 ; free virtual = 50865
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:03:03 . Memory (MB): peak = 2582.531 ; gain = 906.586 ; free physical = 234 ; free virtual = 50865
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:03:03 . Memory (MB): peak = 2582.531 ; gain = 906.586 ; free physical = 234 ; free virtual = 50865
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:03:03 . Memory (MB): peak = 2582.531 ; gain = 906.586 ; free physical = 234 ; free virtual = 50865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:03:03 . Memory (MB): peak = 2582.531 ; gain = 906.586 ; free physical = 234 ; free virtual = 50865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:03:03 . Memory (MB): peak = 2582.531 ; gain = 906.586 ; free physical = 234 ; free virtual = 50865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:03:03 . Memory (MB): peak = 2590.531 ; gain = 914.586 ; free physical = 234 ; free virtual = 50865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_1              |         1|
|2     |design_1_auto_ds_0           |         1|
|3     |design_1_auto_pc_0           |         1|
|4     |design_1_axi_dma_0_1         |         1|
|5     |design_1_axi_gpio_4_0        |         1|
|6     |design_1_axi_smc_0           |         1|
|7     |design_1_cv_hw_0_0           |         1|
|8     |design_1_ila_0_0             |         1|
|9     |design_1_ila_1_0             |         1|
|10    |design_1_ila_2_0             |         1|
|11    |design_1_ila_4_0             |         1|
|12    |design_1_rst_ps8_0_100M_0    |         1|
|13    |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_1_auto_ds_0           |     1|
|2     |design_1_auto_pc_0           |     1|
|3     |design_1_axi_dma_0_1         |     1|
|4     |design_1_axi_gpio_4_0        |     1|
|5     |design_1_axi_smc_0           |     1|
|6     |design_1_cv_hw_0_0           |     1|
|7     |design_1_ila_0_0             |     1|
|8     |design_1_ila_1_0             |     1|
|9     |design_1_ila_2_0             |     1|
|10    |design_1_ila_4_0             |     1|
|11    |design_1_rst_ps8_0_100M_0    |     1|
|12    |design_1_xbar_1              |     1|
|13    |design_1_zynq_ultra_ps_e_0_0 |     1|
|14    |OBUF                         |     1|
+------+-----------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |  2175|
|2     |  design_1_i         |design_1                    |  2174|
|3     |    ps8_0_axi_periph |design_1_ps8_0_axi_periph_3 |   941|
|4     |      s00_couplers   |s00_couplers_imp_1A7ZMW4    |   519|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:03:03 . Memory (MB): peak = 2590.531 ; gain = 914.586 ; free physical = 234 ; free virtual = 50865
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:02:07 . Memory (MB): peak = 2590.531 ; gain = 220.836 ; free physical = 272 ; free virtual = 50903
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:03:03 . Memory (MB): peak = 2590.539 ; gain = 914.586 ; free physical = 272 ; free virtual = 50903
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:03:05 . Memory (MB): peak = 2621.547 ; gain = 945.836 ; free physical = 298 ; free virtual = 50896
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/t-1000/workspace/xilinx/ultra96_opencv/ultra96_opencv.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2621.547 ; gain = 0.000 ; free physical = 298 ; free virtual = 50897
INFO: [Common 17-206] Exiting Vivado at Fri Nov  2 09:02:24 2018...
