{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702578799725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702578799731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 13:33:19 2023 " "Processing started: Thu Dec 14 13:33:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702578799731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702578799731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Runner2048 -c Runner2048 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Runner2048 -c Runner2048" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702578799731 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702578800141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702578800141 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "runner2048.v(271) " "Verilog HDL information at runner2048.v(271): always construct contains both blocking and non-blocking assignments" {  } { { "runner2048.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/runner2048.v" 271 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702578808846 ""}
{ "Warning" "WSGN_SEARCH_FILE" "runner2048.v 1 1 " "Using design file runner2048.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Runner2048 " "Found entity 1: Runner2048" {  } { { "runner2048.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/runner2048.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702578808847 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702578808847 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Runner2048 " "Elaborating entity \"Runner2048\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702578808860 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "game_over_text runner2048.v(24) " "Verilog HDL warning at runner2048.v(24): object game_over_text used but never assigned" {  } { { "runner2048.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/runner2048.v" 24 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1702578808874 "|Runner2048"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "win_text runner2048.v(25) " "Verilog HDL warning at runner2048.v(25): object win_text used but never assigned" {  } { { "runner2048.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/runner2048.v" 25 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1702578808874 "|Runner2048"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "game_over_text 0 runner2048.v(24) " "Net \"game_over_text\" at runner2048.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "runner2048.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/runner2048.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702578808874 "|Runner2048"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "win_text 0 runner2048.v(25) " "Net \"win_text\" at runner2048.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "runner2048.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/runner2048.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702578808874 "|Runner2048"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_converter.v 1 1 " "Using design file clock_converter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_converter " "Found entity 1: clock_converter" {  } { { "clock_converter.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/clock_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702578808885 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702578808885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_converter clock_converter:clocks " "Elaborating entity \"clock_converter\" for hierarchy \"clock_converter:clocks\"" {  } { { "runner2048.v" "clocks" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/runner2048.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702578808885 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "vga_controller.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702578808896 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702578808896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:VGA " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:VGA\"" {  } { { "runner2048.v" "VGA" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/runner2048.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702578808896 ""}
{ "Warning" "WSGN_SEARCH_FILE" "blocks.v 1 1 " "Using design file blocks.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 blocks " "Found entity 1: blocks" {  } { { "blocks.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/blocks.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702578808907 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702578808907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blocks blocks:bloc " "Elaborating entity \"blocks\" for hierarchy \"blocks:bloc\"" {  } { { "runner2048.v" "bloc" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/runner2048.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702578808908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 blocks.v(115) " "Verilog HDL assignment warning at blocks.v(115): truncated value with size 11 to match size of target (9)" {  } { { "blocks.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/blocks.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702578808911 "|Runner2048|blocks:bloc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 blocks.v(117) " "Verilog HDL assignment warning at blocks.v(117): truncated value with size 11 to match size of target (9)" {  } { { "blocks.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/blocks.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702578808911 "|Runner2048|blocks:bloc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 blocks.v(119) " "Verilog HDL assignment warning at blocks.v(119): truncated value with size 11 to match size of target (9)" {  } { { "blocks.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/blocks.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702578808911 "|Runner2048|blocks:bloc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 blocks.v(121) " "Verilog HDL assignment warning at blocks.v(121): truncated value with size 11 to match size of target (9)" {  } { { "blocks.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/blocks.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702578808911 "|Runner2048|blocks:bloc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 blocks.v(123) " "Verilog HDL assignment warning at blocks.v(123): truncated value with size 11 to match size of target (9)" {  } { { "blocks.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/blocks.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702578808911 "|Runner2048|blocks:bloc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 blocks.v(125) " "Verilog HDL assignment warning at blocks.v(125): truncated value with size 11 to match size of target (9)" {  } { { "blocks.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/blocks.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702578808911 "|Runner2048|blocks:bloc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 blocks.v(127) " "Verilog HDL assignment warning at blocks.v(127): truncated value with size 11 to match size of target (9)" {  } { { "blocks.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/blocks.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702578808911 "|Runner2048|blocks:bloc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 blocks.v(129) " "Verilog HDL assignment warning at blocks.v(129): truncated value with size 11 to match size of target (9)" {  } { { "blocks.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/blocks.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702578808911 "|Runner2048|blocks:bloc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 blocks.v(131) " "Verilog HDL assignment warning at blocks.v(131): truncated value with size 11 to match size of target (9)" {  } { { "blocks.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/blocks.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702578808911 "|Runner2048|blocks:bloc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 blocks.v(133) " "Verilog HDL assignment warning at blocks.v(133): truncated value with size 11 to match size of target (9)" {  } { { "blocks.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/blocks.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702578808911 "|Runner2048|blocks:bloc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 blocks.v(135) " "Verilog HDL assignment warning at blocks.v(135): truncated value with size 11 to match size of target (9)" {  } { { "blocks.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/blocks.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702578808911 "|Runner2048|blocks:bloc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 blocks.v(137) " "Verilog HDL assignment warning at blocks.v(137): truncated value with size 11 to match size of target (9)" {  } { { "blocks.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/blocks.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702578808911 "|Runner2048|blocks:bloc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 blocks.v(139) " "Verilog HDL assignment warning at blocks.v(139): truncated value with size 11 to match size of target (9)" {  } { { "blocks.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/blocks.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702578808911 "|Runner2048|blocks:bloc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 blocks.v(141) " "Verilog HDL assignment warning at blocks.v(141): truncated value with size 11 to match size of target (9)" {  } { { "blocks.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/blocks.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702578808911 "|Runner2048|blocks:bloc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 blocks.v(143) " "Verilog HDL assignment warning at blocks.v(143): truncated value with size 11 to match size of target (9)" {  } { { "blocks.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/blocks.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702578808911 "|Runner2048|blocks:bloc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 blocks.v(145) " "Verilog HDL assignment warning at blocks.v(145): truncated value with size 11 to match size of target (9)" {  } { { "blocks.v" "" { Text "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/blocks.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702578808911 "|Runner2048|blocks:bloc"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702578812261 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702578813586 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/output_files/Runner2048.map.smsg " "Generated suppressed messages file C:/Users/hamptopl/Documents/GitHub/2048FPGAProject/output_files/Runner2048.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702578813635 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702578813826 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702578813826 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2119 " "Implemented 2119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702578813967 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702578813967 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2085 " "Implemented 2085 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702578813967 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702578813967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702578813988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 13:33:33 2023 " "Processing ended: Thu Dec 14 13:33:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702578813988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702578813988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702578813988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702578813988 ""}
