{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755403930214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755403930215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 17 00:12:10 2025 " "Processing started: Sun Aug 17 00:12:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755403930215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403930215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403930215 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755403930512 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755403930512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/Quartus/RAM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936150 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/Quartus/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403936150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-structural " "Found design unit 1: top_level-structural" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936152 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403936152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-behavioral " "Found design unit 1: sign_extend-behavioral" {  } { { "../VHDL/sign_extend.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/sign_extend.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936153 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "../VHDL/sign_extend.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/sign_extend.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403936153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-sync_read " "Found design unit 1: registerfile-sync_read" {  } { { "../VHDL/registerfile.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/registerfile.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936154 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "../VHDL/registerfile.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/registerfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403936154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-BHV " "Found design unit 1: reg-BHV" {  } { { "../VHDL/reg.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936155 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../VHDL/reg.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403936155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioral " "Found design unit 1: PC-behavioral" {  } { { "../VHDL/PC.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/PC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936156 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../VHDL/PC.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/PC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403936156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-Behavior " "Found design unit 1: mux4to1-Behavior" {  } { { "../VHDL/mux4to1.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/mux4to1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936157 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../VHDL/mux4to1.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/mux4to1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403936157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-Behavior " "Found design unit 1: mux2to1-Behavior" {  } { { "../VHDL/mux2to1.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/mux2to1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936158 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../VHDL/mux2to1.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/mux2to1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403936158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/memory_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/memory_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_top_level-structural " "Found design unit 1: Memory_top_level-structural" {  } { { "../VHDL/Memory_top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/Memory_top_level.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936159 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_top_level " "Found entity 1: Memory_top_level" {  } { { "../VHDL/Memory_top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/Memory_top_level.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403936159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/enable_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/enable_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Enable_logic-behavioral " "Found design unit 1: Enable_logic-behavioral" {  } { { "../VHDL/enable_logic.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/enable_logic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936160 ""} { "Info" "ISGN_ENTITY_NAME" "1 enable_logic " "Found entity 1: enable_logic" {  } { { "../VHDL/enable_logic.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/enable_logic.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403936160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-structural " "Found design unit 1: Datapath-structural" {  } { { "../VHDL/Datapath.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/Datapath.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936161 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "../VHDL/Datapath.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/Datapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403936161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-behavioral " "Found design unit 1: Controller-behavioral" {  } { { "../VHDL/Controller.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/Controller.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936161 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../VHDL/Controller.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/Controller.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403936161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_control-behavioral " "Found design unit 1: alu_control-behavioral" {  } { { "../VHDL/alu_control.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/alu_control.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936162 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "../VHDL/alu_control.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/alu_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403936162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/noahw/docs_notsaved/eel4712c/mips/weeks_all/vhdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioral " "Found design unit 1: alu-behavioral" {  } { { "../VHDL/alu.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/alu.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936164 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../VHDL/alu.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/alu.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403936164 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755403936212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:U_Controller " "Elaborating entity \"Controller\" for hierarchy \"Controller:U_Controller\"" {  } { { "../VHDL/top_level.vhd" "U_Controller" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403936235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:U_Datapath " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:U_Datapath\"" {  } { { "../VHDL/top_level.vhd" "U_Datapath" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403936244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg Datapath:U_Datapath\|reg:U_PC " "Elaborating entity \"reg\" for hierarchy \"Datapath:U_Datapath\|reg:U_PC\"" {  } { { "../VHDL/Datapath.vhd" "U_PC" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/Datapath.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403936266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 Datapath:U_Datapath\|mux2to1:U_MemAddr_MUX " "Elaborating entity \"mux2to1\" for hierarchy \"Datapath:U_Datapath\|mux2to1:U_MemAddr_MUX\"" {  } { { "../VHDL/Datapath.vhd" "U_MemAddr_MUX" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/Datapath.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403936271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_top_level Datapath:U_Datapath\|Memory_top_level:U_Memory " "Elaborating entity \"Memory_top_level\" for hierarchy \"Datapath:U_Datapath\|Memory_top_level:U_Memory\"" {  } { { "../VHDL/Datapath.vhd" "U_Memory" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/Datapath.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403936277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enable_logic Datapath:U_Datapath\|Memory_top_level:U_Memory\|enable_logic:U_enable_logic " "Elaborating entity \"enable_logic\" for hierarchy \"Datapath:U_Datapath\|Memory_top_level:U_Memory\|enable_logic:U_enable_logic\"" {  } { { "../VHDL/Memory_top_level.vhd" "U_enable_logic" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/Memory_top_level.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403936286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM " "Elaborating entity \"RAM\" for hierarchy \"Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM\"" {  } { { "../VHDL/Memory_top_level.vhd" "U_RAM" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/Memory_top_level.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403936292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/Quartus/RAM.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403936435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/Quartus/RAM.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403936452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Documents_Provided/Deliverable4.mif " "Parameter \"init_file\" = \"../../Documents_Provided/Deliverable4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM0 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936453 ""}  } { { "RAM.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/Quartus/RAM.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755403936453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ao04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ao04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ao04 " "Found entity 1: altsyncram_ao04" {  } { { "db/altsyncram_ao04.tdf" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/Quartus/db/altsyncram_ao04.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403936521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ao04 Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM\|altsyncram:altsyncram_component\|altsyncram_ao04:auto_generated " "Elaborating entity \"altsyncram_ao04\" for hierarchy \"Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM\|altsyncram:altsyncram_component\|altsyncram_ao04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403936521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o6u2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o6u2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o6u2 " "Found entity 1: altsyncram_o6u2" {  } { { "db/altsyncram_o6u2.tdf" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/Quartus/db/altsyncram_o6u2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403936574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403936574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o6u2 Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM\|altsyncram:altsyncram_component\|altsyncram_ao04:auto_generated\|altsyncram_o6u2:altsyncram1 " "Elaborating entity \"altsyncram_o6u2\" for hierarchy \"Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM\|altsyncram:altsyncram_component\|altsyncram_ao04:auto_generated\|altsyncram_o6u2:altsyncram1\"" {  } { { "db/altsyncram_ao04.tdf" "altsyncram1" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/Quartus/db/altsyncram_ao04.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403936575 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "243 256 0 3 3 " "243 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 3 warnings found, and 3 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "11 47 " "Addresses ranging from 11 to 47 are not initialized" {  } { { "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Documents_Provided/Deliverable4.mif" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Documents_Provided/Deliverable4.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1755403936588 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "49 59 " "Addresses ranging from 49 to 59 are not initialized" {  } { { "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Documents_Provided/Deliverable4.mif" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Documents_Provided/Deliverable4.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1755403936588 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "61 255 " "Addresses ranging from 61 to 255 are not initialized" {  } { { "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Documents_Provided/Deliverable4.mif" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Documents_Provided/Deliverable4.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1755403936588 ""}  } { { "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Documents_Provided/Deliverable4.mif" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Documents_Provided/Deliverable4.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1755403936588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM\|altsyncram:altsyncram_component\|altsyncram_ao04:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM\|altsyncram:altsyncram_component\|altsyncram_ao04:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ao04.tdf" "mgl_prim2" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/Quartus/db/altsyncram_ao04.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403936683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM\|altsyncram:altsyncram_component\|altsyncram_ao04:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM\|altsyncram:altsyncram_component\|altsyncram_ao04:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ao04.tdf" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/Quartus/db/altsyncram_ao04.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403936699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM\|altsyncram:altsyncram_component\|altsyncram_ao04:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM\|altsyncram:altsyncram_component\|altsyncram_ao04:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011312 " "Parameter \"NODE_NAME\" = \"1380011312\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755403936699 ""}  } { { "db/altsyncram_ao04.tdf" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/Quartus/db/altsyncram_ao04.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755403936699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM\|altsyncram:altsyncram_component\|altsyncram_ao04:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM\|altsyncram:altsyncram_component\|altsyncram_ao04:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403936781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM\|altsyncram:altsyncram_component\|altsyncram_ao04:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM\|altsyncram:altsyncram_component\|altsyncram_ao04:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403936866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM\|altsyncram:altsyncram_component\|altsyncram_ao04:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Datapath:U_Datapath\|Memory_top_level:U_Memory\|RAM:U_RAM\|altsyncram:altsyncram_component\|altsyncram_ao04:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403936947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 Datapath:U_Datapath\|Memory_top_level:U_Memory\|mux4to1:U_MUX " "Elaborating entity \"mux4to1\" for hierarchy \"Datapath:U_Datapath\|Memory_top_level:U_Memory\|mux4to1:U_MUX\"" {  } { { "../VHDL/Memory_top_level.vhd" "U_MUX" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/Memory_top_level.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403936973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 Datapath:U_Datapath\|mux2to1:U_RegFile_IN_MUX0 " "Elaborating entity \"mux2to1\" for hierarchy \"Datapath:U_Datapath\|mux2to1:U_RegFile_IN_MUX0\"" {  } { { "../VHDL/Datapath.vhd" "U_RegFile_IN_MUX0" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/Datapath.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403936983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile Datapath:U_Datapath\|registerfile:U_RegFile " "Elaborating entity \"registerfile\" for hierarchy \"Datapath:U_Datapath\|registerfile:U_RegFile\"" {  } { { "../VHDL/Datapath.vhd" "U_RegFile" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/Datapath.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403936987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend Datapath:U_Datapath\|sign_extend:U_sign_extend " "Elaborating entity \"sign_extend\" for hierarchy \"Datapath:U_Datapath\|sign_extend:U_sign_extend\"" {  } { { "../VHDL/Datapath.vhd" "U_sign_extend" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/Datapath.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403937075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Datapath:U_Datapath\|alu:U_ALU " "Elaborating entity \"alu\" for hierarchy \"Datapath:U_Datapath\|alu:U_ALU\"" {  } { { "../VHDL/Datapath.vhd" "U_ALU" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/Datapath.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403937080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control Datapath:U_Datapath\|alu_control:U_ALU_CTRL " "Elaborating entity \"alu_control\" for hierarchy \"Datapath:U_Datapath\|alu_control:U_ALU_CTRL\"" {  } { { "../VHDL/Datapath.vhd" "U_ALU_CTRL" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/Datapath.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403937114 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1755403937295 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.08.17.00:12:19 Progress: Loading sld4b378a6e/alt_sld_fab_wrapper_hw.tcl " "2025.08.17.00:12:19 Progress: Loading sld4b378a6e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403939119 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403940650 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403940737 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403942392 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403942451 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403942517 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403942592 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403942614 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403942615 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1755403943325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4b378a6e/alt_sld_fab.v" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/Quartus/db/ip/sld4b378a6e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403943466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403943466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/Quartus/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403943513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403943513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/Quartus/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403943532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403943532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/Quartus/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403943563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403943563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/Quartus/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403943616 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/Quartus/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403943616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403943616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/Quartus/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755403943647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403943647 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[0\] GND " "Pin \"outport_data\[0\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[1\] GND " "Pin \"outport_data\[1\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[2\] GND " "Pin \"outport_data\[2\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[3\] GND " "Pin \"outport_data\[3\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[4\] GND " "Pin \"outport_data\[4\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[5\] GND " "Pin \"outport_data\[5\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[6\] GND " "Pin \"outport_data\[6\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[7\] GND " "Pin \"outport_data\[7\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[8\] GND " "Pin \"outport_data\[8\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[9\] GND " "Pin \"outport_data\[9\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[10\] GND " "Pin \"outport_data\[10\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[11\] GND " "Pin \"outport_data\[11\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[12\] GND " "Pin \"outport_data\[12\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[13\] GND " "Pin \"outport_data\[13\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[14\] GND " "Pin \"outport_data\[14\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[15\] GND " "Pin \"outport_data\[15\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[16\] GND " "Pin \"outport_data\[16\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[17\] GND " "Pin \"outport_data\[17\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[18\] GND " "Pin \"outport_data\[18\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[19\] GND " "Pin \"outport_data\[19\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[20\] GND " "Pin \"outport_data\[20\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[21\] GND " "Pin \"outport_data\[21\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[22\] GND " "Pin \"outport_data\[22\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[23\] GND " "Pin \"outport_data\[23\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[24\] GND " "Pin \"outport_data\[24\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[25\] GND " "Pin \"outport_data\[25\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[26\] GND " "Pin \"outport_data\[26\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[27\] GND " "Pin \"outport_data\[27\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[28\] GND " "Pin \"outport_data\[28\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[29\] GND " "Pin \"outport_data\[29\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[30\] GND " "Pin \"outport_data\[30\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outport_data\[31\] GND " "Pin \"outport_data\[31\]\" is stuck at GND" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/noahw/Docs_notSaved/EEL4712C/MIPS/Weeks_All/VHDL/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755403945588 "|top_level|outport_data[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1755403945588 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403945696 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "96 " "96 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1755403946849 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755403947528 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755403947528 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3169 " "Implemented 3169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755403947728 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755403947728 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3087 " "Implemented 3087 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755403947728 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1755403947728 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755403947728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4965 " "Peak virtual memory: 4965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755403947756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 17 00:12:27 2025 " "Processing ended: Sun Aug 17 00:12:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755403947756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755403947756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755403947756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755403947756 ""}
