
Library IEEE;
Use IEEE.std_logic_1164.all;

Entity S4BCD is 
	port (	X, Y : in std_logic_vector (3 downto 0);
				Cout : out std_logic ;
				S : out std_logic_vector (3 dowto 0));
end S4BCD;

architecture arc of S4BCD is 

component SUMA4 is 
	port ( a, b : in std_logic_vector (3 downto 0); 
			Cin : in std_logic;
			s : out std_logic_vector (3 downto 0);  
			Cout : out std_logic);
	end component SUMA4 ;