Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Oct 16 21:27:47 2024
| Host         : DESKTOP-8R40T2G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file full_adder_subtractor_timing_summary_routed.rpt -pb full_adder_subtractor_timing_summary_routed.pb -rpx full_adder_subtractor_timing_summary_routed.rpx -warn_on_violation
| Design       : full_adder_subtractor
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.583ns  (logic 3.332ns (50.621%)  route 3.250ns (49.379%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           1.285     2.070    B_IBUF[0]
    SLICE_X0Y7           LUT6 (Prop_lut6_I2_O)        0.053     2.123 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.565     2.688    Cout_temp_1
    SLICE_X0Y7           LUT6 (Prop_lut6_I3_O)        0.053     2.741 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.401     4.142    Cout_OBUF
    U19                  OBUF (Prop_obuf_I_O)         2.441     6.583 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     6.583    Cout
    U19                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.446ns  (logic 3.338ns (51.787%)  route 3.108ns (48.213%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           1.285     2.070    B_IBUF[0]
    SLICE_X0Y7           LUT6 (Prop_lut6_I2_O)        0.053     2.123 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.423     2.546    Cout_temp_1
    SLICE_X1Y7           LUT4 (Prop_lut4_I3_O)        0.053     2.599 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.400     3.999    Sum_OBUF[2]
    T18                  OBUF (Prop_obuf_I_O)         2.447     6.446 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.446    Sum[2]
    T18                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.215ns  (logic 3.327ns (53.537%)  route 2.888ns (46.463%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           1.285     2.070    B_IBUF[0]
    SLICE_X0Y7           LUT6 (Prop_lut6_I2_O)        0.053     2.123 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.214     2.337    Cout_temp_1
    SLICE_X0Y7           LUT6 (Prop_lut6_I3_O)        0.053     2.390 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.389     3.779    Sum_OBUF[3]
    U20                  OBUF (Prop_obuf_I_O)         2.436     6.215 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.215    Sum[3]
    U20                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.200ns  (logic 3.296ns (53.157%)  route 2.904ns (46.843%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.504     2.306    A_IBUF[0]
    SLICE_X0Y7           LUT6 (Prop_lut6_I2_O)        0.053     2.359 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.400     3.759    Sum_OBUF[1]
    T19                  OBUF (Prop_obuf_I_O)         2.441     6.200 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.200    Sum[1]
    T19                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.814ns  (logic 3.265ns (56.147%)  route 2.550ns (43.853%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           1.297     2.083    B_IBUF[0]
    SLICE_X0Y8           LUT4 (Prop_lut4_I0_O)        0.053     2.136 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.252     3.388    Sum_OBUF[0]
    P16                  OBUF (Prop_obuf_I_O)         2.426     5.814 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.814    Sum[0]
    P16                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.360ns (68.070%)  route 0.638ns (31.930%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  K (IN)
                         net (fo=0)                   0.000     0.000    K
    N17                  IBUF (Prop_ibuf_I_O)         0.077     0.077 r  K_IBUF_inst/O
                         net (fo=6, routed)           0.322     0.398    K_IBUF
    SLICE_X0Y8           LUT4 (Prop_lut4_I1_O)        0.028     0.426 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.316     0.743    Sum_OBUF[0]
    P16                  OBUF (Prop_obuf_I_O)         1.256     1.998 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.998    Sum[0]
    P16                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 1.366ns (64.016%)  route 0.768ns (35.984%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  B_IBUF[3]_inst/O
                         net (fo=2, routed)           0.386     0.459    B_IBUF[3]
    SLICE_X0Y7           LUT6 (Prop_lut6_I0_O)        0.028     0.487 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.382     0.869    Sum_OBUF[3]
    U20                  OBUF (Prop_obuf_I_O)         1.265     2.134 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.134    Sum[3]
    U20                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.391ns (64.980%)  route 0.750ns (35.020%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  B_IBUF[1]_inst/O
                         net (fo=2, routed)           0.360     0.453    B_IBUF[1]
    SLICE_X0Y7           LUT6 (Prop_lut6_I0_O)        0.028     0.481 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.390     0.871    Sum_OBUF[1]
    T19                  OBUF (Prop_obuf_I_O)         1.270     2.141 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.141    Sum[1]
    T19                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.375ns (63.983%)  route 0.774ns (36.017%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  K (IN)
                         net (fo=0)                   0.000     0.000    K
    N17                  IBUF (Prop_ibuf_I_O)         0.077     0.077 r  K_IBUF_inst/O
                         net (fo=6, routed)           0.390     0.467    K_IBUF
    SLICE_X0Y7           LUT6 (Prop_lut6_I1_O)        0.028     0.495 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.384     0.879    Cout_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.270     2.149 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.149    Cout
    U19                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.382ns (64.219%)  route 0.770ns (35.781%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.078     0.078 r  A_IBUF[2]_inst/O
                         net (fo=3, routed)           0.383     0.461    A_IBUF[2]
    SLICE_X1Y7           LUT4 (Prop_lut4_I2_O)        0.028     0.489 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.387     0.876    Sum_OBUF[2]
    T18                  OBUF (Prop_obuf_I_O)         1.276     2.152 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.152    Sum[2]
    T18                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------





