

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8'
================================================================
* Date:           Tue Feb 17 12:08:09 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.107 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     1365|     1365|  13.650 us|  13.650 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8  |     1363|     1363|        13|          1|          1|  1352|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.33>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [conv2d.cpp:62]   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [conv2d.cpp:61]   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [conv2d.cpp:60]   --->   Operation 19 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten22 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten22"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln60 = store i4 0, i4 %c" [conv2d.cpp:60]   --->   Operation 22 'store' 'store_ln60' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten9"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln61 = store i4 0, i4 %i" [conv2d.cpp:61]   --->   Operation 24 'store' 'store_ln61' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln62 = store i4 0, i4 %j" [conv2d.cpp:62]   --->   Operation 25 'store' 'store_ln62' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_66_9"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten22_load = load i11 %indvar_flatten22" [conv2d.cpp:60]   --->   Operation 27 'load' 'indvar_flatten22_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.63ns)   --->   "%icmp_ln60 = icmp_eq  i11 %indvar_flatten22_load, i11 1352" [conv2d.cpp:60]   --->   Operation 28 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.63ns)   --->   "%add_ln60_1 = add i11 %indvar_flatten22_load, i11 1" [conv2d.cpp:60]   --->   Operation 29 'add' 'add_ln60_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.inc119, void %VITIS_LOOP_85_11.exitStub" [conv2d.cpp:60]   --->   Operation 30 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i8 %indvar_flatten9" [conv2d.cpp:61]   --->   Operation 31 'load' 'indvar_flatten9_load' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%c_load = load i4 %c" [conv2d.cpp:60]   --->   Operation 32 'load' 'c_load' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln60 = add i4 %c_load, i4 1" [conv2d.cpp:60]   --->   Operation 33 'add' 'add_ln60' <Predicate = (!icmp_ln60)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.91ns)   --->   "%icmp_ln61 = icmp_eq  i8 %indvar_flatten9_load, i8 169" [conv2d.cpp:61]   --->   Operation 34 'icmp' 'icmp_ln61' <Predicate = (!icmp_ln60)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.02ns)   --->   "%select_ln60_1 = select i1 %icmp_ln61, i4 %add_ln60, i4 %c_load" [conv2d.cpp:60]   --->   Operation 35 'select' 'select_ln60_1' <Predicate = (!icmp_ln60)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.91ns)   --->   "%add_ln61_1 = add i8 %indvar_flatten9_load, i8 1" [conv2d.cpp:61]   --->   Operation 36 'add' 'add_ln61_1' <Predicate = (!icmp_ln60)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.24ns)   --->   "%select_ln61_1 = select i1 %icmp_ln61, i8 1, i8 %add_ln61_1" [conv2d.cpp:61]   --->   Operation 37 'select' 'select_ln61_1' <Predicate = (!icmp_ln60)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln60 = store i11 %add_ln60_1, i11 %indvar_flatten22" [conv2d.cpp:60]   --->   Operation 38 'store' 'store_ln60' <Predicate = (!icmp_ln60)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln60 = store i4 %select_ln60_1, i4 %c" [conv2d.cpp:60]   --->   Operation 39 'store' 'store_ln60' <Predicate = (!icmp_ln60)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln61 = store i8 %select_ln61_1, i8 %indvar_flatten9" [conv2d.cpp:61]   --->   Operation 40 'store' 'store_ln61' <Predicate = (!icmp_ln60)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.06>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [conv2d.cpp:62]   --->   Operation 41 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [conv2d.cpp:60]   --->   Operation 42 'load' 'i_load' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.02ns)   --->   "%select_ln60 = select i1 %icmp_ln61, i4 0, i4 %i_load" [conv2d.cpp:60]   --->   Operation 43 'select' 'select_ln60' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln60)   --->   "%xor_ln60 = xor i1 %icmp_ln61, i1 1" [conv2d.cpp:60]   --->   Operation 44 'xor' 'xor_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.73ns)   --->   "%icmp_ln62 = icmp_eq  i4 %j_load, i4 13" [conv2d.cpp:62]   --->   Operation 45 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln60 = and i1 %icmp_ln62, i1 %xor_ln60" [conv2d.cpp:60]   --->   Operation 46 'and' 'and_ln60' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.73ns)   --->   "%add_ln61 = add i4 %select_ln60, i4 1" [conv2d.cpp:61]   --->   Operation 47 'add' 'add_ln61' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node j_1_mid2)   --->   "%empty = or i1 %and_ln60, i1 %icmp_ln61" [conv2d.cpp:60]   --->   Operation 48 'or' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.02ns) (out node of the LUT)   --->   "%j_1_mid2 = select i1 %empty, i4 0, i4 %j_load" [conv2d.cpp:60]   --->   Operation 49 'select' 'j_1_mid2' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.02ns)   --->   "%select_ln61 = select i1 %and_ln60, i4 %add_ln61, i4 %select_ln60" [conv2d.cpp:61]   --->   Operation 50 'select' 'select_ln61' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i4 %select_ln60_1" [conv2d.cpp:64]   --->   Operation 51 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i4 %select_ln60_1" [conv2d.cpp:64]   --->   Operation 52 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (3.78ns)   --->   "%mul_ln64 = mul i9 %zext_ln64_1, i9 26" [conv2d.cpp:64]   --->   Operation 53 'mul' 'mul_ln64' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [3/3] (1.05ns) (grouped into DSP with root node add_ln71)   --->   "%mul_ln71 = mul i8 %zext_ln64, i8 13" [conv2d.cpp:71]   --->   Operation 54 'mul' 'mul_ln71' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln61, i1 0" [conv2d.cpp:64]   --->   Operation 55 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln64_3 = zext i5 %shl_ln" [conv2d.cpp:64]   --->   Operation 56 'zext' 'zext_ln64_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.82ns)   --->   "%add_ln64 = add i9 %mul_ln64, i9 %zext_ln64_3" [conv2d.cpp:64]   --->   Operation 57 'add' 'add_ln64' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i9 %add_ln64" [conv2d.cpp:68]   --->   Operation 58 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [3/3] (1.05ns) (grouped into DSP with root node add_ln64_1)   --->   "%mul_ln68_1 = mul i12 %zext_ln68, i12 13" [conv2d.cpp:68]   --->   Operation 59 'mul' 'mul_ln68_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln61, i1 1" [conv2d.cpp:68]   --->   Operation 60 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i5 %or_ln" [conv2d.cpp:68]   --->   Operation 61 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.82ns)   --->   "%add_ln68 = add i9 %mul_ln64, i9 %zext_ln68_1" [conv2d.cpp:68]   --->   Operation 62 'add' 'add_ln68' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i9 %add_ln68" [conv2d.cpp:62]   --->   Operation 63 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [3/3] (1.05ns) (grouped into DSP with root node add_ln68_1)   --->   "%mul_ln62 = mul i12 %zext_ln62, i12 13" [conv2d.cpp:62]   --->   Operation 64 'mul' 'mul_ln62' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (1.73ns)   --->   "%add_ln62 = add i4 %j_1_mid2, i4 1" [conv2d.cpp:62]   --->   Operation 65 'add' 'add_ln62' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln61 = store i4 %select_ln61, i4 %i" [conv2d.cpp:61]   --->   Operation 66 'store' 'store_ln61' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln62 = store i4 %add_ln62, i4 %j" [conv2d.cpp:62]   --->   Operation 67 'store' 'store_ln62' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 68 [2/3] (1.05ns) (grouped into DSP with root node add_ln71)   --->   "%mul_ln71 = mul i8 %zext_ln64, i8 13" [conv2d.cpp:71]   --->   Operation 68 'mul' 'mul_ln71' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [2/3] (1.05ns) (grouped into DSP with root node add_ln64_1)   --->   "%mul_ln68_1 = mul i12 %zext_ln68, i12 13" [conv2d.cpp:68]   --->   Operation 69 'mul' 'mul_ln68_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [2/3] (1.05ns) (grouped into DSP with root node add_ln68_1)   --->   "%mul_ln62 = mul i12 %zext_ln62, i12 13" [conv2d.cpp:62]   --->   Operation 70 'mul' 'mul_ln62' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 71 [1/3] (0.00ns) (grouped into DSP with root node add_ln71)   --->   "%mul_ln71 = mul i8 %zext_ln64, i8 13" [conv2d.cpp:71]   --->   Operation 71 'mul' 'mul_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i4 %select_ln61" [conv2d.cpp:71]   --->   Operation 72 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln71 = add i8 %mul_ln71, i8 %zext_ln71" [conv2d.cpp:71]   --->   Operation 73 'add' 'add_ln71' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/3] (0.00ns) (grouped into DSP with root node add_ln64_1)   --->   "%mul_ln68_1 = mul i12 %zext_ln68, i12 13" [conv2d.cpp:68]   --->   Operation 74 'mul' 'mul_ln68_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [1/3] (0.00ns) (grouped into DSP with root node add_ln68_1)   --->   "%mul_ln62 = mul i12 %zext_ln62, i12 13" [conv2d.cpp:62]   --->   Operation 75 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln64_5 = zext i4 %j_1_mid2" [conv2d.cpp:64]   --->   Operation 76 'zext' 'zext_ln64_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln64_1 = add i12 %mul_ln68_1, i12 %zext_ln64_5" [conv2d.cpp:64]   --->   Operation 77 'add' 'add_ln64_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln68_1 = add i12 %mul_ln62, i12 %zext_ln64_5" [conv2d.cpp:68]   --->   Operation 78 'add' 'add_ln68_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.35>
ST_5 : Operation 79 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln71 = add i8 %mul_ln71, i8 %zext_ln71" [conv2d.cpp:71]   --->   Operation 79 'add' 'add_ln71' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln64_2 = zext i8 %add_ln71" [conv2d.cpp:64]   --->   Operation 80 'zext' 'zext_ln64_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [3/3] (1.05ns) (grouped into DSP with root node add_ln71_1)   --->   "%mul_ln64_2 = mul i11 %zext_ln64_2, i11 13" [conv2d.cpp:64]   --->   Operation 81 'mul' 'mul_ln64_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 82 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln64_1 = add i12 %mul_ln68_1, i12 %zext_ln64_5" [conv2d.cpp:64]   --->   Operation 82 'add' 'add_ln64_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln64_6 = zext i12 %add_ln64_1" [conv2d.cpp:64]   --->   Operation 83 'zext' 'zext_ln64_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%conv1_out_addr = getelementptr i32 %conv1_out, i64 0, i64 %zext_ln64_6" [conv2d.cpp:64]   --->   Operation 84 'getelementptr' 'conv1_out_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln68_1 = add i12 %mul_ln62, i12 %zext_ln64_5" [conv2d.cpp:68]   --->   Operation 85 'add' 'add_ln68_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%conv1_out_1_addr = getelementptr i32 %conv1_out_1, i64 0, i64 %zext_ln64_6" [conv2d.cpp:68]   --->   Operation 86 'getelementptr' 'conv1_out_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [2/2] (3.25ns)   --->   "%m = load i12 %conv1_out_addr" [conv2d.cpp:64]   --->   Operation 87 'load' 'm' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2704> <RAM>
ST_5 : Operation 88 [2/2] (3.25ns)   --->   "%m_1 = load i12 %conv1_out_1_addr" [conv2d.cpp:68]   --->   Operation 88 'load' 'm_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2704> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 89 [2/3] (1.05ns) (grouped into DSP with root node add_ln71_1)   --->   "%mul_ln64_2 = mul i11 %zext_ln64_2, i11 13" [conv2d.cpp:64]   --->   Operation 89 'mul' 'mul_ln64_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 90 [1/2] ( I:3.25ns O:3.25ns )   --->   "%m = load i12 %conv1_out_addr" [conv2d.cpp:64]   --->   Operation 90 'load' 'm' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2704> <RAM>
ST_6 : Operation 91 [1/2] ( I:3.25ns O:3.25ns )   --->   "%m_1 = load i12 %conv1_out_1_addr" [conv2d.cpp:68]   --->   Operation 91 'load' 'm_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2704> <RAM>

State 7 <SV = 6> <Delay = 5.43>
ST_7 : Operation 92 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_1)   --->   "%mul_ln64_2 = mul i11 %zext_ln64_2, i11 13" [conv2d.cpp:64]   --->   Operation 92 'mul' 'mul_ln64_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln64_4 = zext i4 %j_1_mid2" [conv2d.cpp:64]   --->   Operation 93 'zext' 'zext_ln64_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i12 %add_ln68_1" [conv2d.cpp:68]   --->   Operation 94 'zext' 'zext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%conv1_out_addr_1 = getelementptr i32 %conv1_out, i64 0, i64 %zext_ln68_2" [conv2d.cpp:68]   --->   Operation 95 'getelementptr' 'conv1_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln71_1 = add i11 %mul_ln64_2, i11 %zext_ln64_4" [conv2d.cpp:71]   --->   Operation 96 'add' 'add_ln71_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 97 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp_ogt  i32 %m_1, i32 %m" [conv2d.cpp:68]   --->   Operation 97 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [2/2] (3.25ns)   --->   "%m_3 = load i12 %conv1_out_addr_1" [conv2d.cpp:68]   --->   Operation 98 'load' 'm_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2704> <RAM>

State 8 <SV = 7> <Delay = 7.10>
ST_8 : Operation 99 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln71_1 = add i11 %mul_ln64_2, i11 %zext_ln64_4" [conv2d.cpp:71]   --->   Operation 99 'add' 'add_ln71_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln68 = bitcast i32 %m_1" [conv2d.cpp:68]   --->   Operation 100 'bitcast' 'bitcast_ln68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68, i32 23, i32 30" [conv2d.cpp:68]   --->   Operation 101 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i32 %bitcast_ln68" [conv2d.cpp:68]   --->   Operation 102 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln68_1 = bitcast i32 %m" [conv2d.cpp:68]   --->   Operation 103 'bitcast' 'bitcast_ln68_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_1, i32 23, i32 30" [conv2d.cpp:68]   --->   Operation 104 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln68_1 = trunc i32 %bitcast_ln68_1" [conv2d.cpp:68]   --->   Operation 105 'trunc' 'trunc_ln68_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (1.91ns)   --->   "%icmp_ln68 = icmp_ne  i8 %tmp_2, i8 255" [conv2d.cpp:68]   --->   Operation 106 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (2.28ns)   --->   "%icmp_ln68_1 = icmp_eq  i23 %trunc_ln68, i23 0" [conv2d.cpp:68]   --->   Operation 107 'icmp' 'icmp_ln68_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_1)   --->   "%or_ln68 = or i1 %icmp_ln68_1, i1 %icmp_ln68" [conv2d.cpp:68]   --->   Operation 108 'or' 'or_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (1.91ns)   --->   "%icmp_ln68_2 = icmp_ne  i8 %tmp_3, i8 255" [conv2d.cpp:68]   --->   Operation 109 'icmp' 'icmp_ln68_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (2.28ns)   --->   "%icmp_ln68_3 = icmp_eq  i23 %trunc_ln68_1, i23 0" [conv2d.cpp:68]   --->   Operation 110 'icmp' 'icmp_ln68_3' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_1)   --->   "%or_ln68_1 = or i1 %icmp_ln68_3, i1 %icmp_ln68_2" [conv2d.cpp:68]   --->   Operation 111 'or' 'or_ln68_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_1)   --->   "%and_ln68 = and i1 %or_ln68, i1 %or_ln68_1" [conv2d.cpp:68]   --->   Operation 112 'and' 'and_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp_ogt  i32 %m_1, i32 %m" [conv2d.cpp:68]   --->   Operation 113 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln68_1 = and i1 %and_ln68, i1 %tmp_4" [conv2d.cpp:68]   --->   Operation 114 'and' 'and_ln68_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.69ns)   --->   "%m_2 = select i1 %and_ln68_1, i32 %m_1, i32 %m" [conv2d.cpp:68]   --->   Operation 115 'select' 'm_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 116 [1/2] ( I:3.25ns O:3.25ns )   --->   "%m_3 = load i12 %conv1_out_addr_1" [conv2d.cpp:68]   --->   Operation 116 'load' 'm_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2704> <RAM>

State 9 <SV = 8> <Delay = 5.43>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%conv1_out_1_addr_1 = getelementptr i32 %conv1_out_1, i64 0, i64 %zext_ln68_2" [conv2d.cpp:68]   --->   Operation 117 'getelementptr' 'conv1_out_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp_ogt  i32 %m_3, i32 %m_2" [conv2d.cpp:68]   --->   Operation 118 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [2/2] (3.25ns)   --->   "%m_5 = load i12 %conv1_out_1_addr_1" [conv2d.cpp:68]   --->   Operation 119 'load' 'm_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2704> <RAM>

State 10 <SV = 9> <Delay = 7.10>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln68_2 = bitcast i32 %m_3" [conv2d.cpp:68]   --->   Operation 120 'bitcast' 'bitcast_ln68_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_2, i32 23, i32 30" [conv2d.cpp:68]   --->   Operation 121 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln68_2 = trunc i32 %bitcast_ln68_2" [conv2d.cpp:68]   --->   Operation 122 'trunc' 'trunc_ln68_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln68_3 = bitcast i32 %m_2" [conv2d.cpp:68]   --->   Operation 123 'bitcast' 'bitcast_ln68_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_3, i32 23, i32 30" [conv2d.cpp:68]   --->   Operation 124 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln68_3 = trunc i32 %bitcast_ln68_3" [conv2d.cpp:68]   --->   Operation 125 'trunc' 'trunc_ln68_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (1.91ns)   --->   "%icmp_ln68_4 = icmp_ne  i8 %tmp_5, i8 255" [conv2d.cpp:68]   --->   Operation 126 'icmp' 'icmp_ln68_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (2.28ns)   --->   "%icmp_ln68_5 = icmp_eq  i23 %trunc_ln68_2, i23 0" [conv2d.cpp:68]   --->   Operation 127 'icmp' 'icmp_ln68_5' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_3)   --->   "%or_ln68_2 = or i1 %icmp_ln68_5, i1 %icmp_ln68_4" [conv2d.cpp:68]   --->   Operation 128 'or' 'or_ln68_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (1.91ns)   --->   "%icmp_ln68_6 = icmp_ne  i8 %tmp_6, i8 255" [conv2d.cpp:68]   --->   Operation 129 'icmp' 'icmp_ln68_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (2.28ns)   --->   "%icmp_ln68_7 = icmp_eq  i23 %trunc_ln68_3, i23 0" [conv2d.cpp:68]   --->   Operation 130 'icmp' 'icmp_ln68_7' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_3)   --->   "%or_ln68_3 = or i1 %icmp_ln68_7, i1 %icmp_ln68_6" [conv2d.cpp:68]   --->   Operation 131 'or' 'or_ln68_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_3)   --->   "%and_ln68_2 = and i1 %or_ln68_2, i1 %or_ln68_3" [conv2d.cpp:68]   --->   Operation 132 'and' 'and_ln68_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp_ogt  i32 %m_3, i32 %m_2" [conv2d.cpp:68]   --->   Operation 133 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln68_3 = and i1 %and_ln68_2, i1 %tmp_7" [conv2d.cpp:68]   --->   Operation 134 'and' 'and_ln68_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.69ns)   --->   "%m_4 = select i1 %and_ln68_3, i32 %m_3, i32 %m_2" [conv2d.cpp:68]   --->   Operation 135 'select' 'm_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 136 [1/2] ( I:3.25ns O:3.25ns )   --->   "%m_5 = load i12 %conv1_out_1_addr_1" [conv2d.cpp:68]   --->   Operation 136 'load' 'm_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2704> <RAM>

State 11 <SV = 10> <Delay = 5.43>
ST_11 : Operation 137 [2/2] (5.43ns)   --->   "%tmp_s = fcmp_ogt  i32 %m_5, i32 %m_4" [conv2d.cpp:68]   --->   Operation 137 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.10>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%bitcast_ln68_4 = bitcast i32 %m_5" [conv2d.cpp:68]   --->   Operation 138 'bitcast' 'bitcast_ln68_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_4, i32 23, i32 30" [conv2d.cpp:68]   --->   Operation 139 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln68_4 = trunc i32 %bitcast_ln68_4" [conv2d.cpp:68]   --->   Operation 140 'trunc' 'trunc_ln68_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln68_5 = bitcast i32 %m_4" [conv2d.cpp:68]   --->   Operation 141 'bitcast' 'bitcast_ln68_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_5, i32 23, i32 30" [conv2d.cpp:68]   --->   Operation 142 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln68_5 = trunc i32 %bitcast_ln68_5" [conv2d.cpp:68]   --->   Operation 143 'trunc' 'trunc_ln68_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (1.91ns)   --->   "%icmp_ln68_8 = icmp_ne  i8 %tmp_8, i8 255" [conv2d.cpp:68]   --->   Operation 144 'icmp' 'icmp_ln68_8' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (2.28ns)   --->   "%icmp_ln68_9 = icmp_eq  i23 %trunc_ln68_4, i23 0" [conv2d.cpp:68]   --->   Operation 145 'icmp' 'icmp_ln68_9' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_5)   --->   "%or_ln68_4 = or i1 %icmp_ln68_9, i1 %icmp_ln68_8" [conv2d.cpp:68]   --->   Operation 146 'or' 'or_ln68_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (1.91ns)   --->   "%icmp_ln68_10 = icmp_ne  i8 %tmp_9, i8 255" [conv2d.cpp:68]   --->   Operation 147 'icmp' 'icmp_ln68_10' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (2.28ns)   --->   "%icmp_ln68_11 = icmp_eq  i23 %trunc_ln68_5, i23 0" [conv2d.cpp:68]   --->   Operation 148 'icmp' 'icmp_ln68_11' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_5)   --->   "%or_ln68_5 = or i1 %icmp_ln68_11, i1 %icmp_ln68_10" [conv2d.cpp:68]   --->   Operation 149 'or' 'or_ln68_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_5)   --->   "%and_ln68_4 = and i1 %or_ln68_4, i1 %or_ln68_5" [conv2d.cpp:68]   --->   Operation 150 'and' 'and_ln68_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [1/2] (5.43ns)   --->   "%tmp_s = fcmp_ogt  i32 %m_5, i32 %m_4" [conv2d.cpp:68]   --->   Operation 151 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln68_5 = and i1 %and_ln68_4, i1 %tmp_s" [conv2d.cpp:68]   --->   Operation 152 'and' 'and_ln68_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.69ns)   --->   "%m_6 = select i1 %and_ln68_5, i32 %m_5, i32 %m_4" [conv2d.cpp:68]   --->   Operation 153 'select' 'm_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 161 'ret' 'ret_ln0' <Predicate = (icmp_ln60)> <Delay = 1.58>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_str"   --->   Operation 154 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1352, i64 1352, i64 1352"   --->   Operation 155 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i11 %add_ln71_1" [conv2d.cpp:71]   --->   Operation 156 'zext' 'zext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%pool1_out_addr = getelementptr i32 %pool1_out, i64 0, i64 %zext_ln71_1" [conv2d.cpp:71]   --->   Operation 157 'getelementptr' 'pool1_out_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_17" [conv2d.cpp:62]   --->   Operation 158 'specpipeline' 'specpipeline_ln62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln71 = store i32 %m_6, i11 %pool1_out_addr" [conv2d.cpp:71]   --->   Operation 159 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1352> <RAM>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln62 = br void %VITIS_LOOP_66_9" [conv2d.cpp:62]   --->   Operation 160 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv1_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pool1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 01100000000000]
i                     (alloca           ) [ 01100000000000]
indvar_flatten9       (alloca           ) [ 01000000000000]
c                     (alloca           ) [ 01000000000000]
indvar_flatten22      (alloca           ) [ 01000000000000]
store_ln0             (store            ) [ 00000000000000]
store_ln60            (store            ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
store_ln61            (store            ) [ 00000000000000]
store_ln62            (store            ) [ 00000000000000]
br_ln0                (br               ) [ 00000000000000]
indvar_flatten22_load (load             ) [ 00000000000000]
icmp_ln60             (icmp             ) [ 01111111111110]
add_ln60_1            (add              ) [ 00000000000000]
br_ln60               (br               ) [ 00000000000000]
indvar_flatten9_load  (load             ) [ 00000000000000]
c_load                (load             ) [ 00000000000000]
add_ln60              (add              ) [ 00000000000000]
icmp_ln61             (icmp             ) [ 01100000000000]
select_ln60_1         (select           ) [ 01100000000000]
add_ln61_1            (add              ) [ 00000000000000]
select_ln61_1         (select           ) [ 00000000000000]
store_ln60            (store            ) [ 00000000000000]
store_ln60            (store            ) [ 00000000000000]
store_ln61            (store            ) [ 00000000000000]
j_load                (load             ) [ 00000000000000]
i_load                (load             ) [ 00000000000000]
select_ln60           (select           ) [ 00000000000000]
xor_ln60              (xor              ) [ 00000000000000]
icmp_ln62             (icmp             ) [ 00000000000000]
and_ln60              (and              ) [ 00000000000000]
add_ln61              (add              ) [ 00000000000000]
empty                 (or               ) [ 00000000000000]
j_1_mid2              (select           ) [ 01011111000000]
select_ln61           (select           ) [ 01011000000000]
zext_ln64             (zext             ) [ 01011000000000]
zext_ln64_1           (zext             ) [ 00000000000000]
mul_ln64              (mul              ) [ 00000000000000]
shl_ln                (bitconcatenate   ) [ 00000000000000]
zext_ln64_3           (zext             ) [ 00000000000000]
add_ln64              (add              ) [ 00000000000000]
zext_ln68             (zext             ) [ 01011000000000]
or_ln                 (bitconcatenate   ) [ 00000000000000]
zext_ln68_1           (zext             ) [ 00000000000000]
add_ln68              (add              ) [ 00000000000000]
zext_ln62             (zext             ) [ 01011000000000]
add_ln62              (add              ) [ 00000000000000]
store_ln61            (store            ) [ 00000000000000]
store_ln62            (store            ) [ 00000000000000]
mul_ln71              (mul              ) [ 01000100000000]
zext_ln71             (zext             ) [ 01000100000000]
mul_ln68_1            (mul              ) [ 01000100000000]
mul_ln62              (mul              ) [ 01000100000000]
zext_ln64_5           (zext             ) [ 01000100000000]
add_ln71              (add              ) [ 00000000000000]
zext_ln64_2           (zext             ) [ 01000011000000]
add_ln64_1            (add              ) [ 00000000000000]
zext_ln64_6           (zext             ) [ 00000000000000]
conv1_out_addr        (getelementptr    ) [ 01000010000000]
add_ln68_1            (add              ) [ 01000011000000]
conv1_out_1_addr      (getelementptr    ) [ 01000010000000]
m                     (load             ) [ 01000001100000]
m_1                   (load             ) [ 01000001100000]
mul_ln64_2            (mul              ) [ 01000000100000]
zext_ln64_4           (zext             ) [ 01000000100000]
zext_ln68_2           (zext             ) [ 01000000110000]
conv1_out_addr_1      (getelementptr    ) [ 01000000100000]
add_ln71_1            (add              ) [ 01000000011111]
bitcast_ln68          (bitcast          ) [ 00000000000000]
tmp_2                 (partselect       ) [ 00000000000000]
trunc_ln68            (trunc            ) [ 00000000000000]
bitcast_ln68_1        (bitcast          ) [ 00000000000000]
tmp_3                 (partselect       ) [ 00000000000000]
trunc_ln68_1          (trunc            ) [ 00000000000000]
icmp_ln68             (icmp             ) [ 00000000000000]
icmp_ln68_1           (icmp             ) [ 00000000000000]
or_ln68               (or               ) [ 00000000000000]
icmp_ln68_2           (icmp             ) [ 00000000000000]
icmp_ln68_3           (icmp             ) [ 00000000000000]
or_ln68_1             (or               ) [ 00000000000000]
and_ln68              (and              ) [ 00000000000000]
tmp_4                 (fcmp             ) [ 00000000000000]
and_ln68_1            (and              ) [ 00000000000000]
m_2                   (select           ) [ 01000000011000]
m_3                   (load             ) [ 01000000011000]
conv1_out_1_addr_1    (getelementptr    ) [ 01000000001000]
bitcast_ln68_2        (bitcast          ) [ 00000000000000]
tmp_5                 (partselect       ) [ 00000000000000]
trunc_ln68_2          (trunc            ) [ 00000000000000]
bitcast_ln68_3        (bitcast          ) [ 00000000000000]
tmp_6                 (partselect       ) [ 00000000000000]
trunc_ln68_3          (trunc            ) [ 00000000000000]
icmp_ln68_4           (icmp             ) [ 00000000000000]
icmp_ln68_5           (icmp             ) [ 00000000000000]
or_ln68_2             (or               ) [ 00000000000000]
icmp_ln68_6           (icmp             ) [ 00000000000000]
icmp_ln68_7           (icmp             ) [ 00000000000000]
or_ln68_3             (or               ) [ 00000000000000]
and_ln68_2            (and              ) [ 00000000000000]
tmp_7                 (fcmp             ) [ 00000000000000]
and_ln68_3            (and              ) [ 00000000000000]
m_4                   (select           ) [ 01000000000110]
m_5                   (load             ) [ 01000000000110]
bitcast_ln68_4        (bitcast          ) [ 00000000000000]
tmp_8                 (partselect       ) [ 00000000000000]
trunc_ln68_4          (trunc            ) [ 00000000000000]
bitcast_ln68_5        (bitcast          ) [ 00000000000000]
tmp_9                 (partselect       ) [ 00000000000000]
trunc_ln68_5          (trunc            ) [ 00000000000000]
icmp_ln68_8           (icmp             ) [ 00000000000000]
icmp_ln68_9           (icmp             ) [ 00000000000000]
or_ln68_4             (or               ) [ 00000000000000]
icmp_ln68_10          (icmp             ) [ 00000000000000]
icmp_ln68_11          (icmp             ) [ 00000000000000]
or_ln68_5             (or               ) [ 00000000000000]
and_ln68_4            (and              ) [ 00000000000000]
tmp_s                 (fcmp             ) [ 00000000000000]
and_ln68_5            (and              ) [ 00000000000000]
m_6                   (select           ) [ 01000000000001]
specloopname_ln0      (specloopname     ) [ 00000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
zext_ln71_1           (zext             ) [ 00000000000000]
pool1_out_addr        (getelementptr    ) [ 00000000000000]
specpipeline_ln62     (specpipeline     ) [ 00000000000000]
store_ln71            (store            ) [ 00000000000000]
br_ln62               (br               ) [ 00000000000000]
ret_ln0               (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_out"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv1_out_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_out_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pool1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="j_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten9_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten9/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="c_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvar_flatten22_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten22/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="conv1_out_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="12" slack="0"/>
<pin id="92" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_out_addr/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="conv1_out_1_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="12" slack="0"/>
<pin id="99" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_out_1_addr/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="12" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="0"/>
<pin id="107" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="108" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="1"/>
<pin id="110" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m/5 m_3/7 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="12" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="0"/>
<pin id="117" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="118" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="1"/>
<pin id="120" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_1/5 m_5/9 "/>
</bind>
</comp>

<comp id="122" class="1004" name="conv1_out_addr_1_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="12" slack="0"/>
<pin id="126" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_out_addr_1/7 "/>
</bind>
</comp>

<comp id="130" class="1004" name="conv1_out_1_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="12" slack="2"/>
<pin id="134" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_out_1_addr_1/9 "/>
</bind>
</comp>

<comp id="138" class="1004" name="pool1_out_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="11" slack="0"/>
<pin id="142" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_out_addr/13 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln71_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="1"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/13 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="0" index="1" bw="32" slack="1"/>
<pin id="154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="0" index="1" bw="32" slack="1"/>
<pin id="158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="0" index="1" bw="32" slack="1"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="11" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln60_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln61_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="4" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln62_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="4" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="indvar_flatten22_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="0"/>
<pin id="190" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten22_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln60_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="11" slack="0"/>
<pin id="193" dir="0" index="1" bw="11" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln60_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="indvar_flatten9_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten9_load/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="c_load_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln60_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln61_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="select_ln60_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="4" slack="0"/>
<pin id="224" dir="0" index="2" bw="4" slack="0"/>
<pin id="225" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln60_1/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln61_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_1/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="select_ln61_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61_1/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln60_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="0"/>
<pin id="245" dir="0" index="1" bw="11" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln60_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="4" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln61_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="j_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="1"/>
<pin id="260" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="i_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="1"/>
<pin id="263" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln60_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="4" slack="0"/>
<pin id="268" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln60/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="xor_ln60_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln60/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln62_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="3" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="and_ln60_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln60/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln61_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="empty_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="1"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="j_1_mid2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="4" slack="0"/>
<pin id="303" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1_mid2/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="select_ln61_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="0"/>
<pin id="310" dir="0" index="2" bw="4" slack="0"/>
<pin id="311" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln64_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="1"/>
<pin id="317" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln64_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="1"/>
<pin id="320" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="mul_ln64_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="6" slack="0"/>
<pin id="324" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln64/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="shl_ln_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln64_3_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="0"/>
<pin id="337" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_3/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln64_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="9" slack="0"/>
<pin id="341" dir="0" index="1" bw="5" slack="0"/>
<pin id="342" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln68_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="0"/>
<pin id="347" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="or_ln_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln68_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_1/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln68_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="0"/>
<pin id="363" dir="0" index="1" bw="5" slack="0"/>
<pin id="364" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln62_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="9" slack="0"/>
<pin id="369" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln62_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln61_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="0" index="1" bw="4" slack="1"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln62_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="4" slack="1"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln71_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="2"/>
<pin id="389" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln64_5_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="2"/>
<pin id="392" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_5/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln64_2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_2/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln64_6_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="12" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_6/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln64_4_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="5"/>
<pin id="403" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_4/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln68_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="2"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_2/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="bitcast_ln68_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="2"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln68/8 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="0" index="2" bw="6" slack="0"/>
<pin id="415" dir="0" index="3" bw="6" slack="0"/>
<pin id="416" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="421" class="1004" name="trunc_ln68_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="bitcast_ln68_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="2"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln68_1/8 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="6" slack="0"/>
<pin id="432" dir="0" index="3" bw="6" slack="0"/>
<pin id="433" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="438" class="1004" name="trunc_ln68_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68_1/8 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln68_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/8 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln68_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="23" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_1/8 "/>
</bind>
</comp>

<comp id="454" class="1004" name="or_ln68_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68/8 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln68_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_2/8 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln68_3_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="23" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_3/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="or_ln68_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68_1/8 "/>
</bind>
</comp>

<comp id="478" class="1004" name="and_ln68_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68/8 "/>
</bind>
</comp>

<comp id="484" class="1004" name="and_ln68_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_1/8 "/>
</bind>
</comp>

<comp id="490" class="1004" name="m_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="2"/>
<pin id="493" dir="0" index="2" bw="32" slack="2"/>
<pin id="494" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_2/8 "/>
</bind>
</comp>

<comp id="496" class="1004" name="bitcast_ln68_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="2"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln68_2/10 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_5_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="0" index="2" bw="6" slack="0"/>
<pin id="503" dir="0" index="3" bw="6" slack="0"/>
<pin id="504" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="509" class="1004" name="trunc_ln68_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68_2/10 "/>
</bind>
</comp>

<comp id="513" class="1004" name="bitcast_ln68_3_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="2"/>
<pin id="515" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln68_3/10 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_6_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="0" index="2" bw="6" slack="0"/>
<pin id="520" dir="0" index="3" bw="6" slack="0"/>
<pin id="521" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="526" class="1004" name="trunc_ln68_3_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68_3/10 "/>
</bind>
</comp>

<comp id="530" class="1004" name="icmp_ln68_4_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_4/10 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln68_5_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="23" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_5/10 "/>
</bind>
</comp>

<comp id="542" class="1004" name="or_ln68_2_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68_2/10 "/>
</bind>
</comp>

<comp id="548" class="1004" name="icmp_ln68_6_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_6/10 "/>
</bind>
</comp>

<comp id="554" class="1004" name="icmp_ln68_7_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="23" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_7/10 "/>
</bind>
</comp>

<comp id="560" class="1004" name="or_ln68_3_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68_3/10 "/>
</bind>
</comp>

<comp id="566" class="1004" name="and_ln68_2_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_2/10 "/>
</bind>
</comp>

<comp id="572" class="1004" name="and_ln68_3_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_3/10 "/>
</bind>
</comp>

<comp id="578" class="1004" name="m_4_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="2"/>
<pin id="581" dir="0" index="2" bw="32" slack="2"/>
<pin id="582" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_4/10 "/>
</bind>
</comp>

<comp id="584" class="1004" name="bitcast_ln68_4_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="2"/>
<pin id="586" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln68_4/12 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_8_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="0" index="2" bw="6" slack="0"/>
<pin id="591" dir="0" index="3" bw="6" slack="0"/>
<pin id="592" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="597" class="1004" name="trunc_ln68_4_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68_4/12 "/>
</bind>
</comp>

<comp id="601" class="1004" name="bitcast_ln68_5_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="2"/>
<pin id="603" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln68_5/12 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_9_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="0" index="2" bw="6" slack="0"/>
<pin id="608" dir="0" index="3" bw="6" slack="0"/>
<pin id="609" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/12 "/>
</bind>
</comp>

<comp id="614" class="1004" name="trunc_ln68_5_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68_5/12 "/>
</bind>
</comp>

<comp id="618" class="1004" name="icmp_ln68_8_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_8/12 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln68_9_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="23" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_9/12 "/>
</bind>
</comp>

<comp id="630" class="1004" name="or_ln68_4_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68_4/12 "/>
</bind>
</comp>

<comp id="636" class="1004" name="icmp_ln68_10_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_10/12 "/>
</bind>
</comp>

<comp id="642" class="1004" name="icmp_ln68_11_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="23" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_11/12 "/>
</bind>
</comp>

<comp id="648" class="1004" name="or_ln68_5_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68_5/12 "/>
</bind>
</comp>

<comp id="654" class="1004" name="and_ln68_4_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_4/12 "/>
</bind>
</comp>

<comp id="660" class="1004" name="and_ln68_5_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_5/12 "/>
</bind>
</comp>

<comp id="666" class="1004" name="m_6_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="2"/>
<pin id="669" dir="0" index="2" bw="32" slack="2"/>
<pin id="670" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_6/12 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln71_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="11" slack="5"/>
<pin id="674" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_1/13 "/>
</bind>
</comp>

<comp id="676" class="1007" name="grp_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="0"/>
<pin id="678" dir="0" index="1" bw="4" slack="0"/>
<pin id="679" dir="0" index="2" bw="4" slack="0"/>
<pin id="680" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln71/2 add_ln71/4 "/>
</bind>
</comp>

<comp id="685" class="1007" name="grp_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="9" slack="0"/>
<pin id="687" dir="0" index="1" bw="4" slack="0"/>
<pin id="688" dir="0" index="2" bw="4" slack="0"/>
<pin id="689" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln68_1/2 add_ln64_1/4 "/>
</bind>
</comp>

<comp id="694" class="1007" name="grp_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="9" slack="0"/>
<pin id="696" dir="0" index="1" bw="4" slack="0"/>
<pin id="697" dir="0" index="2" bw="4" slack="0"/>
<pin id="698" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln62/2 add_ln68_1/4 "/>
</bind>
</comp>

<comp id="702" class="1007" name="grp_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="0"/>
<pin id="704" dir="0" index="1" bw="4" slack="0"/>
<pin id="705" dir="0" index="2" bw="4" slack="0"/>
<pin id="706" dir="1" index="3" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln64_2/5 add_ln71_1/7 "/>
</bind>
</comp>

<comp id="710" class="1005" name="j_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="4" slack="0"/>
<pin id="712" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="717" class="1005" name="i_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="4" slack="0"/>
<pin id="719" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="724" class="1005" name="indvar_flatten9_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="0"/>
<pin id="726" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten9 "/>
</bind>
</comp>

<comp id="731" class="1005" name="c_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="4" slack="0"/>
<pin id="733" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="738" class="1005" name="indvar_flatten22_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="11" slack="0"/>
<pin id="740" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten22 "/>
</bind>
</comp>

<comp id="745" class="1005" name="icmp_ln60_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="11"/>
<pin id="747" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="749" class="1005" name="icmp_ln61_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="1"/>
<pin id="751" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="756" class="1005" name="select_ln60_1_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="4" slack="1"/>
<pin id="758" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln60_1 "/>
</bind>
</comp>

<comp id="762" class="1005" name="j_1_mid2_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="4" slack="2"/>
<pin id="764" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="j_1_mid2 "/>
</bind>
</comp>

<comp id="768" class="1005" name="select_ln61_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="4" slack="2"/>
<pin id="770" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln61 "/>
</bind>
</comp>

<comp id="773" class="1005" name="zext_ln64_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="1"/>
<pin id="775" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln64 "/>
</bind>
</comp>

<comp id="778" class="1005" name="zext_ln68_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="12" slack="1"/>
<pin id="780" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln68 "/>
</bind>
</comp>

<comp id="783" class="1005" name="zext_ln62_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="12" slack="1"/>
<pin id="785" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln62 "/>
</bind>
</comp>

<comp id="788" class="1005" name="zext_ln71_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="1"/>
<pin id="790" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln71 "/>
</bind>
</comp>

<comp id="793" class="1005" name="zext_ln64_5_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="12" slack="1"/>
<pin id="795" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln64_5 "/>
</bind>
</comp>

<comp id="799" class="1005" name="zext_ln64_2_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="11" slack="1"/>
<pin id="801" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln64_2 "/>
</bind>
</comp>

<comp id="804" class="1005" name="conv1_out_addr_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="12" slack="1"/>
<pin id="806" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_out_addr "/>
</bind>
</comp>

<comp id="809" class="1005" name="add_ln68_1_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="12" slack="2"/>
<pin id="811" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="add_ln68_1 "/>
</bind>
</comp>

<comp id="814" class="1005" name="conv1_out_1_addr_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="12" slack="1"/>
<pin id="816" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_out_1_addr "/>
</bind>
</comp>

<comp id="819" class="1005" name="m_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="1"/>
<pin id="821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="826" class="1005" name="m_1_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="1"/>
<pin id="828" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="833" class="1005" name="zext_ln64_4_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="11" slack="1"/>
<pin id="835" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln64_4 "/>
</bind>
</comp>

<comp id="838" class="1005" name="zext_ln68_2_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="64" slack="2"/>
<pin id="840" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln68_2 "/>
</bind>
</comp>

<comp id="843" class="1005" name="conv1_out_addr_1_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="12" slack="1"/>
<pin id="845" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_out_addr_1 "/>
</bind>
</comp>

<comp id="848" class="1005" name="add_ln71_1_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="11" slack="5"/>
<pin id="850" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="add_ln71_1 "/>
</bind>
</comp>

<comp id="853" class="1005" name="m_2_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_2 "/>
</bind>
</comp>

<comp id="860" class="1005" name="m_3_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="1"/>
<pin id="862" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_3 "/>
</bind>
</comp>

<comp id="867" class="1005" name="conv1_out_1_addr_1_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="12" slack="1"/>
<pin id="869" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_out_1_addr_1 "/>
</bind>
</comp>

<comp id="872" class="1005" name="m_4_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="1"/>
<pin id="874" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_4 "/>
</bind>
</comp>

<comp id="879" class="1005" name="m_5_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_5 "/>
</bind>
</comp>

<comp id="886" class="1005" name="m_6_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="1"/>
<pin id="888" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="40" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="40" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="111"><net_src comp="88" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="121"><net_src comp="95" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="40" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="195"><net_src comp="188" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="188" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="16" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="213"><net_src comp="206" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="203" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="209" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="206" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="203" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="22" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="215" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="22" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="229" pin="2"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="197" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="221" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="235" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="269"><net_src comp="10" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="270"><net_src comp="261" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="24" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="258" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="26" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="271" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="264" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="18" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="282" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="10" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="258" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="312"><net_src comp="282" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="288" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="264" pin="3"/><net_sink comp="307" pin=2"/></net>

<net id="325"><net_src comp="318" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="28" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="32" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="307" pin="3"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="34" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="327" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="321" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="335" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="32" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="307" pin="3"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="24" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="360"><net_src comp="349" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="321" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="357" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="299" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="18" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="307" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="371" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="399"><net_src comp="396" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="407"><net_src comp="404" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="417"><net_src comp="42" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="44" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="46" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="424"><net_src comp="408" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="434"><net_src comp="42" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="425" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="44" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="46" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="441"><net_src comp="425" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="411" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="48" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="421" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="50" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="442" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="428" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="48" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="438" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="50" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="460" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="454" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="472" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="151" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="505"><net_src comp="42" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="44" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="508"><net_src comp="46" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="512"><net_src comp="496" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="522"><net_src comp="42" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="513" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="524"><net_src comp="44" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="525"><net_src comp="46" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="529"><net_src comp="513" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="499" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="48" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="509" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="50" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="530" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="516" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="48" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="526" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="50" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="554" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="548" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="542" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="560" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="566" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="155" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="572" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="593"><net_src comp="42" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="584" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="595"><net_src comp="44" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="596"><net_src comp="46" pin="0"/><net_sink comp="587" pin=3"/></net>

<net id="600"><net_src comp="584" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="610"><net_src comp="42" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="601" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="612"><net_src comp="44" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="613"><net_src comp="46" pin="0"/><net_sink comp="604" pin=3"/></net>

<net id="617"><net_src comp="601" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="587" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="48" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="597" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="50" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="624" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="618" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="604" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="48" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="614" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="50" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="636" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="630" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="648" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="654" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="159" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="671"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="675"><net_src comp="672" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="681"><net_src comp="315" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="30" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="387" pin="1"/><net_sink comp="676" pin=2"/></net>

<net id="684"><net_src comp="676" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="690"><net_src comp="345" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="36" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="390" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="693"><net_src comp="685" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="699"><net_src comp="367" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="36" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="390" pin="1"/><net_sink comp="694" pin=2"/></net>

<net id="707"><net_src comp="393" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="38" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="401" pin="1"/><net_sink comp="702" pin=2"/></net>

<net id="713"><net_src comp="68" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="716"><net_src comp="710" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="720"><net_src comp="72" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="723"><net_src comp="717" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="727"><net_src comp="76" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="730"><net_src comp="724" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="734"><net_src comp="80" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="737"><net_src comp="731" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="741"><net_src comp="84" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="744"><net_src comp="738" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="748"><net_src comp="191" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="215" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="755"><net_src comp="749" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="759"><net_src comp="221" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="765"><net_src comp="299" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="771"><net_src comp="307" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="776"><net_src comp="315" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="781"><net_src comp="345" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="786"><net_src comp="367" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="791"><net_src comp="387" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="796"><net_src comp="390" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="802"><net_src comp="393" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="807"><net_src comp="88" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="812"><net_src comp="694" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="817"><net_src comp="95" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="822"><net_src comp="102" pin="7"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="825"><net_src comp="819" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="829"><net_src comp="112" pin="7"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="832"><net_src comp="826" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="836"><net_src comp="401" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="841"><net_src comp="404" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="846"><net_src comp="122" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="851"><net_src comp="702" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="856"><net_src comp="490" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="859"><net_src comp="853" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="863"><net_src comp="102" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="866"><net_src comp="860" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="870"><net_src comp="130" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="875"><net_src comp="578" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="878"><net_src comp="872" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="882"><net_src comp="112" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="885"><net_src comp="879" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="889"><net_src comp="666" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="145" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pool1_out | {13 }
 - Input state : 
	Port: conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8 : conv1_out | {5 6 7 8 }
	Port: conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8 : conv1_out_1 | {5 6 9 10 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln60 : 1
		store_ln0 : 1
		store_ln61 : 1
		store_ln62 : 1
		indvar_flatten22_load : 1
		icmp_ln60 : 2
		add_ln60_1 : 2
		br_ln60 : 3
		indvar_flatten9_load : 1
		c_load : 1
		add_ln60 : 2
		icmp_ln61 : 2
		select_ln60_1 : 3
		add_ln61_1 : 2
		select_ln61_1 : 3
		store_ln60 : 3
		store_ln60 : 4
		store_ln61 : 4
	State 2
		select_ln60 : 1
		icmp_ln62 : 1
		and_ln60 : 2
		add_ln61 : 2
		empty : 2
		j_1_mid2 : 2
		select_ln61 : 3
		mul_ln64 : 1
		mul_ln71 : 1
		shl_ln : 4
		zext_ln64_3 : 5
		add_ln64 : 6
		zext_ln68 : 7
		mul_ln68_1 : 8
		or_ln : 4
		zext_ln68_1 : 5
		add_ln68 : 6
		zext_ln62 : 7
		mul_ln62 : 8
		add_ln62 : 3
		store_ln61 : 4
		store_ln62 : 4
	State 3
	State 4
		add_ln71 : 1
		add_ln64_1 : 1
		add_ln68_1 : 1
	State 5
		zext_ln64_2 : 1
		mul_ln64_2 : 2
		zext_ln64_6 : 1
		conv1_out_addr : 2
		conv1_out_1_addr : 2
		m : 3
		m_1 : 3
	State 6
	State 7
		conv1_out_addr_1 : 1
		add_ln71_1 : 1
		m_3 : 2
	State 8
		tmp_2 : 1
		trunc_ln68 : 1
		tmp_3 : 1
		trunc_ln68_1 : 1
		icmp_ln68 : 2
		icmp_ln68_1 : 2
		or_ln68 : 3
		icmp_ln68_2 : 2
		icmp_ln68_3 : 2
		or_ln68_1 : 3
		and_ln68 : 3
		and_ln68_1 : 3
		m_2 : 3
	State 9
		m_5 : 1
	State 10
		tmp_5 : 1
		trunc_ln68_2 : 1
		tmp_6 : 1
		trunc_ln68_3 : 1
		icmp_ln68_4 : 2
		icmp_ln68_5 : 2
		or_ln68_2 : 3
		icmp_ln68_6 : 2
		icmp_ln68_7 : 2
		or_ln68_3 : 3
		and_ln68_2 : 3
		and_ln68_3 : 3
		m_4 : 3
	State 11
	State 12
		tmp_8 : 1
		trunc_ln68_4 : 1
		tmp_9 : 1
		trunc_ln68_5 : 1
		icmp_ln68_8 : 2
		icmp_ln68_9 : 2
		or_ln68_4 : 3
		icmp_ln68_10 : 2
		icmp_ln68_11 : 2
		or_ln68_5 : 3
		and_ln68_4 : 3
		and_ln68_5 : 3
		m_6 : 3
	State 13
		pool1_out_addr : 1
		store_ln71 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln60_fu_191   |    0    |    0    |    12   |
|          |   icmp_ln61_fu_215   |    0    |    0    |    15   |
|          |   icmp_ln62_fu_276   |    0    |    0    |    13   |
|          |   icmp_ln68_fu_442   |    0    |    0    |    15   |
|          |  icmp_ln68_1_fu_448  |    0    |    0    |    30   |
|          |  icmp_ln68_2_fu_460  |    0    |    0    |    15   |
|          |  icmp_ln68_3_fu_466  |    0    |    0    |    30   |
|   icmp   |  icmp_ln68_4_fu_530  |    0    |    0    |    15   |
|          |  icmp_ln68_5_fu_536  |    0    |    0    |    30   |
|          |  icmp_ln68_6_fu_548  |    0    |    0    |    15   |
|          |  icmp_ln68_7_fu_554  |    0    |    0    |    30   |
|          |  icmp_ln68_8_fu_618  |    0    |    0    |    15   |
|          |  icmp_ln68_9_fu_624  |    0    |    0    |    30   |
|          |  icmp_ln68_10_fu_636 |    0    |    0    |    15   |
|          |  icmp_ln68_11_fu_642 |    0    |    0    |    30   |
|----------|----------------------|---------|---------|---------|
|          | select_ln60_1_fu_221 |    0    |    0    |    4    |
|          | select_ln61_1_fu_235 |    0    |    0    |    8    |
|          |  select_ln60_fu_264  |    0    |    0    |    4    |
|  select  |    j_1_mid2_fu_299   |    0    |    0    |    4    |
|          |  select_ln61_fu_307  |    0    |    0    |    4    |
|          |      m_2_fu_490      |    0    |    0    |    32   |
|          |      m_4_fu_578      |    0    |    0    |    32   |
|          |      m_6_fu_666      |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln60_1_fu_197  |    0    |    0    |    12   |
|          |    add_ln60_fu_209   |    0    |    0    |    13   |
|          |   add_ln61_1_fu_229  |    0    |    0    |    15   |
|    add   |    add_ln61_fu_288   |    0    |    0    |    13   |
|          |    add_ln64_fu_339   |    0    |    0    |    14   |
|          |    add_ln68_fu_361   |    0    |    0    |    14   |
|          |    add_ln62_fu_371   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln64_fu_321   |    0    |    0    |    26   |
|----------|----------------------|---------|---------|---------|
|          |    and_ln60_fu_282   |    0    |    0    |    2    |
|          |    and_ln68_fu_478   |    0    |    0    |    2    |
|          |   and_ln68_1_fu_484  |    0    |    0    |    2    |
|    and   |   and_ln68_2_fu_566  |    0    |    0    |    2    |
|          |   and_ln68_3_fu_572  |    0    |    0    |    2    |
|          |   and_ln68_4_fu_654  |    0    |    0    |    2    |
|          |   and_ln68_5_fu_660  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |     empty_fu_294     |    0    |    0    |    2    |
|          |    or_ln68_fu_454    |    0    |    0    |    2    |
|          |   or_ln68_1_fu_472   |    0    |    0    |    2    |
|    or    |   or_ln68_2_fu_542   |    0    |    0    |    2    |
|          |   or_ln68_3_fu_560   |    0    |    0    |    2    |
|          |   or_ln68_4_fu_630   |    0    |    0    |    2    |
|          |   or_ln68_5_fu_648   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_676      |    1    |    0    |    0    |
|  muladd  |      grp_fu_685      |    1    |    0    |    0    |
|          |      grp_fu_694      |    1    |    0    |    0    |
|          |      grp_fu_702      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln60_fu_271   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_151      |    0    |    0    |    0    |
|   fcmp   |      grp_fu_155      |    0    |    0    |    0    |
|          |      grp_fu_159      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln64_fu_315   |    0    |    0    |    0    |
|          |  zext_ln64_1_fu_318  |    0    |    0    |    0    |
|          |  zext_ln64_3_fu_335  |    0    |    0    |    0    |
|          |   zext_ln68_fu_345   |    0    |    0    |    0    |
|          |  zext_ln68_1_fu_357  |    0    |    0    |    0    |
|          |   zext_ln62_fu_367   |    0    |    0    |    0    |
|   zext   |   zext_ln71_fu_387   |    0    |    0    |    0    |
|          |  zext_ln64_5_fu_390  |    0    |    0    |    0    |
|          |  zext_ln64_2_fu_393  |    0    |    0    |    0    |
|          |  zext_ln64_6_fu_396  |    0    |    0    |    0    |
|          |  zext_ln64_4_fu_401  |    0    |    0    |    0    |
|          |  zext_ln68_2_fu_404  |    0    |    0    |    0    |
|          |  zext_ln71_1_fu_672  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     shl_ln_fu_327    |    0    |    0    |    0    |
|          |     or_ln_fu_349     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_2_fu_411     |    0    |    0    |    0    |
|          |     tmp_3_fu_428     |    0    |    0    |    0    |
|partselect|     tmp_5_fu_499     |    0    |    0    |    0    |
|          |     tmp_6_fu_516     |    0    |    0    |    0    |
|          |     tmp_8_fu_587     |    0    |    0    |    0    |
|          |     tmp_9_fu_604     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln68_fu_421  |    0    |    0    |    0    |
|          |  trunc_ln68_1_fu_438 |    0    |    0    |    0    |
|   trunc  |  trunc_ln68_2_fu_509 |    0    |    0    |    0    |
|          |  trunc_ln68_3_fu_526 |    0    |    0    |    0    |
|          |  trunc_ln68_4_fu_597 |    0    |    0    |    0    |
|          |  trunc_ln68_5_fu_614 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    4    |    0    |   580   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln68_1_reg_809    |   12   |
|    add_ln71_1_reg_848    |   11   |
|         c_reg_731        |    4   |
|conv1_out_1_addr_1_reg_867|   12   |
| conv1_out_1_addr_reg_814 |   12   |
| conv1_out_addr_1_reg_843 |   12   |
|  conv1_out_addr_reg_804  |   12   |
|         i_reg_717        |    4   |
|     icmp_ln60_reg_745    |    1   |
|     icmp_ln61_reg_749    |    1   |
| indvar_flatten22_reg_738 |   11   |
|  indvar_flatten9_reg_724 |    8   |
|     j_1_mid2_reg_762     |    4   |
|         j_reg_710        |    4   |
|        m_1_reg_826       |   32   |
|        m_2_reg_853       |   32   |
|        m_3_reg_860       |   32   |
|        m_4_reg_872       |   32   |
|        m_5_reg_879       |   32   |
|        m_6_reg_886       |   32   |
|         m_reg_819        |   32   |
|   select_ln60_1_reg_756  |    4   |
|    select_ln61_reg_768   |    4   |
|     zext_ln62_reg_783    |   12   |
|    zext_ln64_2_reg_799   |   11   |
|    zext_ln64_4_reg_833   |   11   |
|    zext_ln64_5_reg_793   |   12   |
|     zext_ln64_reg_773    |    8   |
|    zext_ln68_2_reg_838   |   64   |
|     zext_ln68_reg_778    |   12   |
|     zext_ln71_reg_788    |    8   |
+--------------------------+--------+
|           Total          |   478  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_102 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_102 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_112 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_112 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|     grp_fu_676    |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_676    |  p1  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_685    |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|     grp_fu_685    |  p1  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_694    |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|     grp_fu_694    |  p1  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_702    |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_702    |  p1  |   2  |   4  |    8   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   140  ||  19.056 ||    0    ||   108   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   580  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    0   |   108  |
|  Register |    -   |    -   |   478  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   19   |   478  |   688  |
+-----------+--------+--------+--------+--------+
