
---------- Begin Simulation Statistics ----------
final_tick                               17355717124119                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 287503                       # Simulator instruction rate (inst/s)
host_mem_usage                               16977576                       # Number of bytes of host memory used
host_op_rate                                   486612                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   869.56                       # Real time elapsed on the host
host_tick_rate                               32256110                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   250000015                       # Number of instructions simulated
sim_ops                                     423135785                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028048                       # Number of seconds simulated
sim_ticks                                 28048474449                       # Number of ticks simulated
system.cpu.committedInsts                          15                       # Number of instructions committed
system.cpu.committedOps                            24                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_requests      2529569                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_snoops          210                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.tot_requests      5059708                       # Total number of requests made to the snoop filter.
system.cpu.l2bus.snoop_filter.tot_snoops          210                       # Total number of snoops made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               31                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         31                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     14                       # Number of float alu accesses
system.cpu.num_fp_insts                            14                       # number of float instructions
system.cpu.num_fp_register_reads                   30                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  14                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    14                       # Number of integer alu accesses
system.cpu.num_int_insts                           14                       # number of integer instructions
system.cpu.num_int_register_reads                  26                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 10                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         6     25.00%     25.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     25.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       4     16.67%     41.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     41.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     41.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     41.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     41.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     41.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     41.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3     12.50%     54.17% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     54.17% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   4     16.67%     70.83% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.83% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.83% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  3     12.50%     83.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::MemRead                        4     16.67%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         24                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests        57834                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         119951                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         30959                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         165501481                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        117703930                       # number of cc regfile writes
system.switch_cpus.committedInsts           250000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             423135761                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.336918                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.336918                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads         362174111                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        162816107                       # number of floating regfile writes
system.switch_cpus.idleCycles                   22856                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       118059                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         29338773                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             5.104001                       # Inst execution rate
system.switch_cpus.iew.exec_refs             52558425                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2292488                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1844351                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      50436762                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          426                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2305530                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    431521799                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      50265937                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       132019                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     429908062                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          31209                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        145746                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         174372                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        179881                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       114828                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         3231                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         643860903                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             429033021                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.589710                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         379691002                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               5.093612                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              429797455                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        379256758                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       225143442                       # number of integer regfile writes
system.switch_cpus.ipc                       2.968077                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.968077                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       684670      0.16%      0.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     215305711     50.07%     50.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        35845      0.01%     50.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            19      0.00%     50.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        29027      0.01%     50.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc     37956110      8.83%     59.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     37951963      8.83%     67.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt     47520864     11.05%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     37950568      8.82%     87.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     39330524      9.15%     96.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       924615      0.22%     97.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     10980523      2.55%     99.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      1369645      0.32%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      430040085                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses       174423380                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    348205598                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    173719217                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes    178381192                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1453716                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.003380                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          385768     26.54%     26.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     26.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     26.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     26.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     26.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     26.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     26.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     26.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     26.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     26.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu           3400      0.23%     26.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           642      0.04%     26.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         3561      0.24%     27.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     27.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     27.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     27.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     27.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     27.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     27.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     27.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     27.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     27.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     27.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     27.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     27.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     27.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     27.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     27.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     27.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          91885      6.32%     33.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        334396     23.00%     56.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       439068     30.20%     86.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       194996     13.41%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      256385751                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    597537464                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    255313804                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    261526585                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          431521252                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         430040085                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          547                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      8385905                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2414                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          464                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4863257                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     84206766                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     5.106954                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.396784                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      4474410      5.31%      5.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3163807      3.76%      9.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      6496031      7.71%     16.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      7267499      8.63%     25.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     10468380     12.43%     37.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     12359671     14.68%     52.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     10724022     12.74%     65.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      9957856     11.83%     77.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     19295090     22.91%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     84206766                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   5.105568                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        14589                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        46941                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     50436762                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2305530                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       111302057                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 84229622                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     42655184                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42655187                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     42935240                       # number of overall hits
system.cpu.dcache.overall_hits::total        42935243                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      7528341                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7528342                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      7589761                       # number of overall misses
system.cpu.dcache.overall_misses::total       7589762                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  33385210665                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33385210665                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  33385210665                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33385210665                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     50183525                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50183529                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     50525001                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50525005                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.250000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.150016                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.150016                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.250000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.150218                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.150218                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  4434.603941                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  4434.603352                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  4398.716991                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  4398.716411                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        93455                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             163                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   573.343558                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2529438                       # number of writebacks
system.cpu.dcache.writebacks::total           2529438                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      5012452                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5012452                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      5012452                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5012452                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2515889                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2515889                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2530082                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2530082                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  12821910882                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12821910882                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13989000291                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13989000291                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.050134                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.050134                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.050076                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.050076                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  5096.373839                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  5096.373839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  5529.069924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  5529.069924                       # average overall mshr miss latency
system.cpu.dcache.replacements                2529438                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     42255560                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        42255563                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      7511476                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7511477                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  32670513783                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  32670513783                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     49767036                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     49767040                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.250000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.150933                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.150933                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  4349.413322                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4349.412743                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      5012449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5012449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2499027                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2499027                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  12112925949                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12112925949                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.050215                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.050214                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  4847.056854                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  4847.056854                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       399624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         399624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        16865                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16865                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    714696882                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    714696882                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.040493                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040493                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 42377.520427                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42377.520427                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        16862                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16862                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    708984933                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    708984933                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.040486                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040486                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 42046.313189                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42046.313189                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data       280056                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        280056                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        61420                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        61420                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       341476                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       341476                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.179866                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.179866                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        14193                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   1167089409                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1167089409                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.041564                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.041564                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 82229.930881                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82229.930881                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17355717124119                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.751841                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45465325                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2529950                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.970839                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.001203                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.750638                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999513                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999515                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         406729990                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        406729990                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17355717124119                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17355717124119                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           20                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     20356994                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20357014                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           20                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     20356994                       # number of overall hits
system.cpu.icache.overall_hits::total        20357014                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          210                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            212                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          210                       # number of overall misses
system.cpu.icache.overall_misses::total           212                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     16234749                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16234749                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     16234749                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16234749                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           22                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     20357204                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20357226                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           22                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     20357204                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20357226                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77308.328571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76579.004717                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77308.328571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76579.004717                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           25                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           25                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          185                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          185                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          185                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          185                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     14580405                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14580405                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     14580405                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14580405                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        78813                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        78813                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        78813                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        78813                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           20                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     20356994                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20357014                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          210                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           212                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     16234749                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16234749                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     20357204                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20357226                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77308.328571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76579.004717                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           25                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     14580405                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14580405                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        78813                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        78813                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17355717124119                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            99.129008                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20357201                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               187                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          108862.037433                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    97.129009                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.189705                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.193611                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          186                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.363281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         162857995                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        162857995                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17355717124119                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                          22                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17355717124119                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.trans_dist::ReadResp         2513407                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackDirty       605372                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackClean      1982108                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeReq           132                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeResp          132                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExReq          16730                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExResp         16730                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadSharedReq      2513408                       # Transaction distribution
system.cpu.l2bus.pkt_count_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port          373                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      7589603                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count::total             7589976                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        11904                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port    323800832                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size::total            323812736                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.snoops                         58043                       # Total snoops (count)
system.cpu.l2bus.snoopTraffic                 3714752                       # Total snoop traffic (bytes)
system.cpu.l2bus.snoop_fanout::samples        2588312                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::mean          0.000082                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::stdev         0.009071                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::0              2588099     99.99%     99.99% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::1                  213      0.01%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::2                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::3                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::total          2588312                       # Request fanout histogram
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17355717124119                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.reqLayer0.occupancy       3369487473                       # Layer occupancy (ticks)
system.cpu.l2bus.reqLayer0.utilization           12.0                       # Layer utilization (%)
system.cpu.l2bus.respLayer0.occupancy          184815                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu.l2bus.respLayer1.occupancy      2527463007                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer1.utilization           9.0                       # Layer utilization (%)
system.cpu.l2cache.demand_hits::.switch_cpus.data      2468020                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total         2468020                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.switch_cpus.data      2468020                       # number of overall hits
system.cpu.l2cache.overall_hits::total        2468020                       # number of overall hits
system.cpu.l2cache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst          184                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data        61930                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total         62117                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst          184                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data        61930                       # number of overall misses
system.cpu.l2cache.overall_misses::total        62117                       # number of overall misses
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst     14453532                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data   3182101380                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total   3196554912                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst     14453532                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data   3182101380                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total   3196554912                       # number of overall miss cycles
system.cpu.l2cache.demand_accesses::.cpu.inst            2                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data            1                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst          184                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data      2529950                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      2530137                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst            2                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data            1                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst          184                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data      2529950                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      2530137                       # number of overall (read+write) accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.024479                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.024551                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.024479                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.024551                       # miss rate for overall accesses
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 78551.804348                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 51382.227999                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 51460.226862                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 78551.804348                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 51382.227999                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 51460.226862                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::.writebacks        58042                       # number of writebacks
system.cpu.l2cache.writebacks::total            58042                       # number of writebacks
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst          184                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data        61930                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total        62114                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst          184                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data        61930                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total        62114                       # number of overall MSHR misses
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst     14392260                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data   3161478690                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total   3175870950                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst     14392260                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data   3161478690                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total   3175870950                       # number of overall MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.024479                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.024550                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.024479                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.024550                       # mshr miss rate for overall accesses
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78218.804348                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 51049.227999                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 51129.712303                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78218.804348                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 51049.227999                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 51129.712303                       # average overall mshr miss latency
system.cpu.l2cache.replacements                 58042                       # number of replacements
system.cpu.l2cache.WritebackDirty_hits::.writebacks       584207                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total       584207                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks       584207                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total       584207                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks      1945230                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total      1945230                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_accesses::.writebacks      1945230                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total      1945230                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data          131                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total          131                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_misses::.switch_cpus.data            1                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data          132                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total          132                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_miss_rate::.switch_cpus.data     0.007576                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total     0.007576                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_misses::.switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.007576                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.007576                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        27639                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data          899                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total          899                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data        15831                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total        15831                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data    693360612                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total    693360612                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data        16730                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total        16730                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.946264                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.946264                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 43797.650938                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 43797.650938                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data        15831                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total        15831                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data    688088889                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    688088889                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.946264                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.946264                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 43464.650938                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 43464.650938                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data      2467121                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total      2467121                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst            2                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.inst          184                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data        46099                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total        46286                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.inst     14453532                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data   2488740768                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total   2503194300                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.inst          184                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data      2513220                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total      2513407                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.018343                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.018416                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 78551.804348                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 53986.871038                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 54081.024500                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.inst          184                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data        46099                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total        46283                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst     14392260                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   2473389801                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total   2487782061                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.018343                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.018414                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 78218.804348                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 53653.871038                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 53751.529957                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17355717124119                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         3907.882490                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            5059705                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs            62138                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs            81.426905                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.writebacks     1.411981                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.inst     0.084960                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data     0.176100                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst     7.744961                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data  3898.464488                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.000345                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.000021                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.000043                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.001891                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.951774                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.954073                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2          506                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3         2664                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4          870                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses         81017434                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses        81017434                       # Number of data accesses
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17355717124119                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.replacements                    0                       # number of replacements
system.cpu.mmucache.mmubus.snoops                   0                       # Total snoops (count)
system.cpu.mmucache.mmubus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17355717124119                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17355717124119                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cpu.mmucache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu.mmucache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu.mmucache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu.mmucache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu.mmucache.tags.tag_accesses               0                       # Number of tag accesses
system.cpu.mmucache.tags.data_accesses              0                       # Number of data accesses
system.cpu.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17355717124119                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 17327668659993                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  28048464126                       # Cumulative time (in ticks) in various power states
system.cpu.thread29706.numInsts                     0                       # Number of Instructions committed
system.cpu.thread29706.numOps                       0                       # Number of Ops committed
system.cpu.thread29706.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp               46286                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty         21165                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean         36668                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              15831                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             15831                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq          46286                       # Transaction distribution
system.l3bus.pkt_count_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port       182069                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port      7676800                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples              62118                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                    62118    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                62118                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 17355717124119                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy             59201073                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            41368257                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus.data        31159                       # number of demand (read+write) hits
system.l3cache.demand_hits::total               31159                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus.data        31159                       # number of overall hits
system.l3cache.overall_hits::total              31159                       # number of overall hits
system.l3cache.demand_misses::.cpu.inst             2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data             1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.inst          184                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.data        30771                       # number of demand (read+write) misses
system.l3cache.demand_misses::total             30958                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.inst          184                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.data        30771                       # number of overall misses
system.l3cache.overall_misses::total            30958                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus.inst     13656996                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus.data   2477088432                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total   2490745428                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.inst     13656996                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.data   2477088432                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total   2490745428                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.inst          184                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.data        61930                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total           62117                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.inst          184                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.data        61930                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total          62117                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.data     0.496867                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.498382                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.data     0.496867                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.498382                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus.inst 74222.804348                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus.data 80500.745247                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 80455.631113                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.inst 74222.804348                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.data 80500.745247                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 80455.631113                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.demand_mshr_misses::.switch_cpus.inst          184                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus.data        30771                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total        30955                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.inst          184                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.data        30771                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total        30955                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus.inst     12431556                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus.data   2272153572                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total   2284585128                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.inst     12431556                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.data   2272153572                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total   2284585128                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus.data     0.496867                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.498334                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.data     0.496867                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.498334                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 67562.804348                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.data 73840.745247                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 73803.428461                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 67562.804348                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.data 73840.745247                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 73803.428461                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        21165                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        21165                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        21165                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        21165                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks        36668                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total        36668                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks        36668                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total        36668                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_misses::.switch_cpus.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus.data         9394                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             9394                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus.data         6437                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           6437                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus.data    493315857                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    493315857                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus.data        15831                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        15831                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus.data     0.406607                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.406607                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus.data 76637.541867                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 76637.541867                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus.data         6437                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         6437                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus.data    450445437                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    450445437                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.406607                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.406607                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69977.541867                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 69977.541867                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus.data        21765                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total        21765                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.inst          184                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.data        24334                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total        24521                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.inst     13656996                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.data   1983772575                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total   1997429571                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.inst          184                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.data        46099                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total        46286                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.527864                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.529771                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 74222.804348                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81522.666845                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 81457.916521                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.inst          184                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.data        24334                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total        24518                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst     12431556                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1821708135                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total   1834139691                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.527864                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.529707                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 67562.804348                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74862.666845                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 74807.883637                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 17355717124119                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            12978.724522                       # Cycle average of tags in use
system.l3cache.tags.total_refs                  88992                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                57833                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.538775                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         17327758962600                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 12978.724522                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.198040                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.198040                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        26674                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          506                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         4747                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        21365                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.407013                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses              1977049                       # Number of tag accesses
system.l3cache.tags.data_accesses             1977049                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17355717124119                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     30771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000786350                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               69089                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       30955                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     30955                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 30955                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   27667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1981120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     70.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   27917720001                       # Total gap between requests
system.mem_ctrls.avgGap                     901880.79                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        11776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1969344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 419844.580902682384                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 70212160.863893687725                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          184                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        30771                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      5533470                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   1118173797                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     30073.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     36338.56                       # Per-requestor read average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1969344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1981312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        11904                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          184                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        30771                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          30958                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst         4564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data         2282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       419845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     70212161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         70638851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst         4564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       419845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       424408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst         4564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data         2282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       419845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     70212161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        70638851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                30955                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          912                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          899                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          897                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          955                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16          904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17          898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18          900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19          905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20          929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21          923                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         1027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         1088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         1032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         1024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         1157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         1088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         1024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         1029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30          964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31          896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               582242407                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             103142060                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1123707267                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18809.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36301.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               20042                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            64.75                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10913                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   181.537616                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    95.003682                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   290.065167                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         9049     82.92%     82.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          197      1.81%     84.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          144      1.32%     86.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          117      1.07%     87.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          104      0.95%     88.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          149      1.37%     89.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          152      1.39%     90.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          196      1.80%     92.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          805      7.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10913                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1981120                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               70.632005                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 17355717124119                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    34034940.576001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    45249017.150402                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   130206536.543999                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9999655713.129267                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 11312458849.742874                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 9617933687.040541                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  31139538744.185757                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1110.204364                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  14575081613                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2526300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  10947082513                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 17355717124119                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              24521                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6437                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6437                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          24521                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port        61917                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total        61917                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  61917                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port      1981312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total      1981312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1981312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             30959                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   30959    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               30959                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 17355717124119                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            10308348                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           57301156                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        29877055                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     29684050                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       117285                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     10251921                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        10251737                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.998205                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           14374                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups         7763                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits         7576                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          187                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      7125082                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       117221                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     83208863                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     5.085225                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     3.248683                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      5822102      7.00%      7.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1     19395611     23.31%     30.31% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       102679      0.12%     30.43% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      9735605     11.70%     42.13% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       156929      0.19%     42.32% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       367138      0.44%     42.76% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6        24841      0.03%     42.79% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7      9116139     10.96%     53.75% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8     38487819     46.25%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     83208863                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted      423135761                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs            48821203                       # Number of memory references committed
system.switch_cpus.commit.loads              48404714                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           29133435                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating          171081265                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer           299737408                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         13881                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu    212942353     50.32%     50.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc     37956080      8.97%     59.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd     37951942      8.97%     68.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt     47454358     11.21%     79.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult     37950565      8.97%     88.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead     38795517      9.17%     97.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead      9609197      2.27%     99.97% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total    423135761                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples     38487819                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          6908082                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      22585777                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles          40755942                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      13782592                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         174372                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved     10143187                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            65                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts      434232048                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           338                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses            50262709                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             2292488                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                157598                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  1620                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17355717124119                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       152805                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts              258426185                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches            29877055                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     10273687                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              83879525                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          348872                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines          20357204                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            97                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     84206766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      5.226942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.378218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         13875370     16.48%     16.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          9201727     10.93%     27.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           799078      0.95%     28.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3          7952955      9.44%     37.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          1709757      2.03%     39.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5          1008193      1.20%     41.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           966918      1.15%     42.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7          1738487      2.06%     44.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8         46954281     55.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     84206766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.354710                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                3.068115                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses            20357204                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                    20                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17355717124119                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              153904                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         2032033                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           73                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        1889041                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            163                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  28048474449                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         174372                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles         13402911                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         2230130                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles           45                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles          47998545                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      20400762                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts      432895469                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         23530                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       12405597                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          30250                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        2615174                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands    508900590                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          1025795594                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups        381691258                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups         365784842                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps     500242032                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          8658384                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               1                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          69318000                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                474239535                       # The number of ROB reads
system.switch_cpus.rob.writes               861519731                       # The number of ROB writes
system.switch_cpus.thread0.numInsts         250000000                       # Number of Instructions committed
system.switch_cpus.thread0.numOps           423135761                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
