
---------- Begin Simulation Statistics ----------
final_tick                               2541872705500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 213385                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   213383                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.65                       # Real time elapsed on the host
host_tick_rate                              603629444                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193525                       # Number of instructions simulated
sim_ops                                       4193525                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011863                       # Number of seconds simulated
sim_ticks                                 11862860500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.388493                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  391183                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               861855                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2395                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81569                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            805314                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53034                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278457                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225423                       # Number of indirect misses.
system.cpu.branchPred.lookups                  980230                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65075                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26814                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193525                       # Number of instructions committed
system.cpu.committedOps                       4193525                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.654443                       # CPI: cycles per instruction
system.cpu.discardedOps                        192040                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   605980                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1450891                       # DTB hits
system.cpu.dtb.data_misses                       7561                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404651                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848724                       # DTB read hits
system.cpu.dtb.read_misses                       6702                       # DTB read misses
system.cpu.dtb.write_accesses                  201329                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602167                       # DTB write hits
system.cpu.dtb.write_misses                       859                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18040                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3388227                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1032751                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           661907                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16727100                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176852                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  977788                       # ITB accesses
system.cpu.itb.fetch_acv                          920                       # ITB acv
system.cpu.itb.fetch_hits                      970742                       # ITB hits
system.cpu.itb.fetch_misses                      7046                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.46%      9.46% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.87% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4204     69.29%     79.17% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.96% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.07% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.77%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6067                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14410                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2426     47.41%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2674     52.26%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5117                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2413     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2413     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4843                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10954917000     92.31%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8929500      0.08%     92.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17156500      0.14%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               886209000      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11867212000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994641                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902393                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946453                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8007272000     67.47%     67.47% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3859940000     32.53%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23712048                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85386      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540083     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838729     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592202     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104795      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193525                       # Class of committed instruction
system.cpu.quiesceCycles                        13673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6984948                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155592                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312790                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22887452                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22887452                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22887452                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22887452                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117371.548718                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117371.548718                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117371.548718                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117371.548718                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13121489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13121489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13121489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13121489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67289.687179                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67289.687179                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67289.687179                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67289.687179                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22537955                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22537955                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117385.182292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117385.182292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12921992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12921992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67302.041667                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67302.041667                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.281885                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539438344000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.281885                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205118                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205118                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128129                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34823                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86589                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34159                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28988                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28988                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87179                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40844                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260883                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260883                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11117056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11117056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6686336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6686769                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17815089                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157426                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002820                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053032                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156982     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     444      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157426                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820923540                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375648750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462288000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5575360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4468928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10044288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5575360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5575360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2228672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2228672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34823                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34823                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469984453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         376715886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             846700338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469984453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469984453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187869696                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187869696                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187869696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469984453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        376715886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1034570035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000209462750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7325                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7325                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406677                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111682                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156942                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121191                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156942                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121191                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10338                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2245                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5703                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2003185750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4752010750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13663.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32413.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103875                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80189                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156942                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121191                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.603622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.347736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.183779                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34382     42.21%     42.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24354     29.90%     72.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10000     12.28%     84.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4674      5.74%     90.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2294      2.82%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1384      1.70%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          945      1.16%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          607      0.75%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2815      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81455                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.014061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.395074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.709745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1311     17.90%     17.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5536     75.58%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           277      3.78%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            98      1.34%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            47      0.64%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.29%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            7      0.10%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7325                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.235768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.220867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.726707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6549     89.41%     89.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               87      1.19%     90.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              484      6.61%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              152      2.08%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               49      0.67%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7325                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9382656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  661632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7611328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10044288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7756224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       790.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    846.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11862855500                       # Total gap between requests
system.mem_ctrls.avgGap                      42651.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4946752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4435904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7611328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416994872.358146667480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 373932071.442633926868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641609837.694711089134                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87115                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69827                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121191                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2515112000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2236898750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291263038750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28871.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32034.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2403338.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313760160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166737120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           558812100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308611620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5184093570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        189786240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7657897530                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.535495                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    443700500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11023180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267914220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142384605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487940460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312187320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5128320210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        236753280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7511596815                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.202828                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    562487500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10904393000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1010452                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11855660500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1664783                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1664783                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1664783                       # number of overall hits
system.cpu.icache.overall_hits::total         1664783                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87180                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87180                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87180                       # number of overall misses
system.cpu.icache.overall_misses::total         87180                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5366996000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5366996000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5366996000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5366996000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1751963                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1751963                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1751963                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1751963                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049761                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049761                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049761                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049761                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61562.239046                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61562.239046                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61562.239046                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61562.239046                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86589                       # number of writebacks
system.cpu.icache.writebacks::total             86589                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87180                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87180                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87180                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87180                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5279817000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5279817000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5279817000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5279817000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049761                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049761                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049761                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049761                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60562.250516                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60562.250516                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60562.250516                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60562.250516                       # average overall mshr miss latency
system.cpu.icache.replacements                  86589                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1664783                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1664783                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87180                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87180                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5366996000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5366996000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1751963                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1751963                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049761                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049761                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61562.239046                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61562.239046                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87180                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87180                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5279817000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5279817000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049761                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049761                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60562.250516                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60562.250516                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.815353                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1687458                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86667                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.470594                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.815353                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995733                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995733                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3591105                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3591105                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311945                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311945                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311945                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311945                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105613                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105613                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105613                       # number of overall misses
system.cpu.dcache.overall_misses::total        105613                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6764901000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6764901000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6764901000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6764901000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417558                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417558                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417558                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417558                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074503                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074503                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074503                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074503                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64053.677104                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64053.677104                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64053.677104                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64053.677104                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34647                       # number of writebacks
system.cpu.dcache.writebacks::total             34647                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36667                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36667                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36667                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36667                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68946                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68946                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4384018500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4384018500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4384018500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4384018500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048637                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048637                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048637                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048637                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63586.263162                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63586.263162                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63586.263162                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63586.263162                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68803                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781441                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781441                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49143                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49143                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3288330000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3288330000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830584                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830584                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059167                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059167                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66913.497344                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66913.497344                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2663900500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2663900500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66690.879732                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66690.879732                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476571000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476571000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       586974                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       586974                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096205                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096205                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61564.919426                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61564.919426                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29002                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29002                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720118000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720118000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59310.323426                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59310.323426                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10284                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10284                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63031000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63031000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080390                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080390                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70112.347052                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70112.347052                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62132000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62132000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080390                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080390                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69112.347052                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69112.347052                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541872705500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.459877                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378689                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68803                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.038211                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.459877                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          726                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2949539                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2949539                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2739596653500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 291384                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   291384                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   306.83                       # Real time elapsed on the host
host_tick_rate                              637033157                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89404265                       # Number of instructions simulated
sim_ops                                      89404265                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.195459                       # Number of seconds simulated
sim_ticks                                195458799000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.234213                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6067363                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9300891                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3809                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            226200                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9015359                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             383114                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2240487                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1857373                       # Number of indirect misses.
system.cpu.branchPred.lookups                10038119                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  431015                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        84365                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84469404                       # Number of instructions committed
system.cpu.committedOps                      84469404                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.621490                       # CPI: cycles per instruction
system.cpu.discardedOps                        682610                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17049030                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32059475                       # DTB hits
system.cpu.dtb.data_misses                      34783                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3632385                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8641290                       # DTB read hits
system.cpu.dtb.read_misses                       8636                       # DTB read misses
system.cpu.dtb.write_accesses                13416645                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23418185                       # DTB write hits
system.cpu.dtb.write_misses                     26147                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4077                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47756947                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9018492                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23822078                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       286685894                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.216380                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12129966                       # ITB accesses
system.cpu.itb.fetch_acv                           89                       # ITB acv
system.cpu.itb.fetch_hits                    12128885                       # ITB hits
system.cpu.itb.fetch_misses                      1081                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54460     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1042      1.63%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rti                     8042     12.61%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63800                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88754                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      357                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29532     47.00%     47.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     127      0.20%     47.21% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     200      0.32%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32969     52.48%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62828                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28239     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      127      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      200      0.35%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28240     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56806                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             179616522000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               230566000      0.12%     92.01% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               217042500      0.11%     92.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15397403500      7.88%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         195461534000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956217                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.856562                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.904151                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6502                      
system.cpu.kern.mode_good::user                  6502                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8171                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6502                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.795741                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886254                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       116857195000     59.79%     59.79% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78604339000     40.21%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        390374546                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       357                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026403      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44676110     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61180      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8708505     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428507     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564047      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84469404                       # Class of committed instruction
system.cpu.quiesceCycles                       543052                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       103688652                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          823                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2876085                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5751535                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20975786552                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20975786552                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20975786552                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20975786552                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117987.324513                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117987.324513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117987.324513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117987.324513                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1039                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   39                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    26.641026                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12076954189                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12076954189                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12076954189                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12076954189                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67932.018163                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67932.018163                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67932.018163                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67932.018163                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     44159381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     44159381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118708.013441                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118708.013441                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25559381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25559381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68708.013441                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68708.013441                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20931627171                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20931627171                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117985.813329                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117985.813329                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12051394808                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12051394808                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67930.391008                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67930.391008                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1518                       # Transaction distribution
system.membus.trans_dist::ReadResp            1017153                       # Transaction distribution
system.membus.trans_dist::WriteReq               2378                       # Transaction distribution
system.membus.trans_dist::WriteResp              2378                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893597                       # Transaction distribution
system.membus.trans_dist::WritebackClean       413331                       # Transaction distribution
system.membus.trans_dist::CleanEvict           568518                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               30                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682404                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682404                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         413332                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        602304                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1239995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1239995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6853019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6860813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8456376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     52906432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     52906432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8691                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256032512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256041203                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               320302259                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2879374                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000284                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016863                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2878555     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     819      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2879374                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7326500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15488812002                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1982631                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12071643000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2176058000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26453248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146196416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          172650176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26453248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26453248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121190208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121190208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          413332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2284319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2697659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893597                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893597                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         135339254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         747965386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             883307259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    135339254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        135339254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      620029431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            620029431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      620029431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        135339254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        747965386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1503336690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2303736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    325264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2277151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000168854750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       142630                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       142630                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7234539                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2167756                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2697659                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2306739                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2697659                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2306739                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95236                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3003                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            167910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            161567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            203268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            141418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           153709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           180448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           178175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           152291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           184165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            154576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            158861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            130367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            190901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            124586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           129585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           144200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           188215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           159517                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25513945500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13012115000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74309376750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9803.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28553.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       611                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2273463                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2002847                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2697659                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2306739                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2552267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 132502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 132600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 133976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 133702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 137946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 140658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 142119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 144522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       629834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    498.533188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   302.718720                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.662371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       148992     23.66%     23.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       116157     18.44%     42.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        56874      9.03%     51.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38216      6.07%     57.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22361      3.55%     60.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17979      2.85%     63.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14971      2.38%     65.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12798      2.03%     68.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201486     31.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       629834                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       142630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.245902                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.280549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.292549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129160     90.56%     90.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         10994      7.71%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1173      0.82%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          665      0.47%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          555      0.39%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           47      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           17      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        142630                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       142630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.151749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.139998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.693344                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        136047     95.38%     95.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5553      3.89%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           927      0.65%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            62      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            17      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        142630                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166555072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6095104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147438336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               172650176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            147631296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       852.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       754.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    883.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    755.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  195458799000                       # Total gap between requests
system.mem_ctrls.avgGap                      39057.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     20816896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145737664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147438336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 106502731.555206179619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 745618333.611064553261                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2619.477877790501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 754319256.816880464554                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       413332                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2284319                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2306739                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11122064000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63186042500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1270250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4852113148000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26908.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27660.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    158781.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2103451.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2301007800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1222988085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9296444220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5952653100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15429307920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      76786000740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10395588960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       121383990825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        621.020857                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25850059000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6526780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 163085360500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2196249720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1167311640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9285184440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6073036740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15429307920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77454142770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9832973280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       121438206510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        621.298233                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24312711500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6526780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 164622785750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1890                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1890                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179786                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179786                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7792                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3215                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8691                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365779                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1126000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5414000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926298552                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5525500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              519500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 714                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283239.684898                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          357    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    197438348000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24339068                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24339068                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24339068                       # number of overall hits
system.cpu.icache.overall_hits::total        24339068                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       413332                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         413332                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       413332                       # number of overall misses
system.cpu.icache.overall_misses::total        413332                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24260214500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24260214500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24260214500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24260214500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24752400                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24752400                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24752400                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24752400                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016699                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016699                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016699                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016699                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58694.256675                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58694.256675                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58694.256675                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58694.256675                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       413331                       # number of writebacks
system.cpu.icache.writebacks::total            413331                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       413332                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       413332                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       413332                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       413332                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  23846882500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23846882500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  23846882500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23846882500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016699                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016699                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016699                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016699                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57694.256675                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57694.256675                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57694.256675                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57694.256675                       # average overall mshr miss latency
system.cpu.icache.replacements                 413331                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24339068                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24339068                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       413332                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        413332                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24260214500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24260214500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24752400                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24752400                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016699                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016699                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58694.256675                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58694.256675                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       413332                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       413332                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  23846882500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23846882500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016699                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016699                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57694.256675                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57694.256675                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999944                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24568552                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            413331                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.440381                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999944                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          49918132                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         49918132                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27597800                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27597800                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27597800                       # number of overall hits
system.cpu.dcache.overall_hits::total        27597800                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4144806                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4144806                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4144806                       # number of overall misses
system.cpu.dcache.overall_misses::total       4144806                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254739570500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254739570500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254739570500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254739570500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31742606                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31742606                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31742606                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31742606                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130575                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130575                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61459.950237                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61459.950237                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61459.950237                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61459.950237                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716189                       # number of writebacks
system.cpu.dcache.writebacks::total           1716189                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865660                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865660                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2279146                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2279146                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2279146                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2279146                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3896                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3896                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134738507500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134738507500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134738507500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134738507500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    254992000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    254992000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071801                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071801                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071801                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071801                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59117.979936                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59117.979936                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59117.979936                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59117.979936                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65449.691992                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65449.691992                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2284335                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7662798                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7662798                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       798565                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        798565                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48610165500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48610165500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8461363                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8461363                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094378                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094378                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60871.895838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60871.895838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201851                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201851                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       596714                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       596714                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35599362000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35599362000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    254992000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    254992000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070522                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070522                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59659.002470                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59659.002470                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 167978.919631                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 167978.919631                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19935002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19935002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346241                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346241                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206129405000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206129405000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281243                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281243                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143731                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143731                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61600.286710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61600.286710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1663809                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1663809                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682432                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682432                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99139145500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99139145500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58926.093595                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58926.093595                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103269                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103269                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5231                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5231                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    396767500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    396767500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.048212                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.048212                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75849.264003                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75849.264003                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5220                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5220                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    390702000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    390702000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.048111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.048111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74847.126437                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74847.126437                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108403                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108403                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108403                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108403                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 197723948000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29694034                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2284335                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.998984                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          720                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66203353                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66203353                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3086657513500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 541398                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742784                       # Number of bytes of host memory used
host_op_rate                                   541398                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1467.86                       # Real time elapsed on the host
host_tick_rate                              236439775                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   794696841                       # Number of instructions simulated
sim_ops                                     794696841                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.347061                       # Number of seconds simulated
sim_ticks                                347060860000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.442140                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                19805008                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             24930104                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              20721                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2525061                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          39144048                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             199911                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1042299                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           842388                       # Number of indirect misses.
system.cpu.branchPred.lookups                41873281                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  521637                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        51042                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   705292576                       # Number of instructions committed
system.cpu.committedOps                     705292576                       # Number of ops (including micro ops) committed
system.cpu.cpi                               0.984161                       # CPI: cycles per instruction
system.cpu.discardedOps                       6446631                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                124829900                       # DTB accesses
system.cpu.dtb.data_acv                             2                       # DTB access violations
system.cpu.dtb.data_hits                    127374112                       # DTB hits
system.cpu.dtb.data_misses                      26266                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 98171046                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     98916085                       # DTB read hits
system.cpu.dtb.read_misses                      20943                       # DTB read misses
system.cpu.dtb.write_accesses                26658854                       # DTB write accesses
system.cpu.dtb.write_acv                            2                       # DTB write access violations
system.cpu.dtb.write_hits                    28458027                       # DTB write hits
system.cpu.dtb.write_misses                      5323                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              186275                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          574547208                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         103994228                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         29688408                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       173246683                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               1.016094                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                99128794                       # ITB accesses
system.cpu.itb.fetch_acv                         2788                       # ITB acv
system.cpu.itb.fetch_hits                    99127805                       # ITB hits
system.cpu.itb.fetch_misses                       989                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   213      0.48%      0.48% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.48% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15707     35.49%     35.97% # number of callpals executed
system.cpu.kern.callpal::rdps                     739      1.67%     37.64% # number of callpals executed
system.cpu.kern.callpal::rti                     2032      4.59%     42.23% # number of callpals executed
system.cpu.kern.callpal::callsys                  365      0.82%     43.06% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     43.06% # number of callpals executed
system.cpu.kern.callpal::rdunique               25203     56.94%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  44261                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      65145                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7145     39.49%     39.49% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     355      1.96%     41.45% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10594     58.55%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                18094                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7145     48.79%     48.79% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      355      2.42%     51.21% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7145     48.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 14645                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             339100292500     97.91%     97.91% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               516604000      0.15%     98.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              6739372500      1.95%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         346356269000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.674438                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.809384                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2016                      
system.cpu.kern.mode_good::user                  2016                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              2245                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2016                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.897996                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.946257                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        24231800500      7.00%      7.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         322124365500     93.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      213                       # number of times the context was actually changed
system.cpu.numCycles                        694121720                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            25297835      3.59%      3.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               553460937     78.47%     82.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                  88224      0.01%     82.07% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 86516      0.01%     82.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 22701      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  7567      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::MemRead               97551824     13.83%     95.92% # Class of committed instruction
system.cpu.op_class_0::MemWrite              28396168      4.03%     99.95% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             28839      0.00%     99.95% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            28678      0.00%     99.95% # Class of committed instruction
system.cpu.op_class_0::IprAccess               323287      0.05%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                705292576                       # Class of committed instruction
system.cpu.tickCycles                       520875037                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           62                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1613644                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3227288                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1175962                       # Transaction distribution
system.membus.trans_dist::WriteReq                355                       # Transaction distribution
system.membus.trans_dist::WriteResp               355                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       733660                       # Transaction distribution
system.membus.trans_dist::WritebackClean       442309                       # Transaction distribution
system.membus.trans_dist::CleanEvict           437675                       # Transaction distribution
system.membus.trans_dist::ReadExReq            437682                       # Transaction distribution
system.membus.trans_dist::ReadExResp           437682                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         442309                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        733653                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1326927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1326927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3514005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3514715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4841642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     56615552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     56615552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    121919680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    121922520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               178538072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1613999                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000038                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006198                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1613937    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      62      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1613999                       # Request fanout histogram
system.membus.reqLayer0.occupancy              887500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8281943500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6237384750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2337747500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       28307776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       74965440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          103273216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     28307776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      28307776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     46954240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        46954240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          442309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1171335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1613644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       733660                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             733660                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          81564300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         216000848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             297565148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     81564300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         81564300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      135291084                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            135291084                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      135291084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         81564300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        216000848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            432856232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1162759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    378889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1143006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000539212500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        69664                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        69664                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4227792                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1094303                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1613644                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1175952                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1613644                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1175952                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  91749                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13193                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            105947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            101290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             84975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             54364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             80505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             80151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             78829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             81010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             97662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             91276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            92614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           107835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            85549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           125957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           160094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             79288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             94399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             41940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             63132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             65350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             50960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             60394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             76146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            63456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            65429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            64883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           102935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           126817                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17426351250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7609475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             45961882500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11450.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30200.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1146203                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  896366                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1613644                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1175952                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1436562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   81725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  63805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  69856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  71075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  69981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  69720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  69675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  69665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       642105                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    267.588983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   170.002705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.978628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       229748     35.78%     35.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       178647     27.82%     63.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        81410     12.68%     76.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        40265      6.27%     82.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        25597      3.99%     86.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17958      2.80%     89.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19450      3.03%     92.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12418      1.93%     94.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36612      5.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       642105                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        69664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.846291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.678331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.527735                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           9299     13.35%     13.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         54074     77.62%     90.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          3315      4.76%     95.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1326      1.90%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           718      1.03%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           360      0.52%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          193      0.28%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          123      0.18%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           90      0.13%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           48      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           21      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           14      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            8      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            9      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            9      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            4      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            6      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            6      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            9      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319           11      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            3      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-495            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::496-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         69664                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        69664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.691060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.661592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.010780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            46303     66.47%     66.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1125      1.61%     68.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            20339     29.20%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1373      1.97%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              428      0.61%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               79      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         69664                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               97401280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5871936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                74417024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               103273216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75260928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       280.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       214.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    297.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    216.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  347059403000                       # Total gap between requests
system.mem_ctrls.avgGap                     124412.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     24248896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     73152384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     74417024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 69869290.360197916627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 210776818.797717481852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 214420675.382409870625                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       442309                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1171335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1175952                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  12256638500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  33705244000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8296363681250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27710.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28775.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7055018.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2744701680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1458870105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6103443360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3346625520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27396963360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     121379057550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      31057427040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       193487088615                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.501899                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  79612878750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11589240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 255858741250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1839835200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            977918370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4762886940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2723013000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27396963360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     111173808900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      39651320640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       188525746410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        543.206590                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 102052175000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11589240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 233419445000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 355                       # Transaction distribution
system.iobus.trans_dist::WriteResp                355                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          710                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          710                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     710                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               887500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              355000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    347060860000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    100278901                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        100278901                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    100278901                       # number of overall hits
system.cpu.icache.overall_hits::total       100278901                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       442308                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         442308                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       442308                       # number of overall misses
system.cpu.icache.overall_misses::total        442308                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  26577862500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  26577862500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  26577862500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  26577862500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    100721209                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    100721209                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    100721209                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    100721209                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004391                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004391                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004391                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004391                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60089.038634                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60089.038634                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60089.038634                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60089.038634                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       442309                       # number of writebacks
system.cpu.icache.writebacks::total            442309                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       442308                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       442308                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       442308                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       442308                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  26135553500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  26135553500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  26135553500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  26135553500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004391                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004391                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004391                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004391                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59089.036373                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59089.036373                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59089.036373                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59089.036373                       # average overall mshr miss latency
system.cpu.icache.replacements                 442309                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    100278901                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       100278901                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       442308                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        442308                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  26577862500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  26577862500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    100721209                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    100721209                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004391                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004391                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60089.038634                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60089.038634                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       442308                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       442308                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  26135553500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  26135553500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004391                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004391                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59089.036373                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59089.036373                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           100937862                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            442821                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            227.942808                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          329                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          142                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         201884727                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        201884727                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    124507546                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        124507546                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    124507546                       # number of overall hits
system.cpu.dcache.overall_hits::total       124507546                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1701499                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1701499                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1701499                       # number of overall misses
system.cpu.dcache.overall_misses::total       1701499                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 104389866000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 104389866000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 104389866000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 104389866000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    126209045                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    126209045                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    126209045                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    126209045                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013482                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013482                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013482                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013482                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61351.705761                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61351.705761                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61351.705761                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61351.705761                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       733660                       # number of writebacks
system.cpu.dcache.writebacks::total            733660                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       534818                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       534818                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       534818                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       534818                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1166681                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1166681                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1166681                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1166681                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          355                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          355                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  70176166500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  70176166500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  70176166500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  70176166500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009244                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009244                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009244                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009244                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60150.260868                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60150.260868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60150.260868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60150.260868                       # average overall mshr miss latency
system.cpu.dcache.replacements                1171335                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     97029776                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        97029776                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       841257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        841257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  52180440000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  52180440000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     97871033                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     97871033                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008596                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008596                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62026.752823                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62026.752823                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       112244                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       112244                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       729013                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       729013                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  44596018500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  44596018500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007449                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007449                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61173.145746                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61173.145746                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     27477770                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       27477770                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       860242                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       860242                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  52209426000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  52209426000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     28338012                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     28338012                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030356                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030356                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60691.556562                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60691.556562                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       422574                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       422574                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       437668                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       437668                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          355                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          355                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  25580148000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25580148000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015445                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015445                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58446.466271                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58446.466271                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        73740                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        73740                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4654                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         4654                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    329973000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    329973000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        78394                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        78394                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.059367                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059367                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70900.945423                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70900.945423                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         4654                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         4654                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    325319000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    325319000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059367                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059367                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69900.945423                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69900.945423                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        78345                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        78345                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        78345                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        78345                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 347060860000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           126253213                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1172359                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            107.691597                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          772                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          154                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         253902903                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        253902903                       # Number of data accesses

---------- End Simulation Statistics   ----------
