PID 0 running
Ready Queue: 
Wait Queue: 
C 1 20
PID 1 20 placed on Ready Queue
PID 1 20 running with 1 left
Ready Queue: 
Wait Queue: 
C 2 10
PID 2 10 placed on Ready Queue
PID 1 19 placed on Ready Queue
PID 2 10 running with 1 left
Ready Queue: PID 1 19 
Wait Queue: 
C 3 15
PID 3 15 placed on Ready Queue
PID 2 9 placed on Ready Queue
PID 1 19 running with 1 left
Ready Queue: PID 3 15 PID 2 9 
Wait Queue: 
I
PID 1 18 placed on Ready Queue
PID 3 15 running with 1 left
Ready Queue: PID 2 9 PID 1 18 
Wait Queue: 
C 4 7
PID 4 7 placed on Ready Queue
PID 3 14 placed on Ready Queue
PID 2 9 running with 1 left
Ready Queue: PID 1 18 PID 4 7 PID 3 14 
Wait Queue: 
I
PID 2 8 placed on Ready Queue
PID 1 18 running with 1 left
Ready Queue: PID 4 7 PID 3 14 PID 2 8 
Wait Queue: 
I
PID 1 17 placed on Ready Queue
PID 4 7 running with 1 left
Ready Queue: PID 3 14 PID 2 8 PID 1 17 
Wait Queue: 
I
PID 4 6 placed on Ready Queue
PID 3 14 running with 1 left
Ready Queue: PID 2 8 PID 1 17 PID 4 6 
Wait Queue: 
C 5 9
PID 5 9 placed on Ready Queue
PID 3 13 placed on Ready Queue
PID 2 8 running with 1 left
Ready Queue: PID 1 17 PID 4 6 PID 5 9 PID 3 13 
Wait Queue: 
W 1
PID 2 7 placed on Wait Queue
PID 1 17 running with 1 left
Ready Queue: PID 4 6 PID 5 9 PID 3 13 
Wait Queue: PID 2 7 1
I
PID 1 16 placed on Ready Queue
PID 4 6 running with 1 left
Ready Queue: PID 5 9 PID 3 13 PID 1 16 
Wait Queue: PID 2 7 1
I
PID 4 5 placed on Ready Queue
PID 5 9 running with 1 left
Ready Queue: PID 3 13 PID 1 16 PID 4 5 
Wait Queue: PID 2 7 1
W 2
PID 5 8 placed on Wait Queue
PID 3 13 running with 1 left
Ready Queue: PID 1 16 PID 4 5 
Wait Queue: PID 2 7 1PID 5 8 2
I
PID 3 12 placed on Ready Queue
PID 1 16 running with 1 left
Ready Queue: PID 4 5 PID 3 12 
Wait Queue: PID 2 7 1PID 5 8 2
I
PID 1 15 placed on Ready Queue
PID 4 5 running with 1 left
Ready Queue: PID 3 12 PID 1 15 
Wait Queue: PID 2 7 1PID 5 8 2
I
PID 4 4 placed on Ready Queue
PID 3 12 running with 1 left
Ready Queue: PID 1 15 PID 4 4 
Wait Queue: PID 2 7 1PID 5 8 2
E 1
PID 3 11 placed on Ready Queue
PID 5 8 placed on Ready Queue
PID 1 15 running with 1 left
Ready Queue: PID 4 4 PID 3 11 PID 2 7 
Wait Queue: PID 5 8 2
I
PID 1 14 placed on Ready Queue
PID 4 4 running with 1 left
Ready Queue: PID 3 11 PID 2 7 PID 1 14 
Wait Queue: PID 5 8 2
I
PID 4 3 placed on Ready Queue
PID 3 11 running with 1 left
Ready Queue: PID 2 7 PID 1 14 PID 4 3 
Wait Queue: PID 5 8 2
I
PID 3 10 placed on Ready Queue
PID 2 7 running with 1 left
Ready Queue: PID 1 14 PID 4 3 PID 3 10 
Wait Queue: PID 5 8 2
E 2
PID 2 6 placed on Ready Queue
PID 5 8 placed on Ready Queue
PID 1 14 running with 1 left
Ready Queue: PID 4 3 PID 3 10 PID 2 6 PID 5 8 
Wait Queue: 
D 4
PID 4 3 terminated
PID 3 10 running with 1 left
Ready Queue: PID 2 6 PID 5 8 
Wait Queue: 
I
PID 3 9 placed on Ready Queue
PID 2 6 running with 1 left
Ready Queue: PID 5 8 PID 3 9 
Wait Queue: 
I
PID 2 5 placed on Ready Queue
PID 5 8 running with 1 left
Ready Queue: PID 3 9 PID 2 5 
Wait Queue: 
I
PID 5 7 placed on Ready Queue
PID 3 9 running with 1 left
Ready Queue: PID 2 5 PID 5 7 
Wait Queue: 
I
PID 3 8 placed on Ready Queue
PID 2 5 running with 1 left
Ready Queue: PID 5 7 PID 3 8 
Wait Queue: 
I
PID 2 4 placed on Ready Queue
PID 5 7 running with 1 left
Ready Queue: PID 3 8 PID 2 4 
Wait Queue: 
W 3
PID 5 6 placed on Wait Queue
PID 3 8 running with 1 left
Ready Queue: PID 2 4 
Wait Queue: PID 5 6 3
I
PID 3 7 placed on Ready Queue
PID 2 4 running with 1 left
Ready Queue: PID 3 7 
Wait Queue: PID 5 6 3
I
PID 2 3 placed on Ready Queue
PID 3 7 running with 1 left
Ready Queue: PID 2 3 
Wait Queue: PID 5 6 3
I
PID 3 6 placed on Ready Queue
PID 2 3 running with 1 left
Ready Queue: PID 3 6 
Wait Queue: PID 5 6 3
I
PID 2 2 placed on Ready Queue
PID 3 6 running with 1 left
Ready Queue: PID 2 2 
Wait Queue: PID 5 6 3
E 3
PID 3 5 placed on Ready Queue
PID 5 6 placed on Ready Queue
PID 2 2 running with 1 left
Ready Queue: PID 3 5 PID 5 6 
Wait Queue: 
I
PID 2 1 placed on Ready Queue
PID 3 5 running with 1 left
Ready Queue: PID 5 6 PID 2 1 
Wait Queue: 
I
PID 3 4 placed on Ready Queue
PID 5 6 running with 1 left
Ready Queue: PID 2 1 PID 3 4 
Wait Queue: 
I
PID 5 5 placed on Ready Queue
PID 2 1 running with 1 left
Ready Queue: PID 3 4 PID 5 5 
Wait Queue: 
I
PID 2 0 terminated
PID 3 4 terminated
PID 5 5 terminated
PID 0 running
Ready Queue: 
Wait Queue: 
I
PID 0 running
Ready Queue: 
Wait Queue: 
I
PID 0 running
Ready Queue: 
Wait Queue: 
I
PID 0 running
Ready Queue: 
Wait Queue: 
I
PID 0 running
Ready Queue: 
Wait Queue: 
I
PID 0 running
Ready Queue: 
Wait Queue: 
W 4
PID 0 1000000 placed on Wait Queue
PID 0 running
Ready Queue: 
Wait Queue: PID 0 1000000 4
W 5
PID 0 1000000 placed on Wait Queue
PID 0 running
Ready Queue: 
Wait Queue: PID 0 1000000 4PID 0 1000000 5
I
PID 0 running
Ready Queue: 
Wait Queue: PID 0 1000000 4PID 0 1000000 5
E 5
PID 0 1000000 placed on Ready Queue
PID 0 running
Ready Queue: PID 0 1000000 
Wait Queue: PID 0 1000000 4
I
PID 0 running
Ready Queue: 
Wait Queue: PID 0 1000000 4
I
PID 0 running
Ready Queue: 
Wait Queue: PID 0 1000000 4
I
PID 0 running
Ready Queue: 
Wait Queue: PID 0 1000000 4
I
PID 0 running
Ready Queue: 
Wait Queue: PID 0 1000000 4
I
PID 0 running
Ready Queue: 
Wait Queue: PID 0 1000000 4
I
PID 0 running
Ready Queue: 
Wait Queue: PID 0 1000000 4
I
PID 0 running
Ready Queue: 
Wait Queue: PID 0 1000000 4
X
Current state of simulation:
PID 0 running
Ready Queue: 
Wait Queue: PID 0 1000000 4
