/*
 *   2-CB (C-Control-II kompatible Virtuelle Maschine).
 *
 *   (C) 2007-2012 by Christoph Schueler <github.com/Christoph2,
 *                                      cpu12.gems@googlemail.com>
 *
 *   All Rights Reserved
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License as published by
 *  the Free Software Foundation; either version 2 of the License, or
 *  (at your option) any later version.
 *
 *  This program is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *  GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License along
 *  with this program; if not, write to the Free Software Foundation, Inc.,
 *  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
 */
#if !defined(__HW_CFG_H)
#define __HW_CFG_H

#include "mcu/s12/inc/S12_Atd.h"
#include "mcu/s12/inc/S12_Bkp.h"
#include "mcu/s12/inc/S12_Can.h"
#include "mcu/s12/inc/S12_Ect.h"
#include "mcu/s12/inc/S12_Fls.h"
#include "mcu/s12/inc/S12_Iic.h"
#include "mcu/s12/inc/S12_Int.h"
#include "mcu/s12/inc/S12_Mebi.h"
#include "mcu/s12/inc/S12_Mmc.h"
#include "mcu/s12/inc/S12_Pim.h"
#include "mcu/s12/inc/S12_Pwm.h"
#include "mcu/s12/inc/S12_Sci.h"
#include "mcu/s12/inc/S12_Spi.h"
#include "VM_Cfg.h"

#if defined(__cplusplus)
extern "C"
{
#endif  /* __cplusplus */

#define BASE_ADDR_REGISTERS     ((uint16)0x0000)

/*
**  ATD
*/
#define BASE_ADDR_ATD0          (BASE_ADDR_REGISTERS + (uint16)0x0080)
#define BASE_ADDR_ATD1          (BASE_ADDR_REGISTERS + (uint16)0x0120)

#define ATD0                    &S12Atd_Configuration[0]
#define ATD1                    &S12Atd_Configuration[1]

extern const S12Atd_ConfigType S12Atd_Configuration[2];

/*
**  BKP
*/
#define BASE_ADDR_BKP           ((uint16)0x0028)
extern const S12Bkp_ConfigType BKP;

/*
**  CAN
*/
#define BASE_ADDR_CAN0          (BASE_ADDR_REGISTERS + (uint16)0x0140)
#define BASE_ADDR_CAN1          (BASE_ADDR_REGISTERS + (uint16)0x0180)
#define BASE_ADDR_CAN2          (BASE_ADDR_REGISTERS + (uint16)0x01C0)
#define BASE_ADDR_CAN3          (BASE_ADDR_REGISTERS + (uint16)0x0220)
#define BASE_ADDR_CAN4          (BASE_ADDR_REGISTERS + (uint16)0x0280)

extern const S12Can_ConfigType S12Can_Configuration[5];

#define CAN0                    &S12Can_Configuration[0]
#define CAN1                    &S12Can_Configuration[1]
#define CAN2                    &S12Can_Configuration[2]
#define CAN3                    &S12Can_Configuration[3]
#define CAN4                    &S12Can_Configuration[4]

/*
**  CRG
*/
#define BASE_ADDR_CRG           (BASE_ADDR_REGISTERS + (uint16)0x0034)
extern const S12Crg_ConfigType CRG;

/*
**  ECT
*/
#define BASE_ADDR_ECT           ((uint16)0x0040)
extern const S12Ect_ConfigType ECT_CFG;

/*
**  FLASH
*/
#define BASE_ADDR_FLS           ((uint16)0x0100)
extern const S12Fls_ConfigType FLS;

/*
**  IIC
*/

#define BASE_ADDR_IIC0          ((uint16)0xe0)
extern const S12Iic_ConfigType IIC0;

/*
**  INT
*/
#define BASE_ADDR_INT           (BASE_ADDR_REGISTERS + (uint16)0x0000)
extern const S12Int_ConfigType INT_CFG;

/*
**  MEBI
*/
#define BASE_ADDR_MEBI          (BASE_ADDR_REGISTERS + (uint16)0x0000)
extern const S12Mebi_ConfigType MEBI;

/*
**  MMC
*/
#define BASE_ADDR_MMC           (BASE_ADDR_REGISTERS + (uint16)0x0000)
extern const S12Mmc_ConfigType MMC;

/*
**  PIM
*/
#define BASE_ADDR_PIM           (BASE_ADDR_REGISTERS + (uint16)0x0240)
extern const S12Pim_ConfigType PIM;

#define S12PIM_DEV_ERROR_DETECT STD_OFF

/*
**  PWM
*/
#define BASE_ADDR_PWM           (BASE_ADDR_REGISTERS + (uint16)0x00A0)
extern const S12Pwm_ConfigType PWM;

/*
**  SCI
*/
#define BASE_ADDR_SCI0          (BASE_ADDR_REGISTERS + (uint16)0x00c8)
#define BASE_ADDR_SCI1          (BASE_ADDR_REGISTERS + (uint16)0x00d0)

#define SCI0                    &S12Sci_Configuration[0]
#define SCI1                    &S12Sci_Configuration[1]

#define SCI0_RX_BUF_LEN         ((uint8)32)
#define SCI1_RX_BUF_LEN         ((uint8)32)

extern const S12Sci_ConfigType S12Sci_Configuration[2];

/*
**  SPI
*/
#define BASE_ADDR_SPI0          ((uint16)0x00d8)
#define BASE_ADDR_SPI1          ((uint16)0x00f0)
#define BASE_ADDR_SPI2          ((uint16)0x00f8)

#define  SPI0                   &S12Spi_Configuration[0]
#define  SPI1                   &S12Spi_Configuration[1]
#define  SPI2                   &S12Spi_Configuration[2]

extern const S12Spi_ConfigType S12Spi_Configuration[3];

#if defined(__cplusplus)
}
#endif  /* __cplusplus */

#endif  /* __HW_CFG_H */

