{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687702862138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687702862138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 25 11:21:02 2023 " "Processing started: Sun Jun 25 11:21:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687702862138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687702862138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687702862139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1687702862561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-arq_top_level " "Found design unit 1: top_level-arq_top_level" {  } { { "FIR/top_level.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/top_level.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863027 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "FIR/top_level.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/top_level.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687702863027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/testbench/fir_low_area_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/testbench/fir_low_area_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_low_area_tb-FIR_low_area_tb_arch " "Found design unit 1: FIR_low_area_tb-FIR_low_area_tb_arch" {  } { { "FIR/testbench/FIR_low_area_tb.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/testbench/FIR_low_area_tb.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863030 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_low_area_tb " "Found entity 1: FIR_low_area_tb" {  } { { "FIR/testbench/FIR_low_area_tb.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/testbench/FIR_low_area_tb.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687702863030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/fir_low_area.vhd 4 1 " "Found 4 design units, including 1 entities, in source file fir/fir_low_area.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_package " "Found design unit 1: fir_package" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863032 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fir_package-body " "Found design unit 2: fir_package-body" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863032 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 FIR_low_area-FIR_low_area_arch " "Found design unit 3: FIR_low_area-FIR_low_area_arch" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863032 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_low_area " "Found entity 1: FIR_low_area" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687702863032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fir_130 " "Found design unit 1: auk_dspip_lib_pkg_fir_130" {  } { { "fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687702863069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fir_130 " "Found design unit 1: auk_dspip_math_pkg_fir_130" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863093 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fir_130-body " "Found design unit 2: auk_dspip_math_pkg_fir_130-body" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687702863093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_st.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_st " "Found entity 1: fir_st" {  } { { "fir_st.v" "" { Text "D:/altera/13.0sp1/projects/final_project/fir_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687702863100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_ast-struct " "Found design unit 1: fir_ast-struct" {  } { { "fir_ast.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir_ast.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863103 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_ast " "Found entity 1: fir_ast" {  } { { "fir_ast.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687702863103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir-SYN " "Found design unit 1: fir-SYN" {  } { { "fir.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863105 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "fir.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687702863105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir2_st.v 1 1 " "Found 1 design units, including 1 entities, in source file fir2_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir2_st " "Found entity 1: fir2_st" {  } { { "fir2_st.v" "" { Text "D:/altera/13.0sp1/projects/final_project/fir2_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687702863114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir2_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir2_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir2_ast-struct " "Found design unit 1: fir2_ast-struct" {  } { { "fir2_ast.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir2_ast.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863117 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir2_ast " "Found entity 1: fir2_ast" {  } { { "fir2_ast.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir2_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687702863117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir2-SYN " "Found design unit 1: fir2-SYN" {  } { { "fir2.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863119 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir2 " "Found entity 1: fir2" {  } { { "fir2.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir2.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687702863119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir3_st.v 1 1 " "Found 1 design units, including 1 entities, in source file fir3_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir3_st " "Found entity 1: fir3_st" {  } { { "fir3_st.v" "" { Text "D:/altera/13.0sp1/projects/final_project/fir3_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687702863135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir3_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir3_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir3_ast-struct " "Found design unit 1: fir3_ast-struct" {  } { { "fir3_ast.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir3_ast.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863138 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir3_ast " "Found entity 1: fir3_ast" {  } { { "fir3_ast.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir3_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687702863138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir3-SYN " "Found design unit 1: fir3-SYN" {  } { { "fir3.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir3.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863140 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir3 " "Found entity 1: fir3" {  } { { "fir3.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir3.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687702863140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/top_level_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/top_level_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_tb-top_level_tb_arch " "Found design unit 1: top_level_tb-top_level_tb_arch" {  } { { "FIR/top_level_tb.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/top_level_tb.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863142 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_tb " "Found entity 1: top_level_tb" {  } { { "FIR/top_level_tb.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/top_level_tb.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687702863142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687702863142 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "shift_left top_level.vhd(49) " "VHDL error at top_level.vhd(49): object \"shift_left\" is used but not declared" {  } { { "FIR/top_level.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/top_level.vhd" 49 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1687702863143 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "coef_ld fir_st.v(2053) " "Verilog HDL Implicit Net warning at fir_st.v(2053): created implicit net for \"coef_ld\"" {  } { { "fir_st.v" "" { Text "D:/altera/13.0sp1/projects/final_project/fir_st.v" 2053 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687702863143 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687702863312 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 25 11:21:03 2023 " "Processing ended: Sun Jun 25 11:21:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687702863312 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687702863312 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687702863312 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687702863312 ""}
