<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>RISC-V Machine-Level ISA | BLGS's Blog</title><meta name="author" content="BLGS"><meta name="copyright" content="BLGS"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="机器模式 Machine Level 在 RISC-V 系统中是最高特权级。M-mode 用来提供低等级的，对硬件的操作。系统的最初状态就是机器模式。 Machine-Level CSRsMachine ISA Register misamisa CSR 是一个 WARL 可读写寄存器，指示被支持的 ISA。这个寄存器一定得是可读的，但是可以通过返回 0 值表示 misa 寄存器仍未被实现。">
<meta property="og:type" content="article">
<meta property="og:title" content="RISC-V Machine-Level ISA">
<meta property="og:url" content="http://bl-gs.github.io/2023/08/25/RISCV-Machine-Level%20ISA/index.html">
<meta property="og:site_name" content="BLGS&#39;s Blog">
<meta property="og:description" content="机器模式 Machine Level 在 RISC-V 系统中是最高特权级。M-mode 用来提供低等级的，对硬件的操作。系统的最初状态就是机器模式。 Machine-Level CSRsMachine ISA Register misamisa CSR 是一个 WARL 可读写寄存器，指示被支持的 ISA。这个寄存器一定得是可读的，但是可以通过返回 0 值表示 misa 寄存器仍未被实现。">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://bl-gs.github.io/img/avatar.png">
<meta property="article:published_time" content="2023-08-25T07:33:41.958Z">
<meta property="article:modified_time" content="2023-09-19T06:46:34.811Z">
<meta property="article:author" content="BLGS">
<meta property="article:tag" content="RISC-V">
<meta property="article:tag" content="Hardware">
<meta property="article:tag" content="Privileged mode">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://bl-gs.github.io/img/avatar.png"><link rel="shortcut icon" href="/img/favicon.ico"><link rel="canonical" href="http://bl-gs.github.io/2023/08/25/RISCV-Machine-Level%20ISA/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: undefined,
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'RISC-V Machine-Level ISA',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-09-19 14:46:34'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
    win.getCSS = (url,id = false) => new Promise((resolve, reject) => {
      const link = document.createElement('link')
      link.rel = 'stylesheet'
      link.href = url
      if (id) link.id = id
      link.onerror = reject
      link.onload = link.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        link.onload = link.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(link)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><meta name="generator" content="Hexo 6.3.0"><link rel="alternate" href="/atom.xml" title="BLGS's Blog" type="application/atom+xml">
</head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/avatar.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">20</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">12</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">9</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background: linear-gradient(20deg, #0062be, #925696, #cc426e, #fb0347)"><nav id="nav"><span id="blog-info"><a href="/" title="BLGS's Blog"><img class="site-icon" src="/img/avatar.png"/><span class="site-name">BLGS's Blog</span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">RISC-V Machine-Level ISA</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-08-25T07:33:41.958Z" title="发表于 2023-08-25 15:33:41">2023-08-25</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2023-09-19T06:46:34.811Z" title="更新于 2023-09-19 14:46:34">2023-09-19</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/RISC-V/">RISC-V</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="RISC-V Machine-Level ISA"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><p>机器模式 Machine Level 在 RISC-V 系统中是最高特权级。M-mode 用来提供低等级的，对硬件的操作。系统的最初状态就是机器模式。</p>
<h2 id="Machine-Level-CSRs"><a href="#Machine-Level-CSRs" class="headerlink" title="Machine-Level CSRs"></a>Machine-Level CSRs</h2><h3 id="Machine-ISA-Register-misa"><a href="#Machine-ISA-Register-misa" class="headerlink" title="Machine ISA Register misa"></a>Machine ISA Register <code>misa</code></h3><p><code>misa</code> CSR 是一个 WARL 可读写寄存器，指示被支持的 ISA。这个寄存器一定得是可读的，但是可以通过返回 0 值表示 <code>misa</code> 寄存器仍未被实现。</p>
<p><img src="/../images/Machine%20ISA%20Register%20misa.png" alt="Machine ISA register(misa)"></p>
<ul>
<li><em>MXL</em> 指示 native base integer ISA 的宽度 MXLEN (0-32，1-64，3-128)。可以是可写的从而支持多种 base ISA。在 misa 为 0 时，MXLEN 是一个固定值。</li>
<li><em>Extension</em> 域指示标准扩展的实现，每个 bit 对应一个扩展字母。</li>
</ul>
<p>其他细节详见说明书。</p>
<h3 id="Machine-Vendor-ID-Register-mvendorid"><a href="#Machine-Vendor-ID-Register-mvendorid" class="headerlink" title="Machine Vendor ID Register mvendorid"></a>Machine Vendor ID Register <code>mvendorid</code></h3><p><code>mvendorid</code> CSR 为 32 位制度寄存器，提供处理器核的 JEDEC manufacturer ID。该寄存器必须是可读的，可以返回 0 值表示未实现。</p>
<p><img src="/../images/Machine%20Vendor%20ID%20Register%20mvendorid.png" alt="Machine Vendor ID Register (mvendorid)"></p>
<h3 id="Machine-Architecture-ID-Register-marchid"><a href="#Machine-Architecture-ID-Register-marchid" class="headerlink" title="Machine Architecture ID Register marchid"></a>Machine Architecture ID Register <code>marchid</code></h3><p><code>marchid</code> CSR 是宽度为 MXLEN 位的只读寄存器，指示基础微架构。该寄存器必须是可读的，可以返回 0 值表示未实现。<code>mvendorid</code> 和 <code>marchid</code> 寄存器唯一的指定微架构的类型。</p>
<p><img src="/../images/Machine%20Architecture%20ID%20Register%20marchid.png" alt="Machine Architecture ID Register (marchid)"></p>
<h3 id="Machine-Implementation-ID-Register-mimpid"><a href="#Machine-Implementation-ID-Register-mimpid" class="headerlink" title="Machine Implementation ID Register mimpid"></a>Machine Implementation ID Register <code>mimpid</code></h3><p><code>marchid</code> CSR 是宽度为 MXLEN 位寄存器，指示处理器的实现版本。该寄存器必须是可读的，可以返回 0 值表示未实现。</p>
<p><img src="/../images/Machine%20Implementation%20ID%20Register%20mimpid.png" alt="Machine Implementation ID Register (mimpid)"></p>
<h3 id="Hart-ID-Register-mhartid"><a href="#Hart-ID-Register-mhartid" class="headerlink" title="Hart ID Register mhartid"></a>Hart ID Register <code>mhartid</code></h3><p><code>mhartid</code> CSR 是宽度为 MXLEN 位的只读寄存器，指示该核上的硬件线程 ID。该寄存器必须是可读的，可以返回 0 值表示未实现。在执行系统中，这个 ID 必须是唯一的。</p>
<h3 id="Machine-Status-Registers-mstatus-and-mstatush"><a href="#Machine-Status-Registers-mstatus-and-mstatush" class="headerlink" title="Machine Status Registers mstatus and mstatush"></a>Machine Status Registers <code>mstatus</code> and <code>mstatush</code></h3><p><code>mstatus</code> CSR 是宽度为 MXLEN 的可读写寄存器，在 RV32 和 RV64 中有所不同。其跟踪而且控制 hart 现在的状态。Supervisor 下的 <code>sstatus</code> 寄存器对应于该寄存器。</p>
<p><img src="/../images/Machine%20Status%20Registers%20mstatus.png" alt="Machine Status Registers (mstatus)"></p>
<p><img src="/../images/Machine%20Status%20Registers%20mstatush.png" alt="Machine Status Registers (mstatush)"></p>
<ul>
<li><code>MIE</code> 和 <code>SIE</code> 分别启动 M-mode 和 S-mode 的中断，低等级中断会被高等级屏蔽掉。</li>
<li><code>MPIE</code> 和 <code>SPIE</code> 分别指示 M-mode 和 S-mode 下陷入 trap 之前的 <code>MIE</code>&#x2F;<code>SIE</code> 寄存器。</li>
<li><code>MPP</code> 和 <code>SPP</code> 分别指示 trap 之前的特权级</li>
</ul>
<p>在陷入发生时，从特权级 y 到 特权级 x，<code>xPIE</code> 被设置为 <code>xIE</code> 寄存器的值，<code>xIE</code> 被设置为 0，<code>xPP</code> 被设置为 y</p>
<p>MRET 和 SRET 指令分别用来从 M-mode 和 S-mode 退出陷入。执行时，假设 <code>xPP</code> 值为 y，<code>xIE</code> 被设置为 <code>xPIE</code> 的值，特权模式变为 y，<code>xPIE</code> 设置为 1，<code>xPP</code> 被设置为最低特权支持模式。假如 <code>xPP</code> 不是 M，则设置 MPRV &#x3D; 0</p>
<p><code>MPRV</code> bit 修改有效特权模式，比如 load 和 store 执行的特权级。在 <code>MPRV</code> &#x3D; 0 时，load 和 store 和正常一样，使用当前特权模式的翻译和保护机制。在 <code>MPRV</code> &#x3D; 1 时，load 和 store 地址也被翻译和保护，尽管当前特权模式在 <code>MPP</code> 设置。</p>
<p><code>MBE</code>、<code>SBE</code> 和 <code>UBE</code> 控制了内存访问的字节序，但是获取指令时一定是小端序。</p>
<p><code>TVM</code> 位支持截取 supervisor 虚拟内存的管理操作。在 TVM &#x3D; 1 时，在 S-mode 下对 satp CSR 的读写，或者执行 SFENCE.VMA 或者 SINVAL.VMA 指令，都会导致 <em>illegal instruction exception</em>。当 TVM &#x3D; 0 时，这些操作在 S-mode 下都是允许的。</p>
<p><code>TW</code> 位支持截取 WFI 指令。在 TW &#x3D; 0 时，WFI 指令可能执行在更低的特权模式下在不需要组织某些行为时。在 TW &#x3D; 1 时，如果 WFI 指令被执行在任意低特权模式，同时没有特殊的实现，WFI 指令会造成 <em>illegal instruction exception</em>。</p>
<p><code>TSR</code> 位能截取 supervisor exception return 指令 SRET。当 TSR &#x3D; 1，在 S-mode 下尝试执行 SRET 会导致 illegal instruction exception；当 TSR &#x3D; 0，这个操作能够在 S-mode 下执行。</p>
<p><code>FS[1:0]</code> ，<code>VS[1:0]</code> WARL 域和 <code>XS[1:0]</code> 只读域，通过设置和追踪当前浮点单元和任何其他用户模式扩展的状态，从而减少上下文保存恢复的开销。FS 记录浮点单元的状态，VS 记录向量扩展的状态，XS 记录额外用户态扩展的状态</p>
<p><code>SD</code> 位标识 FS、VS、XS域中是否有脏位需要保存。</p>
<h3 id="Machine-Trap-Vector-Base-Address-Register-mtvec"><a href="#Machine-Trap-Vector-Base-Address-Register-mtvec" class="headerlink" title="Machine Trap-Vector Base-Address Register mtvec"></a>Machine Trap-Vector Base-Address Register <code>mtvec</code></h3><p><code>mtvec</code> 寄存器是 MXLEN 位的读写寄存器，负责 trap vector 的配置，包括了一个向量基地址(BASE)和一个向量模式(MODE)</p>
<p><img src="/../images/Machine%20Trap-Vector%20Base-Address%20Register%20mtvec.png" alt="Machine Trap-Vector Base-Address Register (mtvec)"></p>
<p>mtvec 一定要被实现，但是可以是个只读值。如果可写，寄存器的值可能根据实现有所不同。</p>
<p><img src="/../images/Encoding%20of%20mtvec%20MODE%20field.png" alt="Encoding of mtvec MODE field"></p>
<ul>
<li>当 MODE &#x3D; Direct 时，所有机器模式的陷入导致 <strong>pc</strong> 设置为 BASE 对应的地址。</li>
<li>当 MODE &#x3D; Vectored 时，所有到机器模式的同步异常导致 <strong>pc</strong> 设置为 BASE 对应的地址，但是中断会导致 <strong>pc</strong> 设置为 BASE 对应的地址加上 4 倍中断原因 ID(interrupt cause number)</li>
</ul>
<h3 id="Machine-Trap-Delegation-Register-medeleg-and-mideleg"><a href="#Machine-Trap-Delegation-Register-medeleg-and-mideleg" class="headerlink" title="Machine Trap Delegation Register (medeleg and mideleg)"></a>Machine Trap Delegation Register (<code>medeleg</code> and <code>mideleg</code>)</h3><p>默认在所有特权级的所有陷入都是在机器模式下处理的，尽管一个机器模式 handler 能够使用 MRET 指令将陷入重定向回适合的等级。陷入不会从高等级向低等级委托。</p>
<p>为了提升性能，实现能够在 <code>medeleg</code> 和 <code>mideleg</code> 中提供单个 read&#x2F;write 位，标识特定的异常和中断需要在一个更低的特权级处理。machine exception delegation register (medeleg) 和 machine interrupt delegation register (mideleg) 都是 MXLEN 位的可读写寄存器。</p>
<p>在有 S-mode 的实现里，在 <code>medeleg</code> 和 <code>mideleg</code> 中的位会将 S-mode 或者 U-mode 里的陷入操作，委托到 S-mode 做陷入处理。假如没有 S-mode，这两个寄存器都不应该存在。</p>
<p>在陷入被委托到 S-mode 里时：</p>
<ul>
<li>将陷入的原因写到 <code>scause</code> 寄存器里；</li>
<li>将发生陷入的虚拟地址写到 <code>spec</code> 寄存器里</li>
<li>将异常特定值写到 <code>stval</code> 寄存器里</li>
<li>将发生陷入时特权模式写到 <code>mstatus</code> 里的 SPP 域</li>
<li>将发生陷入时的 SIE 域的值写到 <code>mstatus</code> 里的 SPIE 域</li>
<li>清除 <code>mstatus</code> 的 SIE 域</li>
</ul>
<h3 id="Machine-Interrupt-Registers-mip-and-mie"><a href="#Machine-Interrupt-Registers-mip-and-mie" class="headerlink" title="Machine Interrupt Registers (mip and mie)"></a>Machine Interrupt Registers (<code>mip</code> and <code>mie</code>)</h3><p><code>mip</code> 寄存器是一个 MXLEN 宽的可读写寄存器，包括了被阻塞的中断。<code>mie</code> 寄存器则是一个 MXLEN 宽的可读写寄存器，包括了启用的中断。</p>
<p>一个中断 $i$ 会陷入到 M-mode，需要满足下列条件：</p>
<ul>
<li>要么当前的特权级是 M 并且 <code>mstatus</code> 里的 MIE 位被设置了，要么当前的特权级比 M-mode 要低</li>
<li><code>mie</code> 和 <code>mip</code> 里的 $i$ 位被设置了。</li>
<li>如果 <code>mideleg</code> 存在，$i$ 位没有在 <code>mideleg</code> 里设置。</li>
</ul>
<p>在中断发生时，这些条件应该在有限时间内判断完成，<code>mip</code> 的阻塞，在 xRET 指令的执行之后，或者对这些条件依赖的 CSR 的显式写入</p>
<p><img src="/../images/Machine%20Interrrupt%20Registers.png" alt="Machine Interrupt Registers (mip and mie)"></p>
<ul>
<li><code>mip.MEIP</code> 和 <code>mie.MEIE</code> 负责 machine-level 的外部中断</li>
<li><code>mip.MTIP</code> 和 <code>mie.MTIP</code> 负责 machine-level 的计时器中断</li>
<li><code>mip.MSIP</code> 和 <code>mie.MSIE</code> 负责 machine-level 的软件中断</li>
<li><code>mip.SEIP</code> 和 <code>mie.SEIE</code> 负责 supervisor-level 的外部中断</li>
<li><code>mip.STIP</code> 和 <code>mie.STIP</code> 负责 supervisor-level 的计时器中断</li>
<li><code>mip.SSIP</code> 和 <code>mie.SSIE</code> 负责 supervisor-level 的软件中断</li>
</ul>
<h3 id="Hardware-Performance-Monitor"><a href="#Hardware-Performance-Monitor" class="headerlink" title="Hardware Performance Monitor"></a>Hardware Performance Monitor</h3><ul>
<li><code>mcycle</code> CSR 记录硬件线程在该处理器核上运行的时钟周期</li>
<li><code>minstret</code> CSR 记录硬件线程已经完成的指令数量</li>
</ul>
<p>此外，硬件性能监视器提供了 29 个附加的 64 位时间计数器：<code>mhpmcounter3</code>-<code>mhpmcounter31</code></p>
<p>时间选择器 event selector CSRs <code>mhpmevent3-mhpmevent31</code> 时 MXLEN 位的 WARL 寄存器，指定造成相应计数器增加的事件。</p>
<h3 id="Machine-Counter-Enable-Register-mcounteren"><a href="#Machine-Counter-Enable-Register-mcounteren" class="headerlink" title="Machine Counter-Enable Register (mcounteren)"></a>Machine Counter-Enable Register (<code>mcounteren</code>)</h3><p><code>mcounteren</code> 是一个 32 位寄存器，控制硬件性能监视器-计数器对应低一级特权级可以访问。</p>
<h3 id="Machine-Counter-Inhibit-CSR-mcountinhibit"><a href="#Machine-Counter-Inhibit-CSR-mcountinhibit" class="headerlink" title="Machine Counter-Inhibit CSR (mcountinhibit)"></a>Machine Counter-Inhibit CSR (<code>mcountinhibit</code>)</h3><p><code>mcountinhibit</code> 是一个 32 位寄存器，控制哪些硬件性能监视器-计数器可以增加。</p>
<h3 id="Machine-Scratch-Register-mscratch"><a href="#Machine-Scratch-Register-mscratch" class="headerlink" title="Machine Scratch Register (mscratch)"></a>Machine Scratch Register (<code>mscratch</code>)</h3><p><code>mscratch</code> 寄存器是一个 MXLEN 位宽的可读写寄存器，只在 machine mode 下使用。它保存一个指针指向 M-mode 硬件线程本地的上下文空间，在 M-mode 陷入处理时和用户寄存器交换。</p>
<h3 id="Machine-Exception-Program-Counter-mepc"><a href="#Machine-Exception-Program-Counter-mepc" class="headerlink" title="Machine Exception Program Counter (mepc)"></a>Machine Exception Program Counter (<code>mepc</code>)</h3><p><code>mepc</code> 寄存器是一个 MXLEN 位宽的可读写寄存器。<code>mepc[0]</code> 一直是 0.<br>该寄存器必须保存有效的虚拟地址。在 M-mode 处理陷入是，<code>mepc</code> 写入发生中断&#x2F;异常的指令虚拟地址。</p>
<h3 id="Machine-Cause-Register-mcause"><a href="#Machine-Cause-Register-mcause" class="headerlink" title="Machine Cause Register (mcause)"></a>Machine Cause Register (<code>mcause</code>)</h3><p><code>mcause</code> 寄存器是一个 MXLEN 位宽的可读写寄存器。当 M-mode 处理陷入时，<code>mcause</code> 写入造成陷入的事件的 ID。</p>
<h3 id="Machine-Trap-Value-Register-mtval"><a href="#Machine-Trap-Value-Register-mtval" class="headerlink" title="Machine Trap Value Register (mtval)"></a>Machine Trap Value Register (<code>mtval</code>)</h3><p><code>mtval</code> 寄存器是一个 MXLEN 位宽的可读写寄存器。当 M-mode 处理陷入时，<code>mtval</code> 要么写入 0，要么写入异常信息来辅助处理陷入。</p>
<h3 id="Machine-Configuration-Pointer-Register-mconfigptr"><a href="#Machine-Configuration-Pointer-Register-mconfigptr" class="headerlink" title="Machine Configuration Pointer Register (mconfigptr)"></a>Machine Configuration Pointer Register (<code>mconfigptr</code>)</h3><p><code>mconfigptr</code> 寄存器是一个 MXLEN 位宽的只读寄存器。保存配置数据结构的物理地址。</p>
<h3 id="Machine-Environment-Configuration-Registers-menvcfg-and-menvcfgh"><a href="#Machine-Environment-Configuration-Registers-menvcfg-and-menvcfgh" class="headerlink" title="Machine Environment Configuration Registers (menvcfg and menvcfgh)"></a>Machine Environment Configuration Registers (<code>menvcfg</code> and <code>menvcfgh</code>)</h3><p><code>menvcfg</code> 寄存器是一个 MXLEN 位宽的可读写寄存器。控制比 M 更低特权级下的执行环境。</p>
<h3 id="Machine-Security-Configuration-Register-mseccfg"><a href="#Machine-Security-Configuration-Register-mseccfg" class="headerlink" title="Machine Security Configuration Register (mseccfg)"></a>Machine Security Configuration Register (<code>mseccfg</code>)</h3><p><code>mseccfg</code> 寄存器是一个可选的 MXLEN 位宽的可读写寄存器。控制安全特征。</p>
<h2 id="Machine-Level-Memory-Mapped-Registers"><a href="#Machine-Level-Memory-Mapped-Registers" class="headerlink" title="Machine-Level Memory-Mapped Registers"></a>Machine-Level Memory-Mapped Registers</h2><h3 id="Machine-Timer-Registers-mtime-and-mtimecmp"><a href="#Machine-Timer-Registers-mtime-and-mtimecmp" class="headerlink" title="Machine Timer Registers (mtime and mtimecmp)"></a>Machine Timer Registers (<code>mtime</code> and <code>mtimecmp</code>)</h3><p><code>mtime</code> 提供真实时间的计数器，作为一个 memory-mapped M-mode 可读写寄存器。<br>其按照固定频率增加。</p>
<p><code>mtimecmp</code> 寄存器。在其值大于 <code>mtime</code> 时，会发出时钟中断。当然要求开中断和 <code>mie</code>寄存器中<code>MTIE</code>位的设置。</p>
<h2 id="Machine-Mode-Privileged-Instructions"><a href="#Machine-Mode-Privileged-Instructions" class="headerlink" title="Machine-Mode Privileged Instructions"></a>Machine-Mode Privileged Instructions</h2><h3 id="Environment-Call-and-Breakpoint"><a href="#Environment-Call-and-Breakpoint" class="headerlink" title="Environment Call and Breakpoint"></a>Environment Call and Breakpoint</h3><p><strong>ECALL</strong> 指令用来发送请求给支持执行环境。<br>在 U-mode、S-mode 或者 M-mode 下执行该指令时，它生成一个 environment-call-from-U-mode exception, environment-call-from-S-mode exception 或者 environment-call-from-M-mode exception。</p>
<p><strong>EBREAK</strong> 指令被调试器用来使得控制信号传输到调试环境。它产生一个断点异常。</p>
<p>这两个指令都会使得接收特权模式的 <code>epc</code> 寄存器设置成 ECALL 或者 EBREAK 的指令地址。它们不会使得 <code>minstret</code> CSR 增加。</p>
<h3 id="Trap-Return-Instruction"><a href="#Trap-Return-Instruction" class="headerlink" title="Trap-Return Instruction"></a>Trap-Return Instruction</h3><p><code>MRET</code>&#x2F;<code>SRET</code> 用来在处理陷入后返回，对应不同的特权级。可以在执行一个比当前特权级更低的返回指令，其会弹出相应的低特权级中断和特权模式栈。此外，它还将 pc 设置位 <code>epc</code> 寄存器里的值</p>
<h3 id="Wait-for-Interrupt"><a href="#Wait-for-Interrupt" class="headerlink" title="Wait for Interrupt"></a>Wait for Interrupt</h3><p><code>WFI</code> 指令默认当权硬件线程能够被暂停直到一个需要被处理的中断发生。<code>WFI</code> 指令也能够用来通知硬件平台合适的中断需要在该硬件线程上优先处理。<br>该指令能够在任何特权级下使用。</p>
<h2 id="Non-Maskable-Interrupts"><a href="#Non-Maskable-Interrupts" class="headerlink" title="Non-Maskable Interrupts"></a>Non-Maskable Interrupts</h2><p><strong>Non-maskable interrupts (NMIs)</strong> 只能够用做硬件错误条件，使处理器立即跳转到 M-mode 下定义的 NMI 向量，无论是否有硬件中断使能。<code>mepc</code> 寄存器存储被中断的指令地址，<code>mcause</code> 存储造成 NMI 的原因。</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="http://BL-GS.github.io">BLGS</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://bl-gs.github.io/2023/08/25/RISCV-Machine-Level%20ISA/">http://bl-gs.github.io/2023/08/25/RISCV-Machine-Level%20ISA/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://BL-GS.github.io" target="_blank">BLGS's Blog</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/RISC-V/">RISC-V</a><a class="post-meta__tags" href="/tags/Hardware/">Hardware</a><a class="post-meta__tags" href="/tags/Privileged-mode/">Privileged mode</a></div><div class="post_share"><div class="social-share" data-image="/img/avatar.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2023/08/31/RISCV-H%20Extension/" title="RISC-V H Extension"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">RISC-V H Extension</div></div></a></div><div class="next-post pull-right"><a href="/2023/08/25/RISCV-CSR/" title="RISC-V CSR Introduction"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">RISC-V CSR Introduction</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2023/09/07/NEMU-H-Ext/" title="NEMU-H-Ext"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-09-07</div><div class="title">NEMU-H-Ext</div></div></a></div><div><a href="/2023/08/25/RISCV-CSR/" title="RISC-V CSR Introduction"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-08-25</div><div class="title">RISC-V CSR Introduction</div></div></a></div><div><a href="/2023/08/31/RISCV-Exception/" title="RISC-V Exception"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-08-31</div><div class="title">RISC-V Exception</div></div></a></div><div><a href="/2023/08/31/RISCV-H%20Extension/" title="RISC-V H Extension"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-08-31</div><div class="title">RISC-V H Extension</div></div></a></div><div><a href="/2023/09/01/RISCV-Supervisor-Level%20ISA/" title="RISC-V Machine-Level ISA"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-09-01</div><div class="title">RISC-V Machine-Level ISA</div></div></a></div><div><a href="/2023/08/31/RISCV-Trap/" title="RISC-V Trap"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-08-31</div><div class="title">RISC-V Trap</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/avatar.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">BLGS</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">20</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">12</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">9</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/BL-GS"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/BL-GS" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="/zhengxinrui02@gmail.com" target="_blank" title="Email"><i class="fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">Nothing</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#Machine-Level-CSRs"><span class="toc-number">1.</span> <span class="toc-text">Machine-Level CSRs</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-ISA-Register-misa"><span class="toc-number">1.1.</span> <span class="toc-text">Machine ISA Register misa</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Vendor-ID-Register-mvendorid"><span class="toc-number">1.2.</span> <span class="toc-text">Machine Vendor ID Register mvendorid</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Architecture-ID-Register-marchid"><span class="toc-number">1.3.</span> <span class="toc-text">Machine Architecture ID Register marchid</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Implementation-ID-Register-mimpid"><span class="toc-number">1.4.</span> <span class="toc-text">Machine Implementation ID Register mimpid</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Hart-ID-Register-mhartid"><span class="toc-number">1.5.</span> <span class="toc-text">Hart ID Register mhartid</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Status-Registers-mstatus-and-mstatush"><span class="toc-number">1.6.</span> <span class="toc-text">Machine Status Registers mstatus and mstatush</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Trap-Vector-Base-Address-Register-mtvec"><span class="toc-number">1.7.</span> <span class="toc-text">Machine Trap-Vector Base-Address Register mtvec</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Trap-Delegation-Register-medeleg-and-mideleg"><span class="toc-number">1.8.</span> <span class="toc-text">Machine Trap Delegation Register (medeleg and mideleg)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Interrupt-Registers-mip-and-mie"><span class="toc-number">1.9.</span> <span class="toc-text">Machine Interrupt Registers (mip and mie)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Hardware-Performance-Monitor"><span class="toc-number">1.10.</span> <span class="toc-text">Hardware Performance Monitor</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Counter-Enable-Register-mcounteren"><span class="toc-number">1.11.</span> <span class="toc-text">Machine Counter-Enable Register (mcounteren)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Counter-Inhibit-CSR-mcountinhibit"><span class="toc-number">1.12.</span> <span class="toc-text">Machine Counter-Inhibit CSR (mcountinhibit)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Scratch-Register-mscratch"><span class="toc-number">1.13.</span> <span class="toc-text">Machine Scratch Register (mscratch)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Exception-Program-Counter-mepc"><span class="toc-number">1.14.</span> <span class="toc-text">Machine Exception Program Counter (mepc)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Cause-Register-mcause"><span class="toc-number">1.15.</span> <span class="toc-text">Machine Cause Register (mcause)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Trap-Value-Register-mtval"><span class="toc-number">1.16.</span> <span class="toc-text">Machine Trap Value Register (mtval)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Configuration-Pointer-Register-mconfigptr"><span class="toc-number">1.17.</span> <span class="toc-text">Machine Configuration Pointer Register (mconfigptr)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Environment-Configuration-Registers-menvcfg-and-menvcfgh"><span class="toc-number">1.18.</span> <span class="toc-text">Machine Environment Configuration Registers (menvcfg and menvcfgh)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Security-Configuration-Register-mseccfg"><span class="toc-number">1.19.</span> <span class="toc-text">Machine Security Configuration Register (mseccfg)</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Machine-Level-Memory-Mapped-Registers"><span class="toc-number">2.</span> <span class="toc-text">Machine-Level Memory-Mapped Registers</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Machine-Timer-Registers-mtime-and-mtimecmp"><span class="toc-number">2.1.</span> <span class="toc-text">Machine Timer Registers (mtime and mtimecmp)</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Machine-Mode-Privileged-Instructions"><span class="toc-number">3.</span> <span class="toc-text">Machine-Mode Privileged Instructions</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Environment-Call-and-Breakpoint"><span class="toc-number">3.1.</span> <span class="toc-text">Environment Call and Breakpoint</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Trap-Return-Instruction"><span class="toc-number">3.2.</span> <span class="toc-text">Trap-Return Instruction</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Wait-for-Interrupt"><span class="toc-number">3.3.</span> <span class="toc-text">Wait for Interrupt</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Non-Maskable-Interrupts"><span class="toc-number">4.</span> <span class="toc-text">Non-Maskable Interrupts</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2023/10/04/NoHype/" title="Paper: NoHype">Paper: NoHype</a><time datetime="2023-10-04T12:21:28.000Z" title="发表于 2023-10-04 20:21:28">2023-10-04</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2023/10/03/Core%20Slicing/" title="Paper: Core Slicing">Paper: Core Slicing</a><time datetime="2023-10-03T13:05:34.000Z" title="发表于 2023-10-03 21:05:34">2023-10-03</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2023/09/20/VerilatorUsage/" title="Usage of Verilator">Usage of Verilator</a><time datetime="2023-09-20T13:17:32.851Z" title="发表于 2023-09-20 21:17:32">2023-09-20</time></div></div><div class="aside-list-item"><div class="content"><a class="title" href="/2023/09/19/XiangSahnHExtException/" title="Exception of XiangShan H-Extension">Exception of XiangShan H-Extension</a><time datetime="2023-09-19T06:39:01.222Z" title="发表于 2023-09-19 14:39:01">2023-09-19</time></div></div><div class="aside-list-item"><div class="content"><a class="title" href="/2023/09/18/XiangShanHExtMemory/" title="Memory access of XiangShan H-Extension">Memory access of XiangShan H-Extension</a><time datetime="2023-09-18T12:11:40.026Z" title="发表于 2023-09-18 20:11:40">2023-09-18</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2023 By BLGS</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>