// Seed: 49139633
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38
);
  input wire id_38;
  output wire id_37;
  output wire id_36;
  output wire id_35;
  output wire id_34;
  output wire id_33;
  input wire id_32;
  input wire id_31;
  output wire id_30;
  output wire id_29;
  output wire id_28;
  output wire id_27;
  inout wire id_26;
  input wire id_25;
  output wire id_24;
  input wire id_23;
  inout wire id_22;
  input wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_18,
      id_6,
      id_13,
      id_18,
      id_10,
      id_6,
      id_18,
      id_15,
      id_2,
      id_18,
      id_15,
      id_18,
      id_15,
      id_17,
      id_13,
      id_17,
      id_17,
      id_13,
      id_6,
      id_15,
      id_15,
      id_17,
      id_13,
      id_13,
      id_15,
      id_15,
      id_14,
      id_1,
      id_1,
      id_17,
      id_17,
      id_18,
      id_8,
      id_10,
      id_13,
      id_2,
      id_8,
      id_18
  );
  id_20(
      .id_0(id_3),
      .id_1(id_2),
      .id_2(id_9),
      .id_3(),
      .id_4(id_13),
      .id_5(id_15),
      .id_6(-1 & id_5),
      .id_7($realtime),
      .id_8(id_13),
      .id_9(-1),
      .id_10(~id_18),
      .id_11(-1),
      .id_12(1),
      .id_13(1),
      .id_14(id_13),
      .id_15($realtime),
      .id_16((id_16)),
      .id_17(id_19),
      .id_18(1),
      .id_19(id_3),
      .id_20(id_2),
      .id_21(id_8),
      .id_22(id_11[$realtime]),
      .id_23(id_10),
      .id_24(id_10),
      .id_25(1),
      .id_26(1),
      .id_27(id_2),
      .id_28()
  );
  wire id_21;
  assign id_12 = id_17;
  wire id_22;
  wire id_23;
  wire \id_24 ;
  wire id_25;
  wire id_26, id_27;
endmodule
