Analysis & Synthesis report for musa
Thu Dec 18 14:34:11 2014
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST
 10. State Machine - |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|ST
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated
 16. Source assignments for instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |musa
 18. Parameter Settings for User Entity Instance: control_unit_microprogramed:cum01
 19. Parameter Settings for User Entity Instance: data_memory:data_memory01|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: instruction_memory:instruction_memory01|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: stack:stack01
 22. Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0
 23. Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0
 24. Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0
 25. Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u0
 26. Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1
 27. altsyncram Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1"
 29. Port Connectivity Checks: "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0"
 30. Port Connectivity Checks: "instruction_memory:instruction_memory01"
 31. Port Connectivity Checks: "alu:alu01"
 32. Port Connectivity Checks: "control_unit_microprogramed:cum01"
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 18 14:34:11 2014      ;
; Quartus II 32-bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; musa                                       ;
; Top-level Entity Name              ; musa                                       ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 121                                        ;
;     Total combinational functions  ; 120                                        ;
;     Dedicated logic registers      ; 59                                         ;
; Total registers                    ; 59                                         ;
; Total pins                         ; 19                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C25F324I7       ;                    ;
; Top-level entity name                                                      ; musa               ; musa               ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                          ;
+-------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                      ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                       ; Library ;
+-------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------+---------+
; ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v    ; yes             ; User Verilog HDL File                  ; C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v    ;         ;
; ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Controller.v  ; yes             ; User Verilog HDL File                  ; C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Controller.v  ;         ;
; ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v ; yes             ; User Verilog HDL File                  ; C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v ;         ;
; ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v        ; yes             ; User Verilog HDL File                  ; C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v        ;         ;
; mux32.v                                               ; yes             ; User Verilog HDL File                  ; C:/Users/Matheus/Documents/t02-core-musa/rtl/mux32.v                                               ;         ;
; mux6.v                                                ; yes             ; User Verilog HDL File                  ; C:/Users/Matheus/Documents/t02-core-musa/rtl/mux6.v                                                ;         ;
; mux18.v                                               ; yes             ; User Verilog HDL File                  ; C:/Users/Matheus/Documents/t02-core-musa/rtl/mux18.v                                               ;         ;
; mux3_18.v                                             ; yes             ; User Verilog HDL File                  ; C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v                                             ;         ;
; somador.v                                             ; yes             ; User Verilog HDL File                  ; C:/Users/Matheus/Documents/t02-core-musa/rtl/somador.v                                             ;         ;
; control_unit_microprogramed.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v                         ;         ;
; musa.v                                                ; yes             ; User Verilog HDL File                  ; C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v                                                ;         ;
; stack.v                                               ; yes             ; User Verilog HDL File                  ; C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v                                               ;         ;
; alu.v                                                 ; yes             ; User Verilog HDL File                  ; C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v                                                 ;         ;
; registers_bank.v                                      ; yes             ; User Verilog HDL File                  ; C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v                                      ;         ;
; data_memory.v                                         ; yes             ; User Wizard-Generated File             ; C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v                                         ;         ;
; mux_5.v                                               ; yes             ; User Verilog HDL File                  ; C:/Users/Matheus/Documents/t02-core-musa/rtl/mux_5.v                                               ;         ;
; somador_jpc.v                                         ; yes             ; User Verilog HDL File                  ; C:/Users/Matheus/Documents/t02-core-musa/rtl/somador_jpc.v                                         ;         ;
; mux_lcd.v                                             ; yes             ; User Verilog HDL File                  ; C:/Users/Matheus/Documents/t02-core-musa/rtl/mux_lcd.v                                             ;         ;
; altsyncram.tdf                                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                      ;         ;
; stratix_ram_block.inc                                 ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                               ;         ;
; lpm_mux.inc                                           ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                         ;         ;
; lpm_decode.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                      ;         ;
; aglobal131.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                      ;         ;
; a_rdenreg.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                       ;         ;
; altrom.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                          ;         ;
; altram.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                          ;         ;
; altdpram.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                        ;         ;
; db/altsyncram_61i1.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf                                ;         ;
; data_memory.mif                                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.mif                                       ;         ;
; instruction_memory.v                                  ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v                                  ;         ;
; db/altsyncram_hka1.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf                                ;         ;
; instruction_memory.mif                                ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.mif                                ;         ;
; sign_extend.v                                         ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Matheus/Documents/t02-core-musa/rtl/sign_extend.v                                         ;         ;
; program_counter.v                                     ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v                                     ;         ;
+-------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 121           ;
;                                             ;               ;
; Total combinational functions               ; 120           ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 54            ;
;     -- 3 input functions                    ; 22            ;
;     -- <=2 input functions                  ; 44            ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 89            ;
;     -- arithmetic mode                      ; 31            ;
;                                             ;               ;
; Total registers                             ; 59            ;
;     -- Dedicated logic registers            ; 59            ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 19            ;
; Embedded Multiplier 9-bit elements          ; 0             ;
; Maximum fan-out node                        ; read_in~input ;
; Maximum fan-out                             ; 60            ;
; Total fan-out                               ; 633           ;
; Average fan-out                             ; 2.92          ;
+---------------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                     ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                               ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------+--------------+
; |musa                                    ; 120 (0)           ; 59 (0)       ; 0           ; 0            ; 0       ; 0         ; 19   ; 0            ; |musa                                                                             ; work         ;
;    |lcd_mem_read:lcd_mem_read_u0|        ; 120 (8)           ; 59 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|lcd_mem_read:lcd_mem_read_u0                                                ; work         ;
;       |LCD_Read_FSM:LCD_Read_FSM_u0|     ; 106 (85)          ; 51 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0                   ; work         ;
;          |LCD_Controller:u0|             ; 21 (21)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0 ; work         ;
;       |bin_to_asc_hex:bin_to_asc_hex_u0| ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u0               ; work         ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+-------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                               ; IP Include File                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+-------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |musa|data_memory:data_memory01               ; C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v        ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |musa|instruction_memory:instruction_memory01 ; C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+-------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST ;
+----------------+----------------+----------------+----------------+---------------------+
; Name           ; mLCD_ST.000011 ; mLCD_ST.000010 ; mLCD_ST.000001 ; mLCD_ST.000000      ;
+----------------+----------------+----------------+----------------+---------------------+
; mLCD_ST.000000 ; 0              ; 0              ; 0              ; 0                   ;
; mLCD_ST.000001 ; 0              ; 0              ; 1              ; 1                   ;
; mLCD_ST.000010 ; 0              ; 1              ; 0              ; 1                   ;
; mLCD_ST.000011 ; 1              ; 0              ; 0              ; 1                   ;
+----------------+----------------+----------------+----------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|ST ;
+-------+-------+-------+-------+----------------------------------------------------------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                                                                ;
+-------+-------+-------+-------+----------------------------------------------------------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                                                                    ;
; ST.01 ; 0     ; 0     ; 1     ; 1                                                                    ;
; ST.10 ; 0     ; 1     ; 0     ; 1                                                                    ;
; ST.11 ; 1     ; 0     ; 0     ; 1                                                                    ;
+-------+-------+-------+-------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+----------------------------------------------------------------------------------+--------------------+
; Register name                                                                    ; Reason for Removal ;
+----------------------------------------------------------------------------------+--------------------+
; control_unit_microprogramed:cum01|write_pc                                       ; Lost fanout        ;
; control_unit_microprogramed:cum01|count[0..2]                                    ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~8              ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~9              ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~10             ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~11             ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~12             ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~13             ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|ST~8 ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|ST~9 ; Lost fanout        ;
; Total Number of Removed Registers = 12                                           ;                    ;
+----------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 59    ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 59    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 45    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Inverted Register Statistics                           ;
+----------------------------------------------+---------+
; Inverted Register                            ; Fan out ;
+----------------------------------------------+---------+
; lcd_mem_read:lcd_mem_read_u0|addr_counter[1] ; 6       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[2] ; 6       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[3] ; 6       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[4] ; 4       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[5] ; 6       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[6] ; 6       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[7] ; 6       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[0] ; 5       ;
; Total number of inverted registers = 8       ;         ;
+----------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|oDone ;
; 64:1               ; 5 bits    ; 210 LEs       ; 100 LEs              ; 110 LEs                ; Yes        ; |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_DATA[0]            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |musa ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; ADDR_WIDTH     ; 8     ; Signed Integer                              ;
; DATA_WIDTH     ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_unit_microprogramed:cum01 ;
+----------------+--------+------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                 ;
+----------------+--------+------------------------------------------------------+
; ifh            ; 000    ; Unsigned Binary                                      ;
; id             ; 001    ; Unsigned Binary                                      ;
; ex             ; 010    ; Unsigned Binary                                      ;
; mem            ; 011    ; Unsigned Binary                                      ;
; wb             ; 100    ; Unsigned Binary                                      ;
; r_type         ; 000000 ; Unsigned Binary                                      ;
; add            ; 100000 ; Unsigned Binary                                      ;
; sub            ; 100010 ; Unsigned Binary                                      ;
; mul            ; 011000 ; Unsigned Binary                                      ;
; div            ; 011010 ; Unsigned Binary                                      ;
; f_and          ; 100100 ; Unsigned Binary                                      ;
; f_or           ; 100101 ; Unsigned Binary                                      ;
; f_not          ; 100111 ; Unsigned Binary                                      ;
; cmp            ; 011011 ; Unsigned Binary                                      ;
; addi           ; 001000 ; Unsigned Binary                                      ;
; andi           ; 001100 ; Unsigned Binary                                      ;
; ori            ; 001101 ; Unsigned Binary                                      ;
; subi           ; 001110 ; Unsigned Binary                                      ;
; lw             ; 100011 ; Unsigned Binary                                      ;
; sw             ; 101011 ; Unsigned Binary                                      ;
; jr             ; 011000 ; Unsigned Binary                                      ;
; jpc            ; 001001 ; Unsigned Binary                                      ;
; brfl           ; 010001 ; Unsigned Binary                                      ;
; halt           ; 000010 ; Unsigned Binary                                      ;
; nop            ; 000001 ; Unsigned Binary                                      ;
; call           ; 000011 ; Unsigned Binary                                      ;
; ret            ; 000111 ; Unsigned Binary                                      ;
+----------------+--------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:data_memory01|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; data_memory.mif      ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_61i1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_memory:instruction_memory01|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                   ;
+------------------------------------+------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                                ;
; WIDTH_A                            ; 32                     ; Signed Integer                                         ;
; WIDTHAD_A                          ; 10                     ; Signed Integer                                         ;
; NUMWORDS_A                         ; 1024                   ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                ;
; WIDTH_B                            ; 1                      ; Untyped                                                ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                ;
; INIT_FILE                          ; instruction_memory.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone III            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_hka1        ; Untyped                                                ;
+------------------------------------+------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stack:stack01 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 18    ; Signed Integer                    ;
; DEPTH          ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; ADDR_WIDTH     ; 8     ; Signed Integer                                   ;
; DATA_WIDTH     ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; ADDR_DIGITS    ; 2     ; Signed Integer                                                                ;
; LCD_INTIAL     ; 0     ; Signed Integer                                                                ;
; LCD_LINE1      ; 5     ; Signed Integer                                                                ;
; LCD_CH_LINE    ; 21    ; Signed Integer                                                                ;
; LCD_LINE2      ; 22    ; Signed Integer                                                                ;
; LUT_SIZE       ; 38    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; METHOD         ; 1     ; Signed Integer                                                                    ;
; WIDTH          ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; METHOD         ; 1     ; Signed Integer                                                                    ;
; WIDTH          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Name                                      ; Value                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                       ;
; Entity Instance                           ; data_memory:data_memory01|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                  ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; instruction_memory:instruction_memory01|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                     ;
;     -- WIDTH_A                            ; 32                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                  ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1"                                                             ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (40 bits) it drives; bit(s) "out[63..40]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0"                                                                                                        ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                   ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; iADDR_COUNTER ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "iADDR_COUNTER[23..16]" will be connected to GND. ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instruction_memory:instruction_memory01"                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (10 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu01"                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; flags_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
; flags_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit_microprogramed:cum01"                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; read_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rtrn      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Dec 18 14:34:02 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd/lcd_read_fsm.v
    Info (12023): Found entity 1: LCD_Read_FSM
Info (12021): Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd/lcd_controller.v
    Info (12023): Found entity 1: LCD_Controller
Info (12021): Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/util/sp_ram_with_init.v
    Info (12023): Found entity 1: sp_ram_with_init
Info (12021): Found 2 design units, including 2 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v
    Info (12023): Found entity 1: bin_to_asc_hex
    Info (12023): Found entity 2: bin_to_asc_hex_tb
Info (12021): Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v
    Info (12023): Found entity 1: lcd_mem_read
Info (12021): Found 1 design units, including 1 entities, in source file mux35.v
    Info (12023): Found entity 1: mux35
Info (12021): Found 1 design units, including 1 entities, in source file mux32.v
    Info (12023): Found entity 1: mux32
Info (12021): Found 1 design units, including 1 entities, in source file mux6.v
    Info (12023): Found entity 1: mux6
Info (12021): Found 1 design units, including 1 entities, in source file mux18.v
    Info (12023): Found entity 1: mux18
Info (12021): Found 1 design units, including 1 entities, in source file mux3_18.v
    Info (12023): Found entity 1: mux3_18
Info (12021): Found 1 design units, including 1 entities, in source file somador.v
    Info (12023): Found entity 1: somador
Info (12021): Found 1 design units, including 1 entities, in source file control_unit_microprogramed.v
    Info (12023): Found entity 1: control_unit_microprogramed
Info (12021): Found 1 design units, including 1 entities, in source file musa.v
    Info (12023): Found entity 1: musa
Info (12021): Found 1 design units, including 1 entities, in source file stack.v
    Info (12023): Found entity 1: stack
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file registers_bank.v
    Info (12023): Found entity 1: registers_bank
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: data_memory
Info (12021): Found 1 design units, including 1 entities, in source file mux_5.v
    Info (12023): Found entity 1: mux_5
Info (12021): Found 1 design units, including 1 entities, in source file somador_jpc.v
    Info (12023): Found entity 1: somador_jpc
Info (12021): Found 1 design units, including 1 entities, in source file mux_lcd.v
    Info (12023): Found entity 1: mux_lcd
Critical Warning (10846): Verilog HDL Instantiation warning at musa.v(295): instance has no name
Info (12127): Elaborating entity "musa" for the top level hierarchy
Warning (10858): Verilog HDL warning at musa.v(51): object flag_reg used but never assigned
Warning (10030): Net "flag_reg" at musa.v(51) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "control_unit_microprogramed" for hierarchy "control_unit_microprogramed:cum01"
Warning (10240): Verilog HDL Always Construct warning at control_unit_microprogramed.v(26): inferring latch(es) for variable "brfl_control", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "brfl_control" at control_unit_microprogramed.v(26)
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu01"
Warning (10270): Verilog HDL Case Statement warning at alu.v(36): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at alu.v(36): inferring latch(es) for variable "result", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at alu.v(36): inferring latch(es) for variable "flags_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "result[0]" at alu.v(36)
Info (10041): Inferred latch for "result[1]" at alu.v(36)
Info (10041): Inferred latch for "result[2]" at alu.v(36)
Info (10041): Inferred latch for "result[3]" at alu.v(36)
Info (10041): Inferred latch for "result[4]" at alu.v(36)
Info (10041): Inferred latch for "result[5]" at alu.v(36)
Info (10041): Inferred latch for "result[6]" at alu.v(36)
Info (10041): Inferred latch for "result[7]" at alu.v(36)
Info (10041): Inferred latch for "result[8]" at alu.v(36)
Info (10041): Inferred latch for "result[9]" at alu.v(36)
Info (10041): Inferred latch for "result[10]" at alu.v(36)
Info (10041): Inferred latch for "result[11]" at alu.v(36)
Info (10041): Inferred latch for "result[12]" at alu.v(36)
Info (10041): Inferred latch for "result[13]" at alu.v(36)
Info (10041): Inferred latch for "result[14]" at alu.v(36)
Info (10041): Inferred latch for "result[15]" at alu.v(36)
Info (10041): Inferred latch for "result[16]" at alu.v(36)
Info (10041): Inferred latch for "result[17]" at alu.v(36)
Info (10041): Inferred latch for "result[18]" at alu.v(36)
Info (10041): Inferred latch for "result[19]" at alu.v(36)
Info (10041): Inferred latch for "result[20]" at alu.v(36)
Info (10041): Inferred latch for "result[21]" at alu.v(36)
Info (10041): Inferred latch for "result[22]" at alu.v(36)
Info (10041): Inferred latch for "result[23]" at alu.v(36)
Info (10041): Inferred latch for "result[24]" at alu.v(36)
Info (10041): Inferred latch for "result[25]" at alu.v(36)
Info (10041): Inferred latch for "result[26]" at alu.v(36)
Info (10041): Inferred latch for "result[27]" at alu.v(36)
Info (10041): Inferred latch for "result[28]" at alu.v(36)
Info (10041): Inferred latch for "result[29]" at alu.v(36)
Info (10041): Inferred latch for "result[30]" at alu.v(36)
Info (10041): Inferred latch for "result[31]" at alu.v(36)
Info (10041): Inferred latch for "flags_out[0]" at alu.v(60)
Info (10041): Inferred latch for "flags_out[1]" at alu.v(60)
Info (10041): Inferred latch for "flags_out[2]" at alu.v(60)
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:data_memory01"
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_memory:data_memory01|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "data_memory:data_memory01|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "data_memory:data_memory01|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "data_memory.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_61i1.tdf
    Info (12023): Found entity 1: altsyncram_61i1
Info (12128): Elaborating entity "altsyncram_61i1" for hierarchy "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated"
Warning (12125): Using design file instruction_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: instruction_memory
Info (12128): Elaborating entity "instruction_memory" for hierarchy "instruction_memory:instruction_memory01"
Info (12128): Elaborating entity "altsyncram" for hierarchy "instruction_memory:instruction_memory01|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "instruction_memory:instruction_memory01|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "instruction_memory:instruction_memory01|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "instruction_memory.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hka1.tdf
    Info (12023): Found entity 1: altsyncram_hka1
Info (12128): Elaborating entity "altsyncram_hka1" for hierarchy "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated"
Info (12128): Elaborating entity "registers_bank" for hierarchy "registers_bank:rb01"
Warning (10235): Verilog HDL Always Construct warning at registers_bank.v(57): variable "write_data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at registers_bank.v(57): variable "RD" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at registers_bank.v(60): variable "RS" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at registers_bank.v(61): variable "RT" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at registers_bank.v(54): inferring latch(es) for variable "data_1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at registers_bank.v(54): inferring latch(es) for variable "data_2", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "data_2[0]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[1]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[2]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[3]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[4]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[5]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[6]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[7]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[8]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[9]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[10]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[11]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[12]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[13]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[14]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[15]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[16]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[17]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[18]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[19]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[20]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[21]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[22]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[23]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[24]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[25]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[26]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[27]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[28]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[29]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[30]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_2[31]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[0]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[1]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[2]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[3]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[4]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[5]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[6]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[7]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[8]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[9]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[10]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[11]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[12]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[13]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[14]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[15]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[16]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[17]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[18]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[19]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[20]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[21]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[22]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[23]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[24]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[25]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[26]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[27]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[28]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[29]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[30]" at registers_bank.v(59)
Info (10041): Inferred latch for "data_1[31]" at registers_bank.v(59)
Warning (12125): Using design file sign_extend.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sign_extend
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:sign_extend01"
Warning (12125): Using design file program_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: program_counter
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:pc01"
Warning (10240): Verilog HDL Always Construct warning at program_counter.v(9): inferring latch(es) for variable "read_adress_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "read_adress_out[0]" at program_counter.v(9)
Info (10041): Inferred latch for "read_adress_out[1]" at program_counter.v(9)
Info (10041): Inferred latch for "read_adress_out[2]" at program_counter.v(9)
Info (10041): Inferred latch for "read_adress_out[3]" at program_counter.v(9)
Info (10041): Inferred latch for "read_adress_out[4]" at program_counter.v(9)
Info (10041): Inferred latch for "read_adress_out[5]" at program_counter.v(9)
Info (10041): Inferred latch for "read_adress_out[6]" at program_counter.v(9)
Info (10041): Inferred latch for "read_adress_out[7]" at program_counter.v(9)
Info (10041): Inferred latch for "read_adress_out[8]" at program_counter.v(9)
Info (10041): Inferred latch for "read_adress_out[9]" at program_counter.v(9)
Info (10041): Inferred latch for "read_adress_out[10]" at program_counter.v(9)
Info (10041): Inferred latch for "read_adress_out[11]" at program_counter.v(9)
Info (10041): Inferred latch for "read_adress_out[12]" at program_counter.v(9)
Info (10041): Inferred latch for "read_adress_out[13]" at program_counter.v(9)
Info (10041): Inferred latch for "read_adress_out[14]" at program_counter.v(9)
Info (10041): Inferred latch for "read_adress_out[15]" at program_counter.v(9)
Info (10041): Inferred latch for "read_adress_out[16]" at program_counter.v(9)
Info (10041): Inferred latch for "read_adress_out[17]" at program_counter.v(9)
Info (12128): Elaborating entity "stack" for hierarchy "stack:stack01"
Warning (10235): Verilog HDL Always Construct warning at stack.v(40): variable "read_PC" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at stack.v(40): variable "ptr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at stack.v(41): variable "ptr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at stack.v(47): variable "ptr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at stack.v(48): variable "ptr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at stack.v(36): inferring latch(es) for variable "ptr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at stack.v(36): inferring latch(es) for variable "write_PC", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "write_PC[0]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[1]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[2]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[3]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[4]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[5]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[6]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[7]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[8]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[9]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[10]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[11]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[12]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[13]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[14]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[15]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[16]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[17]" at stack.v(36)
Info (10041): Inferred latch for "ptr[0]" at stack.v(36)
Info (10041): Inferred latch for "ptr[1]" at stack.v(36)
Info (10041): Inferred latch for "ptr[2]" at stack.v(36)
Info (10041): Inferred latch for "ptr[3]" at stack.v(36)
Info (10041): Inferred latch for "ptr[4]" at stack.v(36)
Info (10041): Inferred latch for "ptr[5]" at stack.v(36)
Info (10041): Inferred latch for "ptr[6]" at stack.v(36)
Info (10041): Inferred latch for "ptr[7]" at stack.v(36)
Info (10041): Inferred latch for "ptr[8]" at stack.v(36)
Info (10041): Inferred latch for "ptr[9]" at stack.v(36)
Info (10041): Inferred latch for "ptr[10]" at stack.v(36)
Info (10041): Inferred latch for "ptr[11]" at stack.v(36)
Info (10041): Inferred latch for "ptr[12]" at stack.v(36)
Info (10041): Inferred latch for "ptr[13]" at stack.v(36)
Info (10041): Inferred latch for "ptr[14]" at stack.v(36)
Info (10041): Inferred latch for "ptr[15]" at stack.v(36)
Info (10041): Inferred latch for "ptr[16]" at stack.v(36)
Info (10041): Inferred latch for "ptr[17]" at stack.v(36)
Info (10041): Inferred latch for "ptr[18]" at stack.v(36)
Info (10041): Inferred latch for "ptr[19]" at stack.v(36)
Info (10041): Inferred latch for "ptr[20]" at stack.v(36)
Info (10041): Inferred latch for "ptr[21]" at stack.v(36)
Info (10041): Inferred latch for "ptr[22]" at stack.v(36)
Info (10041): Inferred latch for "ptr[23]" at stack.v(36)
Info (10041): Inferred latch for "ptr[24]" at stack.v(36)
Info (10041): Inferred latch for "ptr[25]" at stack.v(36)
Info (10041): Inferred latch for "ptr[26]" at stack.v(36)
Info (10041): Inferred latch for "ptr[27]" at stack.v(36)
Info (10041): Inferred latch for "ptr[28]" at stack.v(36)
Info (10041): Inferred latch for "ptr[29]" at stack.v(36)
Info (10041): Inferred latch for "ptr[30]" at stack.v(36)
Info (10041): Inferred latch for "ptr[31]" at stack.v(36)
Info (12128): Elaborating entity "somador" for hierarchy "somador:somador01"
Info (12128): Elaborating entity "somador_jpc" for hierarchy "somador_jpc:s_jpc01"
Info (12128): Elaborating entity "mux32" for hierarchy "mux32:mux_alu"
Info (12128): Elaborating entity "mux6" for hierarchy "mux6:alu_control"
Info (12128): Elaborating entity "mux3_18" for hierarchy "mux3_18:branch_mux"
Warning (10240): Verilog HDL Always Construct warning at mux3_18.v(10): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[1]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[2]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[3]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[4]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[5]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[6]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[7]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[8]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[9]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[10]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[11]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[12]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[13]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[14]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[15]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[16]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[17]" at mux3_18.v(10)
Info (12128): Elaborating entity "mux18" for hierarchy "mux18:somador_mux"
Info (12128): Elaborating entity "mux_5" for hierarchy "mux_5:registers_bank_mux"
Info (12128): Elaborating entity "lcd_mem_read" for hierarchy "lcd_mem_read:lcd_mem_read_u0"
Info (12128): Elaborating entity "LCD_Read_FSM" for hierarchy "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0"
Info (12128): Elaborating entity "LCD_Controller" for hierarchy "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0"
Info (12128): Elaborating entity "bin_to_asc_hex" for hierarchy "lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u0"
Info (12128): Elaborating entity "bin_to_asc_hex" for hierarchy "lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1"
Info (12128): Elaborating entity "mux_lcd" for hierarchy "mux_lcd:comb_119"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|q_a[31]"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "lcd_on_out" is stuck at VCC
    Warning (13410): Pin "lcd_blon_out" is stuck at VCC
    Warning (13410): Pin "lcd_rw_out" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Matheus/Documents/t02-core-musa/rtl/output_files/musa.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk_50"
    Warning (15610): No output dependent on input pin "seletor"
Info (21057): Implemented 140 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 121 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 99 warnings
    Info: Peak virtual memory: 393 megabytes
    Info: Processing ended: Thu Dec 18 14:34:11 2014
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Matheus/Documents/t02-core-musa/rtl/output_files/musa.map.smsg.


