#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jul 28 12:31:16 2025
# Process ID: 42804
# Current directory: D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25720 D:\work_2\FPGA_Harman_Final_Project\250727_ov7670_z720\250727_ov7670_z720.xpr
# Log file: D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/vivado.log
# Journal file: D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/fndController.v] -no_script -reset -force -quiet
remove_files  D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/fndController.v
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.246 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B154B7A
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2578.211 ; gain = 1472.965
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B154B7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B154B7A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B154B7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B154B7A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jul 28 12:49:48 2025] Launched synth_1...
Run output will be captured here: D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/synth_1/runme.log
[Mon Jul 28 12:49:48 2025] Launched impl_1...
Run output will be captured here: D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: OV7640_HDMI_Display
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3239.387 ; gain = 264.238
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OV7640_HDMI_Display' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:5]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:341]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (1#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:341]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:273]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (2#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:273]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_Controller.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (3#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_Controller.sv:4]
INFO: [Synth 8-6157] synthesizing module 'SCCB_intf' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:46]
INFO: [Synth 8-155] case statement is not full and has no default [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (4#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:46]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:404]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (5#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:404]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_intf' (6#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/frame_buffer.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (7#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/frame_buffer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HSV_Filter' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/HSV_Filter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'HSV_Filter' (8#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/HSV_Filter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Histogram' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Histogram_Control_Unit' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:30]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter SAVE bound to: 2 - type: integer 
	Parameter FIND_MAX bound to: 3 - type: integer 
	Parameter X_max bound to: 160 - type: integer 
	Parameter X_min bound to: 80 - type: integer 
	Parameter Y_max bound to: 120 - type: integer 
	Parameter Y_min bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Histogram_Control_Unit' (9#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:30]
INFO: [Synth 8-6157] synthesizing module 'Histrogram_ram' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'Histrogram_ram' (10#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'Histogram' (11#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:3]
WARNING: [Synth 8-689] width (4) of port connection 'led_state' does not match port width (6) of module 'Histogram' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:153]
INFO: [Synth 8-6157] synthesizing module 'BackProjection' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SimilarityCalc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'SimilarityCalc' (12#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:37]
INFO: [Synth 8-6157] synthesizing module 'BPBuffer' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'BPBuffer' (13#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'BackProjection' (14#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MeanShiftCore' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MeanShift_ControlUnit' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:41]
INFO: [Synth 8-155] case statement is not full and has no default [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:131]
INFO: [Synth 8-6155] done synthesizing module 'MeanShift_ControlUnit' (15#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:41]
INFO: [Synth 8-6157] synthesizing module 'MeanShift_Datapath' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:183]
INFO: [Synth 8-6155] done synthesizing module 'MeanShift_Datapath' (16#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:183]
INFO: [Synth 8-6155] done synthesizing module 'MeanShiftCore' (17#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:3]
INFO: [Synth 8-6157] synthesizing module 'scale_Calc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:97]
INFO: [Synth 8-6157] synthesizing module 'sqrt_lut' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:167]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'sqrt_table.mem'; please make sure the file is added to project and has read permission, ignoring [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:179]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'sqrt_lut' (18#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'scale_Calc' (19#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:2]
WARNING: [Synth 8-689] width (1) of port connection 'o_x_center' does not match port width (10) of module 'scale_Calc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:226]
WARNING: [Synth 8-689] width (1) of port connection 'o_y_center' does not match port width (10) of module 'scale_Calc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:227]
WARNING: [Synth 8-689] width (1) of port connection 'o_width' does not match port width (10) of module 'scale_Calc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:228]
WARNING: [Synth 8-689] width (1) of port connection 'o_hegiht' does not match port width (10) of module 'scale_Calc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:229]
WARNING: [Synth 8-689] width (1) of port connection 'w' does not match port width (10) of module 'scale_Calc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:230]
WARNING: [Synth 8-689] width (1) of port connection 'h' does not match port width (10) of module 'scale_Calc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:231]
INFO: [Synth 8-6157] synthesizing module 'xy_min_max_calc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:298]
INFO: [Synth 8-6155] done synthesizing module 'xy_min_max_calc' (20#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:298]
INFO: [Synth 8-6157] synthesizing module 'HDMI_TX_TOP' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/HDMI_TX_TOP.v:8]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40118]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (21#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40118]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (22#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'TMDS_encoder' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/TMDS_encoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'TMDS_encoder' (23#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/TMDS_encoder.v:5]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (24#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_TX_TOP' (25#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/HDMI_TX_TOP.v:8]
INFO: [Synth 8-6155] done synthesizing module 'OV7640_HDMI_Display' (26#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:04 ; elapsed = 00:06:09 . Memory (MB): peak = 4408.789 ; gain = 1433.641
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
58 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:37 ; elapsed = 00:07:43 . Memory (MB): peak = 4408.789 ; gain = 1744.062
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: OV7640_HDMI_Display
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4408.789 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OV7640_HDMI_Display' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:5]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:341]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (1#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:341]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:273]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (2#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:273]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_Controller.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (3#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_Controller.sv:4]
INFO: [Synth 8-6157] synthesizing module 'SCCB_intf' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:46]
INFO: [Synth 8-155] case statement is not full and has no default [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (4#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:46]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:404]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (5#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:404]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_intf' (6#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/frame_buffer.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (7#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/frame_buffer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HSV_Filter' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/HSV_Filter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'HSV_Filter' (8#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/HSV_Filter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Histogram' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Histogram_Control_Unit' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:30]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter SAVE bound to: 2 - type: integer 
	Parameter FIND_MAX bound to: 3 - type: integer 
	Parameter X_max bound to: 160 - type: integer 
	Parameter X_min bound to: 80 - type: integer 
	Parameter Y_max bound to: 120 - type: integer 
	Parameter Y_min bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Histogram_Control_Unit' (9#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:30]
INFO: [Synth 8-6157] synthesizing module 'Histrogram_ram' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'Histrogram_ram' (10#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'Histogram' (11#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:3]
WARNING: [Synth 8-689] width (4) of port connection 'led_state' does not match port width (6) of module 'Histogram' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:153]
INFO: [Synth 8-6157] synthesizing module 'BackProjection' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SimilarityCalc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'SimilarityCalc' (12#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:37]
INFO: [Synth 8-6157] synthesizing module 'BPBuffer' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'BPBuffer' (13#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'BackProjection' (14#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MeanShiftCore' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MeanShift_ControlUnit' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:41]
INFO: [Synth 8-155] case statement is not full and has no default [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:131]
INFO: [Synth 8-6155] done synthesizing module 'MeanShift_ControlUnit' (15#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:41]
INFO: [Synth 8-6157] synthesizing module 'MeanShift_Datapath' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:183]
INFO: [Synth 8-6155] done synthesizing module 'MeanShift_Datapath' (16#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:183]
INFO: [Synth 8-6155] done synthesizing module 'MeanShiftCore' (17#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:3]
INFO: [Synth 8-6157] synthesizing module 'scale_Calc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:97]
INFO: [Synth 8-6157] synthesizing module 'sqrt_lut' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:167]
INFO: [Synth 8-3876] $readmem data file 'sqrt_table.mem' is read successfully [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:179]
INFO: [Synth 8-6155] done synthesizing module 'sqrt_lut' (18#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'scale_Calc' (19#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:2]
WARNING: [Synth 8-689] width (1) of port connection 'o_x_center' does not match port width (10) of module 'scale_Calc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:226]
WARNING: [Synth 8-689] width (1) of port connection 'o_y_center' does not match port width (10) of module 'scale_Calc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:227]
WARNING: [Synth 8-689] width (1) of port connection 'o_width' does not match port width (10) of module 'scale_Calc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:228]
WARNING: [Synth 8-689] width (1) of port connection 'o_hegiht' does not match port width (10) of module 'scale_Calc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:229]
WARNING: [Synth 8-689] width (1) of port connection 'w' does not match port width (10) of module 'scale_Calc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:230]
WARNING: [Synth 8-689] width (1) of port connection 'h' does not match port width (10) of module 'scale_Calc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:231]
INFO: [Synth 8-6157] synthesizing module 'xy_min_max_calc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:298]
INFO: [Synth 8-6155] done synthesizing module 'xy_min_max_calc' (20#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:298]
INFO: [Synth 8-6157] synthesizing module 'HDMI_TX_TOP' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/HDMI_TX_TOP.v:8]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40118]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (21#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40118]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (22#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'TMDS_encoder' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/TMDS_encoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'TMDS_encoder' (23#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/TMDS_encoder.v:5]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (24#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_TX_TOP' (25#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/HDMI_TX_TOP.v:8]
INFO: [Synth 8-6155] done synthesizing module 'OV7640_HDMI_Display' (26#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4408.789 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4408.789 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4408.789 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 4408.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/constrs_1/imports/250718_HDMI/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/constrs_1/imports/250718_HDMI/Zybo-Z7-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4408.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  OBUFDS => OBUFDS: 4 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 4408.789 ; gain = 0.000
60 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 4408.789 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jul 28 14:21:07 2025] Launched impl_1...
Run output will be captured here: D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
import_files -force -norecurse D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/sqrt_table.mem
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jul 28 14:23:32 2025] Launched impl_1...
Run output will be captured here: D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/sqrt_table.mem] -no_script -reset -force -quiet
remove_files  D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/sqrt_table.mem
WARNING: [filemgmt 20-1445] Cannot import file 'D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/sqrt_table.mem' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files -norecurse D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/sqrt_table.mem
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jul 28 14:25:16 2025] Launched impl_1...
Run output will be captured here: D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jul 28 14:25:26 2025] Launched impl_1...
Run output will be captured here: D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'btn_debounce' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:341]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'btn_debounce()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/btn_debounce.v
	(Active) Duplicate found at line 341 of file D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv
[Mon Jul 28 14:25:37 2025] Launched synth_1...
Run output will be captured here: D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jul 28 14:28:44 2025] Launched synth_1...
Run output will be captured here: D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/synth_1/runme.log
[Mon Jul 28 14:28:44 2025] Launched impl_1...
Run output will be captured here: D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4408.789 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OV7640_HDMI_Display' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:5]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:341]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (1#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:341]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:275]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (2#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:275]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_Controller.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (3#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_Controller.sv:4]
INFO: [Synth 8-6157] synthesizing module 'SCCB_intf' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:46]
INFO: [Synth 8-155] case statement is not full and has no default [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (4#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:46]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:404]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (5#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:404]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_intf' (6#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/frame_buffer.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (7#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/frame_buffer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HSV_Filter' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/HSV_Filter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'HSV_Filter' (8#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/HSV_Filter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Histogram' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Histogram_Control_Unit' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:30]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter SAVE bound to: 2 - type: integer 
	Parameter FIND_MAX bound to: 3 - type: integer 
	Parameter X_max bound to: 160 - type: integer 
	Parameter X_min bound to: 80 - type: integer 
	Parameter Y_max bound to: 120 - type: integer 
	Parameter Y_min bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Histogram_Control_Unit' (9#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:30]
INFO: [Synth 8-6157] synthesizing module 'Histrogram_ram' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'Histrogram_ram' (10#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'Histogram' (11#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:3]
WARNING: [Synth 8-689] width (4) of port connection 'led_state' does not match port width (6) of module 'Histogram' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:153]
INFO: [Synth 8-6157] synthesizing module 'BackProjection' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SimilarityCalc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'SimilarityCalc' (12#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:37]
INFO: [Synth 8-6157] synthesizing module 'BPBuffer' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'BPBuffer' (13#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'BackProjection' (14#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MeanShiftCore' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MeanShift_ControlUnit' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:41]
INFO: [Synth 8-155] case statement is not full and has no default [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:131]
INFO: [Synth 8-6155] done synthesizing module 'MeanShift_ControlUnit' (15#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:41]
INFO: [Synth 8-6157] synthesizing module 'MeanShift_Datapath' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:183]
INFO: [Synth 8-6155] done synthesizing module 'MeanShift_Datapath' (16#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:183]
INFO: [Synth 8-6155] done synthesizing module 'MeanShiftCore' (17#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:3]
INFO: [Synth 8-6157] synthesizing module 'scale_Calc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:97]
INFO: [Synth 8-6157] synthesizing module 'sqrt_lut' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:167]
INFO: [Synth 8-3876] $readmem data file 'sqrt_table.mem' is read successfully [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:179]
INFO: [Synth 8-6155] done synthesizing module 'sqrt_lut' (18#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'scale_Calc' (19#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:2]
INFO: [Synth 8-6157] synthesizing module 'xy_min_max_calc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:300]
INFO: [Synth 8-6155] done synthesizing module 'xy_min_max_calc' (20#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:300]
INFO: [Synth 8-6157] synthesizing module 'HDMI_TX_TOP' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/HDMI_TX_TOP.v:8]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40118]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (21#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40118]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (22#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'TMDS_encoder' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/TMDS_encoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'TMDS_encoder' (23#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/TMDS_encoder.v:5]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (24#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_TX_TOP' (25#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/HDMI_TX_TOP.v:8]
INFO: [Synth 8-6155] done synthesizing module 'OV7640_HDMI_Display' (26#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4408.789 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4408.789 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4408.789 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 4408.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/constrs_1/imports/250718_HDMI/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/constrs_1/imports/250718_HDMI/Zybo-Z7-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4408.789 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jul 28 14:36:10 2025] Launched synth_1...
Run output will be captured here: D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/synth_1/runme.log
[Mon Jul 28 14:36:10 2025] Launched impl_1...
Run output will be captured here: D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B154B7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B154B7A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B154B7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B154B7A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtools 27-2312] Device xc7z020_1 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B154B7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B154B7A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B154B7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B154B7A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B154B7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B154B7A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B154B7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B154B7A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B154B7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B154B7A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B154B7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B154B7A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B154B7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B154B7A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B154B7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B154B7A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B154B7A
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Zybo Z7-210351B154B7A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Zybo Z7-210351B154B7A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B154B7A
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B154B7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B154B7A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B154B7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B154B7A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B154B7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B154B7A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B154B7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B154B7A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B154B7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B154B7A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jul 28 15:19:26 2025] Launched synth_1...
Run output will be captured here: D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/synth_1/runme.log
[Mon Jul 28 15:19:26 2025] Launched impl_1...
Run output will be captured here: D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jul 28 15:56:23 2025] Launched synth_1...
Run output will be captured here: D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/synth_1/runme.log
[Mon Jul 28 15:56:23 2025] Launched impl_1...
Run output will be captured here: D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B154B7A
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_parts/kintex7/genesys2/H/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_parts/kintex7/genesys2/H/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_parts/kintex7/genesys2/H/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_parts/kintex7/genesys2/H/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_parts/kintex7/genesys2/H/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_parts/kintex7/genesys2/H/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_parts/kintex7/genesys2/H/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_parts/kintex7/genesys2/H/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_parts/kintex7/genesys2/H/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_parts/kintex7/genesys2/H/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_parts/kintex7/genesys2/H/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_parts/kintex7/genesys2/H/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_parts/kintex7/genesys2/H/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_parts/kintex7/genesys2/H/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_parts/kintex7/genesys2/H/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2020.2/data/boards/board_parts/kintex7/genesys2/H/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2020.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Zybo Z7-210351B154B7Ajsn-Basys3-210183BB7B2BA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B102E3A
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B102E3A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B102E3A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B102E3A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B102E3A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ipx::package_project -root_dir d:/work_2/fpga_harman_final_project/250727_ov7670_z720/250727_ov7670_z720.srcs -vendor xilinx.com -library user -taxonomy /UserIP
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/btn_debounce.v'.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'TMDSn_clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'TMDSp_clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'TMDSn_clock' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'TMDSn_clock': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'TMDSp_clock' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'TMDSp_clock': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'TMDSn_clock' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'TMDSn_clock': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'TMDSp_clock' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'TMDSp_clock': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  d:/work_2/fpga_harman_final_project/250727_ov7670_z720/250727_ov7670_z720.srcs [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/work_2/fpga_harman_final_project/250727_ov7670_z720/250727_ov7670_z720.srcs'.
create_bd_design "design_1"
Wrote  : <D:\work_2\FPGA_Harman_Final_Project\250727_ov7670_z720\250727_ov7670_z720.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 4408.789 ; gain = 0.000
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:OV7640_HDMI_Display:1.0 OV7640_HDMI_Display_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins OV7640_HDMI_Display_0/clk]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
export_ip_user_files -of_objects  [get_files D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/bd/design_1/design_1.bd
Wrote  : <D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351B102E3A
ipx::unload_core d:/work_2/fpga_harman_final_project/250727_ov7670_z720/250727_ov7670_z720.srcs/component.xml
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jul 29 11:37:00 2025] Launched synth_1...
Run output will be captured here: D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/synth_1/runme.log
[Tue Jul 29 11:37:00 2025] Launched impl_1...
Run output will be captured here: D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Zybo Z7-210351B154B7Ajsn-Basys3-210183BB7B2BAjsn-Zybo Z7-210351B102E3A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B102E3A
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/impl_1/OV7640_HDMI_Display.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
