<stg><name>pointwise_conv2d_fix.1</name>


<trans_list>

<trans id="95" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="6" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="9" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="10" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.loopexit:0  %out_d = phi i4 [ 0, %0 ], [ %out_d_2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul1 = phi i11 [ 0, %0 ], [ %next_mul2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="12" op_0_bw="11">
<![CDATA[
.loopexit:2  %phi_mul1_cast = zext i11 %phi_mul1 to i12

]]></Node>
<StgValue><ssdm name="phi_mul1_cast"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit:3  %next_mul2 = add i11 %phi_mul1, 196

]]></Node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:4  %exitcond3 = icmp eq i4 %out_d, -8

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:6  %out_d_2 = add i4 %out_d, 1

]]></Node>
<StgValue><ssdm name="out_d_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:7  br i1 %exitcond3, label %4, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="4">
<![CDATA[
.preheader4.preheader:0  %tmp_14 = trunc i4 %out_d to i3

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
.preheader4.preheader:2  %tmp_20 = zext i4 %out_d to i64

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:3  %SeparableConv2D_1_b_2 = getelementptr [8 x i13]* @SeparableConv2D_1_b_s, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_b_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="3">
<![CDATA[
.preheader4.preheader:4  %SeparableConv2D_1_b_3 = load i13* %SeparableConv2D_1_b_2, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_b_3"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader4.preheader:1  %tmp_19 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_14, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="3">
<![CDATA[
.preheader4.preheader:4  %SeparableConv2D_1_b_3 = load i13* %SeparableConv2D_1_b_2, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_b_3"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="13">
<![CDATA[
.preheader4.preheader:5  %SeparableConv2D_1_b_5 = sext i13 %SeparableConv2D_1_b_3 to i16

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_b_5"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="15" op_0_bw="13">
<![CDATA[
.preheader4.preheader:6  %tmp_5 = sext i13 %SeparableConv2D_1_b_3 to i15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:7  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader4:0  %out_h = phi i4 [ 0, %.preheader4.preheader ], [ %out_h_2, %.preheader4.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4:1  %exitcond2 = icmp eq i4 %out_h, -2

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4:3  %out_h_2 = add i4 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_2"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader:0  %p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:1  %p_shl_cast = zext i8 %p_shl to i9

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader.preheader:2  %p_shl1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="5">
<![CDATA[
.preheader.preheader:3  %p_shl1_cast = zext i5 %p_shl1 to i9

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:4  %tmp_21 = sub i9 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="9">
<![CDATA[
.preheader.preheader:5  %tmp_22_cast = sext i9 %tmp_21 to i13

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %out_w = phi i4 [ %out_w_2, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond1 = icmp eq i4 %out_w, -2

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %out_w_2 = add i4 %out_w, 1

]]></Node>
<StgValue><ssdm name="out_w_2"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond1, label %.preheader4.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="4">
<![CDATA[
:0  %tmp_23_cast4 = zext i4 %out_w to i12

]]></Node>
<StgValue><ssdm name="tmp_23_cast4"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="4">
<![CDATA[
:1  %tmp_23_cast = zext i4 %out_w to i9

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp = add i9 %tmp_21, %tmp_23_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="9">
<![CDATA[
:3  %tmp_cast = sext i9 %tmp to i12

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %tmp_22 = add i12 %tmp_cast, %phi_mul1_cast

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="12">
<![CDATA[
:5  %tmp_25_cast = sext i12 %tmp_22 to i32

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_23 = zext i32 %tmp_25_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %output_load_1 = phi i16 [ 0, %1 ], [ %tmp_33, %3 ]

]]></Node>
<StgValue><ssdm name="output_load_1"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %in_d = phi i5 [ 0, %1 ], [ %in_d_1, %3 ]

]]></Node>
<StgValue><ssdm name="in_d"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:2  %phi_mul = phi i12 [ 0, %1 ], [ %next_mul, %3 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:3  store i16 %output_load_1, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %exitcond = icmp eq i5 %in_d, -16

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %in_d_1 = add i5 %in_d, 1

]]></Node>
<StgValue><ssdm name="in_d_1"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond, label %._crit_edge, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="5">
<![CDATA[
:0  %tmp_29_cast2 = zext i5 %in_d to i7

]]></Node>
<StgValue><ssdm name="tmp_29_cast2"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %next_mul = add i12 %phi_mul, 196

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp1 = add i12 %phi_mul, %tmp_23_cast4

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="12">
<![CDATA[
:3  %tmp1_cast = zext i12 %tmp1 to i13

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %tmp_27 = add i13 %tmp1_cast, %tmp_22_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="13">
<![CDATA[
:5  %tmp_32_cast = sext i13 %tmp_27 to i32

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_28 = zext i32 %tmp_32_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="14">
<![CDATA[
:8  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:10  %tmp_29 = add i7 %tmp_19, %tmp_29_cast2

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="7">
<![CDATA[
:11  %tmp_30 = zext i7 %tmp_29 to i64

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %SeparableConv2D_1_w_2 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_2"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="7">
<![CDATA[
:13  %SeparableConv2D_1_w_3 = load i15* %SeparableConv2D_1_w_2, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_3"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="16">
<![CDATA[
._crit_edge:0  %tmp_15 = trunc i16 %output_load_1 to i15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:1  %tmp_24 = add i16 %SeparableConv2D_1_b_5, %output_load_1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge:2  %tmp_27_cast = add i15 %tmp_15, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:3  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_24, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
._crit_edge:4  %p_tmp_s = select i1 %tmp_16, i15 0, i15 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="p_tmp_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="14">
<![CDATA[
:8  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="7">
<![CDATA[
:13  %SeparableConv2D_1_w_3 = load i15* %SeparableConv2D_1_w_2, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="30" op_0_bw="16">
<![CDATA[
:9  %tmp_34_cast = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="30" op_0_bw="15">
<![CDATA[
:14  %tmp_37_cast = sext i15 %SeparableConv2D_1_w_3 to i30

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:15  %tmp_s = mul i30 %tmp_34_cast, %tmp_37_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_32 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_s, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="90" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %tmp_33 = add i16 %output_load_1, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge:5  %p_tmp_cast = zext i15 %p_tmp_s to i16

]]></Node>
<StgValue><ssdm name="p_tmp_cast"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
._crit_edge:6  store i16 %p_tmp_cast, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:7  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="111" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="112" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="113" name="SeparableConv2D_1_b_s" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SeparableConv2D_1_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="114" name="SeparableConv2D_1_w_s" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SeparableConv2D_1_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="116" from="StgValue_115" to="out_d" fromId="115" toId="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="117" from="StgValue_11" to="out_d" fromId="11" toId="12">
</dataflow>
<dataflow id="118" from="out_d_2" to="out_d" fromId="18" toId="12">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="119" from="StgValue_42" to="out_d" fromId="42" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="121" from="StgValue_120" to="phi_mul1" fromId="120" toId="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="122" from="StgValue_11" to="phi_mul1" fromId="11" toId="13">
</dataflow>
<dataflow id="123" from="next_mul2" to="phi_mul1" fromId="15" toId="13">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="124" from="StgValue_42" to="phi_mul1" fromId="42" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="125" from="phi_mul1" to="phi_mul1_cast" fromId="13" toId="14">
</dataflow>
<dataflow id="126" from="phi_mul1" to="next_mul2" fromId="13" toId="15">
</dataflow>
<dataflow id="128" from="StgValue_127" to="next_mul2" fromId="127" toId="15">
</dataflow>
<dataflow id="129" from="out_d" to="exitcond3" fromId="12" toId="16">
</dataflow>
<dataflow id="131" from="StgValue_130" to="exitcond3" fromId="130" toId="16">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="132" toId="17">
</dataflow>
<dataflow id="135" from="StgValue_134" to="empty" fromId="134" toId="17">
</dataflow>
<dataflow id="136" from="StgValue_134" to="empty" fromId="134" toId="17">
</dataflow>
<dataflow id="137" from="StgValue_134" to="empty" fromId="134" toId="17">
</dataflow>
<dataflow id="138" from="out_d" to="out_d_2" fromId="12" toId="18">
</dataflow>
<dataflow id="140" from="StgValue_139" to="out_d_2" fromId="139" toId="18">
</dataflow>
<dataflow id="141" from="exitcond3" to="StgValue_19" fromId="16" toId="19">
</dataflow>
<dataflow id="142" from="out_d" to="tmp_14" fromId="12" toId="20">
</dataflow>
<dataflow id="143" from="out_d" to="tmp_20" fromId="12" toId="21">
</dataflow>
<dataflow id="144" from="SeparableConv2D_1_b_s" to="SeparableConv2D_1_b_2" fromId="113" toId="22">
</dataflow>
<dataflow id="146" from="StgValue_145" to="SeparableConv2D_1_b_2" fromId="145" toId="22">
</dataflow>
<dataflow id="147" from="tmp_20" to="SeparableConv2D_1_b_2" fromId="21" toId="22">
</dataflow>
<dataflow id="148" from="SeparableConv2D_1_b_2" to="SeparableConv2D_1_b_3" fromId="22" toId="23">
</dataflow>
<dataflow id="150" from="_ssdm_op_BitConcatenate.i7.i3.i4" to="tmp_19" fromId="149" toId="25">
</dataflow>
<dataflow id="151" from="tmp_14" to="tmp_19" fromId="20" toId="25">
</dataflow>
<dataflow id="152" from="StgValue_115" to="tmp_19" fromId="115" toId="25">
</dataflow>
<dataflow id="153" from="SeparableConv2D_1_b_2" to="SeparableConv2D_1_b_3" fromId="22" toId="26">
</dataflow>
<dataflow id="154" from="SeparableConv2D_1_b_3" to="SeparableConv2D_1_b_5" fromId="26" toId="27">
</dataflow>
<dataflow id="155" from="SeparableConv2D_1_b_3" to="tmp_5" fromId="26" toId="28">
</dataflow>
<dataflow id="156" from="StgValue_115" to="out_h" fromId="115" toId="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="157" from="StgValue_29" to="out_h" fromId="29" toId="30">
</dataflow>
<dataflow id="158" from="out_h_2" to="out_h" fromId="33" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="159" from="StgValue_57" to="out_h" fromId="57" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="160" from="out_h" to="exitcond2" fromId="30" toId="31">
</dataflow>
<dataflow id="162" from="StgValue_161" to="exitcond2" fromId="161" toId="31">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecLoopTripCount" to="empty_19" fromId="132" toId="32">
</dataflow>
<dataflow id="165" from="StgValue_164" to="empty_19" fromId="164" toId="32">
</dataflow>
<dataflow id="166" from="StgValue_164" to="empty_19" fromId="164" toId="32">
</dataflow>
<dataflow id="167" from="StgValue_164" to="empty_19" fromId="164" toId="32">
</dataflow>
<dataflow id="168" from="out_h" to="out_h_2" fromId="30" toId="33">
</dataflow>
<dataflow id="169" from="StgValue_139" to="out_h_2" fromId="139" toId="33">
</dataflow>
<dataflow id="170" from="exitcond2" to="StgValue_34" fromId="31" toId="34">
</dataflow>
<dataflow id="172" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="p_shl" fromId="171" toId="35">
</dataflow>
<dataflow id="173" from="out_h" to="p_shl" fromId="30" toId="35">
</dataflow>
<dataflow id="174" from="StgValue_115" to="p_shl" fromId="115" toId="35">
</dataflow>
<dataflow id="175" from="p_shl" to="p_shl_cast" fromId="35" toId="36">
</dataflow>
<dataflow id="177" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="p_shl1" fromId="176" toId="37">
</dataflow>
<dataflow id="178" from="out_h" to="p_shl1" fromId="30" toId="37">
</dataflow>
<dataflow id="180" from="StgValue_179" to="p_shl1" fromId="179" toId="37">
</dataflow>
<dataflow id="181" from="p_shl1" to="p_shl1_cast" fromId="37" toId="38">
</dataflow>
<dataflow id="182" from="p_shl_cast" to="tmp_21" fromId="36" toId="39">
</dataflow>
<dataflow id="183" from="p_shl1_cast" to="tmp_21" fromId="38" toId="39">
</dataflow>
<dataflow id="184" from="tmp_21" to="tmp_22_cast" fromId="39" toId="40">
</dataflow>
<dataflow id="185" from="out_w_2" to="out_w" fromId="46" toId="43">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="186" from="StgValue_94" to="out_w" fromId="94" toId="43">
<BackEdge/>
</dataflow>
<dataflow id="187" from="StgValue_115" to="out_w" fromId="115" toId="43">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="188" from="StgValue_41" to="out_w" fromId="41" toId="43">
</dataflow>
<dataflow id="189" from="out_w" to="exitcond1" fromId="43" toId="44">
</dataflow>
<dataflow id="190" from="StgValue_161" to="exitcond1" fromId="161" toId="44">
</dataflow>
<dataflow id="191" from="_ssdm_op_SpecLoopTripCount" to="empty_20" fromId="132" toId="45">
</dataflow>
<dataflow id="192" from="StgValue_164" to="empty_20" fromId="164" toId="45">
</dataflow>
<dataflow id="193" from="StgValue_164" to="empty_20" fromId="164" toId="45">
</dataflow>
<dataflow id="194" from="StgValue_164" to="empty_20" fromId="164" toId="45">
</dataflow>
<dataflow id="195" from="out_w" to="out_w_2" fromId="43" toId="46">
</dataflow>
<dataflow id="196" from="StgValue_139" to="out_w_2" fromId="139" toId="46">
</dataflow>
<dataflow id="197" from="exitcond1" to="StgValue_47" fromId="44" toId="47">
</dataflow>
<dataflow id="198" from="out_w" to="tmp_23_cast4" fromId="43" toId="48">
</dataflow>
<dataflow id="199" from="out_w" to="tmp_23_cast" fromId="43" toId="49">
</dataflow>
<dataflow id="200" from="tmp_21" to="tmp" fromId="39" toId="50">
</dataflow>
<dataflow id="201" from="tmp_23_cast" to="tmp" fromId="49" toId="50">
</dataflow>
<dataflow id="202" from="tmp" to="tmp_cast" fromId="50" toId="51">
</dataflow>
<dataflow id="203" from="tmp_cast" to="tmp_22" fromId="51" toId="52">
</dataflow>
<dataflow id="204" from="phi_mul1_cast" to="tmp_22" fromId="14" toId="52">
</dataflow>
<dataflow id="205" from="tmp_22" to="tmp_25_cast" fromId="52" toId="53">
</dataflow>
<dataflow id="206" from="tmp_25_cast" to="tmp_23" fromId="53" toId="54">
</dataflow>
<dataflow id="207" from="output_r" to="output_addr" fromId="112" toId="55">
</dataflow>
<dataflow id="208" from="StgValue_145" to="output_addr" fromId="145" toId="55">
</dataflow>
<dataflow id="209" from="tmp_23" to="output_addr" fromId="54" toId="55">
</dataflow>
<dataflow id="211" from="StgValue_210" to="output_load_1" fromId="210" toId="58">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="212" from="StgValue_56" to="output_load_1" fromId="56" toId="58">
</dataflow>
<dataflow id="213" from="tmp_33" to="output_load_1" fromId="90" toId="58">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="214" from="StgValue_91" to="output_load_1" fromId="91" toId="58">
<BackEdge/>
</dataflow>
<dataflow id="216" from="StgValue_215" to="in_d" fromId="215" toId="59">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="217" from="StgValue_56" to="in_d" fromId="56" toId="59">
</dataflow>
<dataflow id="218" from="in_d_1" to="in_d" fromId="64" toId="59">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="219" from="StgValue_91" to="in_d" fromId="91" toId="59">
<BackEdge/>
</dataflow>
<dataflow id="221" from="StgValue_220" to="phi_mul" fromId="220" toId="60">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="222" from="StgValue_56" to="phi_mul" fromId="56" toId="60">
</dataflow>
<dataflow id="223" from="next_mul" to="phi_mul" fromId="67" toId="60">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="224" from="StgValue_91" to="phi_mul" fromId="91" toId="60">
<BackEdge/>
</dataflow>
<dataflow id="225" from="output_load_1" to="StgValue_61" fromId="58" toId="61">
</dataflow>
<dataflow id="226" from="output_addr" to="StgValue_61" fromId="55" toId="61">
</dataflow>
<dataflow id="227" from="in_d" to="exitcond" fromId="59" toId="62">
</dataflow>
<dataflow id="229" from="StgValue_228" to="exitcond" fromId="228" toId="62">
</dataflow>
<dataflow id="230" from="_ssdm_op_SpecLoopTripCount" to="empty_21" fromId="132" toId="63">
</dataflow>
<dataflow id="232" from="StgValue_231" to="empty_21" fromId="231" toId="63">
</dataflow>
<dataflow id="233" from="StgValue_231" to="empty_21" fromId="231" toId="63">
</dataflow>
<dataflow id="234" from="StgValue_231" to="empty_21" fromId="231" toId="63">
</dataflow>
<dataflow id="235" from="in_d" to="in_d_1" fromId="59" toId="64">
</dataflow>
<dataflow id="237" from="StgValue_236" to="in_d_1" fromId="236" toId="64">
</dataflow>
<dataflow id="238" from="exitcond" to="StgValue_65" fromId="62" toId="65">
</dataflow>
<dataflow id="239" from="in_d" to="tmp_29_cast2" fromId="59" toId="66">
</dataflow>
<dataflow id="240" from="phi_mul" to="next_mul" fromId="60" toId="67">
</dataflow>
<dataflow id="242" from="StgValue_241" to="next_mul" fromId="241" toId="67">
</dataflow>
<dataflow id="243" from="phi_mul" to="tmp1" fromId="60" toId="68">
</dataflow>
<dataflow id="244" from="tmp_23_cast4" to="tmp1" fromId="48" toId="68">
</dataflow>
<dataflow id="245" from="tmp1" to="tmp1_cast" fromId="68" toId="69">
</dataflow>
<dataflow id="246" from="tmp1_cast" to="tmp_27" fromId="69" toId="70">
</dataflow>
<dataflow id="247" from="tmp_22_cast" to="tmp_27" fromId="40" toId="70">
</dataflow>
<dataflow id="248" from="tmp_27" to="tmp_32_cast" fromId="70" toId="71">
</dataflow>
<dataflow id="249" from="tmp_32_cast" to="tmp_28" fromId="71" toId="72">
</dataflow>
<dataflow id="250" from="input_r" to="input_addr" fromId="111" toId="73">
</dataflow>
<dataflow id="251" from="StgValue_145" to="input_addr" fromId="145" toId="73">
</dataflow>
<dataflow id="252" from="tmp_28" to="input_addr" fromId="72" toId="73">
</dataflow>
<dataflow id="253" from="input_addr" to="input_load" fromId="73" toId="74">
</dataflow>
<dataflow id="254" from="tmp_19" to="tmp_29" fromId="25" toId="75">
</dataflow>
<dataflow id="255" from="tmp_29_cast2" to="tmp_29" fromId="66" toId="75">
</dataflow>
<dataflow id="256" from="tmp_29" to="tmp_30" fromId="75" toId="76">
</dataflow>
<dataflow id="257" from="SeparableConv2D_1_w_s" to="SeparableConv2D_1_w_2" fromId="114" toId="77">
</dataflow>
<dataflow id="258" from="StgValue_145" to="SeparableConv2D_1_w_2" fromId="145" toId="77">
</dataflow>
<dataflow id="259" from="tmp_30" to="SeparableConv2D_1_w_2" fromId="76" toId="77">
</dataflow>
<dataflow id="260" from="SeparableConv2D_1_w_2" to="SeparableConv2D_1_w_3" fromId="77" toId="78">
</dataflow>
<dataflow id="261" from="output_load_1" to="tmp_15" fromId="58" toId="79">
</dataflow>
<dataflow id="262" from="SeparableConv2D_1_b_5" to="tmp_24" fromId="27" toId="80">
</dataflow>
<dataflow id="263" from="output_load_1" to="tmp_24" fromId="58" toId="80">
</dataflow>
<dataflow id="264" from="tmp_15" to="tmp_27_cast" fromId="79" toId="81">
</dataflow>
<dataflow id="265" from="tmp_5" to="tmp_27_cast" fromId="28" toId="81">
</dataflow>
<dataflow id="267" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_16" fromId="266" toId="82">
</dataflow>
<dataflow id="268" from="tmp_24" to="tmp_16" fromId="80" toId="82">
</dataflow>
<dataflow id="270" from="StgValue_269" to="tmp_16" fromId="269" toId="82">
</dataflow>
<dataflow id="271" from="tmp_16" to="p_tmp_s" fromId="82" toId="83">
</dataflow>
<dataflow id="273" from="StgValue_272" to="p_tmp_s" fromId="272" toId="83">
</dataflow>
<dataflow id="274" from="tmp_27_cast" to="p_tmp_s" fromId="81" toId="83">
</dataflow>
<dataflow id="275" from="input_addr" to="input_load" fromId="73" toId="84">
</dataflow>
<dataflow id="276" from="SeparableConv2D_1_w_2" to="SeparableConv2D_1_w_3" fromId="77" toId="85">
</dataflow>
<dataflow id="277" from="input_load" to="tmp_34_cast" fromId="84" toId="86">
</dataflow>
<dataflow id="278" from="SeparableConv2D_1_w_3" to="tmp_37_cast" fromId="85" toId="87">
</dataflow>
<dataflow id="279" from="tmp_34_cast" to="tmp_s" fromId="86" toId="88">
</dataflow>
<dataflow id="280" from="tmp_37_cast" to="tmp_s" fromId="87" toId="88">
</dataflow>
<dataflow id="282" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="tmp_32" fromId="281" toId="89">
</dataflow>
<dataflow id="283" from="tmp_s" to="tmp_32" fromId="88" toId="89">
</dataflow>
<dataflow id="285" from="StgValue_284" to="tmp_32" fromId="284" toId="89">
</dataflow>
<dataflow id="287" from="StgValue_286" to="tmp_32" fromId="286" toId="89">
</dataflow>
<dataflow id="288" from="output_load_1" to="tmp_33" fromId="58" toId="90">
</dataflow>
<dataflow id="289" from="tmp_32" to="tmp_33" fromId="89" toId="90">
</dataflow>
<dataflow id="290" from="p_tmp_s" to="p_tmp_cast" fromId="83" toId="92">
</dataflow>
<dataflow id="291" from="p_tmp_cast" to="StgValue_93" fromId="92" toId="93">
</dataflow>
<dataflow id="292" from="output_addr" to="StgValue_93" fromId="55" toId="93">
</dataflow>
<dataflow id="293" from="exitcond3" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="294" from="exitcond2" to="StgValue_4" fromId="31" toId="4">
</dataflow>
<dataflow id="295" from="exitcond1" to="StgValue_5" fromId="44" toId="5">
</dataflow>
<dataflow id="296" from="exitcond" to="StgValue_6" fromId="62" toId="6">
</dataflow>
</dataflows>


</stg>
