set_min_delay 10 -rise_from core_clock -through net1 -rise_to clk2 -ignore_clock_latency -reset_path
