Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Feb 16 05:34:50 2017
| Host         : mustafar running 64-bit major release  (build 9200)
| Command      : report_utilization -file Top_Acq_Track_utilization_placed.rpt -pb Top_Acq_Track_utilization_placed.pb
| Design       : Top_Acq_Track
| Device       : xcvu095ffva2104-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+-----------+-------+
|          Site Type         |  Used  | Fixed | Available | Util% |
+----------------------------+--------+-------+-----------+-------+
| CLB LUTs                   | 128167 |     0 |    537600 | 23.84 |
|   LUT as Logic             | 127791 |     0 |    537600 | 23.77 |
|   LUT as Memory            |    376 |     0 |     76800 |  0.49 |
|     LUT as Distributed RAM |     32 |     0 |           |       |
|     LUT as Shift Register  |    344 |     0 |           |       |
| CLB Registers              |  34792 |     0 |   1075200 |  3.24 |
|   Register as Flip Flop    |  34792 |     0 |   1075200 |  3.24 |
|   Register as Latch        |      0 |     0 |   1075200 |  0.00 |
| CARRY8                     |   9287 |     0 |     67200 | 13.82 |
| F7 Muxes                   |  26908 |     0 |    268800 | 10.01 |
| F8 Muxes                   |  12824 |     0 |    134400 |  9.54 |
| F9 Muxes                   |      0 |     0 |     67200 |  0.00 |
+----------------------------+--------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 40    |          Yes |           - |          Set |
| 226   |          Yes |           - |        Reset |
| 73    |          Yes |         Set |            - |
| 34453 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+--------+-------+-----------+-------+
|                 Site Type                 |  Used  | Fixed | Available | Util% |
+-------------------------------------------+--------+-------+-----------+-------+
| CLB                                       |  19647 |     0 |     67200 | 29.24 |
|   CLBL                                    |  16834 |     0 |           |       |
|   CLBM                                    |   2813 |     0 |           |       |
| LUT as Logic                              | 127791 |     0 |    537600 | 23.77 |
|   using O5 output only                    |    144 |       |           |       |
|   using O6 output only                    | 108331 |       |           |       |
|   using O5 and O6                         |  19316 |       |           |       |
| LUT as Memory                             |    376 |     0 |     76800 |  0.49 |
|   LUT as Distributed RAM                  |     32 |     0 |           |       |
|     using O5 output only                  |      0 |       |           |       |
|     using O6 output only                  |      0 |       |           |       |
|     using O5 and O6                       |     32 |       |           |       |
|   LUT as Shift Register                   |    344 |     0 |           |       |
|     using O5 output only                  |      0 |       |           |       |
|     using O6 output only                  |    123 |       |           |       |
|     using O5 and O6                       |    221 |       |           |       |
| LUT Flip Flop Pairs                       |  19230 |     0 |    537600 |  3.58 |
|   fully used LUT-FF pairs                 |    350 |       |           |       |
|   LUT-FF pairs with one unused LUT output |   8989 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  18507 |       |           |       |
| Unique Control Sets                       |    227 |       |           |       |
+-------------------------------------------+--------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   70 |     0 |      1728 |  4.05 |
|   RAMB36/FIFO*    |   69 |     0 |      1728 |  3.99 |
|     RAMB36E2 only |   69 |       |           |       |
|   RAMB18          |    2 |     0 |      3456 |  0.06 |
|     RAMB18E2 only |    2 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       768 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    4 |     4 |       832 |  0.48 |
| HPIOB            |    4 |     4 |       780 |  0.51 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |       360 |  0.28 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       360 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        24 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        24 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       128 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       832 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       128 |  0.00 |
| RIU_OR           |    0 |     0 |        64 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       960 |  0.31 |
|   BUFGCE             |    3 |     0 |       384 |  0.78 |
|   BUFGCE_DIV         |    0 |     0 |        64 |  0.00 |
|   BUFG_GT            |    0 |     0 |       384 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       128 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        32 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        16 |  6.25 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMAC            |    0 |     0 |         4 |  0.00 |
| GTHE3_CHANNEL   |    0 |     0 |        28 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         7 |  0.00 |
| GTYE3_CHANNEL   |    0 |     0 |        24 |  0.00 |
| GTYE3_COMMON    |    0 |     0 |         6 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        26 |  0.00 |
| ILKN            |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        26 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        26 |  0.00 |
| PCIE_3_1        |    0 |     0 |         4 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| LUT6       | 59709 |                 CLB |
| FDRE       | 34453 |            Register |
| LUT3       | 31394 |                 CLB |
| MUXF7      | 26908 |                 CLB |
| LUT2       | 26320 |                 CLB |
| LUT4       | 25513 |                 CLB |
| MUXF8      | 12824 |                 CLB |
| CARRY8     |  9287 |                 CLB |
| LUT5       |  3229 |                 CLB |
| LUT1       |   942 |                 CLB |
| SRL16E     |   377 |                 CLB |
| FDCE       |   226 |            Register |
| SRLC32E    |   184 |                 CLB |
| FDSE       |    73 |            Register |
| RAMB36E2   |    69 |           Block Ram |
| RAMD32     |    56 |                 CLB |
| FDPE       |    40 |            Register |
| RAMS32     |     8 |                 CLB |
| SRLC16E    |     4 |                 CLB |
| BUFGCE     |     3 |               Clock |
| RAMB18E2   |     2 |           Block Ram |
| IBUFCTRL   |     2 |              Others |
| OBUF       |     1 |                 I/O |
| MMCME3_ADV |     1 |               Clock |
| INBUF      |     1 |                 I/O |
| DIFFINBUF  |     1 |                 I/O |
| BSCANE2    |     1 |       Configuration |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------+------+
|  Ref Name  | Used |
+------------+------+
| blk_mem_Q  |    2 |
| blk_mem_I  |    2 |
| ila_1      |    1 |
| ila_0      |    1 |
| dbg_hub_CV |    1 |
| clk_wiz_0  |    1 |
| blk_mem_Q1 |    1 |
| blk_mem_I1 |    1 |
+------------+------+


