
<html><head><title>Ports Supported for VHDL-VHDL Partition</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="pverma" />
<meta name="CreateDate" content="2023-10-01" />
<meta name="CreateTime" content="1696223219" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes multi-snapshot incremental elaboration." />
<meta name="DocTitle" content="Multi-Snapshot Incremental Elaboration" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Ports Supported for VHDL-VHDL Partition" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="MSIE,MSIE," />
<meta name="prod_subfeature" content="Design Partitioning,Partition boundary," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="IncElab" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-10-01" />
<meta name="ModifiedTime" content="1696223219" />
<meta name="NextFile" content="Ports_Supported_in_Mixed-Language_Design__Verilog_and_VHDL_.html" />
<meta name="Group" content="Verilog Simulation, VHDL Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Ports_Supported_at_Verilog-Verilog_Partition_Boundary.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="23.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Multi-Snapshot Incremental Elaboration -- Ports Supported for VHDL-VHDL Partition" />
<meta name="Version" content="23.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="IncElab2309" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.20.007" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="IncElabTOC.html">Contents</a></li><li><a class="prev" href="Ports_Supported_at_Verilog-Verilog_Partition_Boundary.html" title="Ports_Supported_at_Verilog-Verilog_Partition_Boundary">Ports_Supported_at_Verilog-Ver ...</a></li><li style="float: right;"><a class="viewPrint" href="IncElab.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Ports_Supported_in_Mixed-Language_Design__Verilog_and_VHDL_.html" title="Ports_Supported_in_Mixed-Language_Design__Verilog_and_VHDL_">Ports_Supported_in_Mixed-Langu ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Multi-Snapshot Incremental Elaboration<br />Product Version 23.09, September 2023</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Ports Supported for VHDL-VHDL Partition</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>If the partition boundary is VHDL-VHDL, the following apply:</p>
<ul><li>
<p><strong>Port type</strong></p>
<div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><th class="confluenceTh"><span>Supported Scenarios at Partition boundary</span></th><th class="confluenceTh"><span>Unsupported Scenarios</span></th></tr>
<tr><td class="confluenceTd">
<p><code>std_logic</code></p>
</td>
<td class="confluenceTd">integer, bit, bit_vector</td>
</tr>
<tr><td class="confluenceTd">
<p><code>std_logic_vector</code></p>
</td>
<td class="confluenceTd">boolean, time, string, character</td>
</tr>
<tr><td class="confluenceTd" colspan="1">
<p><code>std_ulogic</code></p>
</td>
<td class="confluenceTd" colspan="1">
<p>Floating point</p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="1">
<p><code>std_ulogic_vector</code></p>
</td>
<td class="confluenceTd" colspan="1">Enumerated type</td>
</tr>
<tr><td class="confluenceTd" colspan="1">
<p><code>real</code></p>
</td>
<td class="confluenceTd" colspan="1">Physical type</td>
</tr>
<tr><td class="confluenceTd">
<p><code>records</code>&#160;(sub-element as&#160;<code>std_logic</code>,&#160;<code>std_ulogic</code>,&#160;<code>std_logic_vector</code>,&#160;<code>std_ulogic_vector</code>)</p>
</td>
<td class="confluenceTd">
<p>Array of records</p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><br /></td>
<td class="confluenceTd" colspan="1">Access and file type</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><br /></td>
<td class="confluenceTd" colspan="1">
<p>User-defined types and sub-types</p>
</td>
</tr>
</tbody></table></div>

<p><br /></p>
The elaborator generates an <code>INCUNS</code> error if unsupported port connection types are used at the partition boundary.</li><li><strong>Port map</strong><ul><li>Named mapping and positional mapping are supported.</li><li>Simple names, array elements, array slices, constants, literals (string literals, enumeration literals, aggregate literals), open ports, and unconnected ports are supported.</li><li>Buffer ports at the partition boundary are not supported. A <code>DSSBFF</code> error is generated if buffer ports are used at the boundary.</li><li>A signal declared in a package cannot be used in a port map expression. If a signal declared in a package is used for a port map between primary and incremental, the elaborator generates an <code>INCPKG</code> error.</li><li>A component port must be associated as an actual with at least one formal.</li><li>The size of a port expression must match the size of the port declaration at the snapshot boundary. A <code>DSSMSM</code> error is generated if the sizes do not match.</li><li>Guarded signals and ports are not supported at the partition boundary.</li></ul></li><li>Type conversion functions are supported in a port map with the following restrictions:<br />If a type conversion involves a VHDL port of type <code>INOUT</code>, then:<ul><li>The argument of the type conversion and the return type of the type conversion must be one of the supported port types listed above, or the elaborator generates an <code>INCUNS</code> error.</li></ul><p class="webflare-pre-block webflare-courier-new"><code>&#160; &#160; &#160;xmelab: *F,INCUNS: [inc-elab] Expression not supported in formal or actual of port connection.</code></p>
<ul><li>Connections between unresolved and resolved types are not allowed. The elaborator generates an <code>INCRST</code> error if an unresolved type is connected to a resolved type.</li></ul><p class="webflare-pre-block webflare-courier-new"><code>&#160; &#160; &#160;xmelab: *F,INCRST: [inc-elab] Resolved type object in incremental is connected to unresolved type object in primary</code></p>
<ul><li>Boundary ports cannot be mapped to an alias. The simulator generates a <code>DSSUNS</code> error.</li></ul></li></ul>
<p>For VHDL, if the primary instance is bound with the incremental using direct Instantiation, the elaborator generates a <code>DYNVHD2</code> error.</p>
<pre><code>xmelab: *E,DYNVHD2: Overall design has multiple VHDL tops.</code></pre>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Ports_Supported_at_Verilog-Verilog_Partition_Boundary.html" id="prev" title="Ports_Supported_at_Verilog-Verilog_Partition_Boundary">Ports_Supported_at_Verilog-Ver ...</a></em></b><b><em><a href="Ports_Supported_in_Mixed-Language_Design__Verilog_and_VHDL_.html" id="nex" title="Ports_Supported_in_Mixed-Language_Design__Verilog_and_VHDL_">Ports_Supported_in_Mixed-Langu ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>