.. vhdl documentation master file, created by
   sphinx-quickstart on Thu Aug 15 11:47:06 2019.
   You can adapt this file completely to your liking, but it should at least
   contain the root `toctree` directive.

.. toctree::
   :maxdepth: 3
   :caption: Contents:

.. automodule:: verilog
   :members:
   :undoc-members:

.. automodule:: verilog.verilog_iofile
   :members:
   :undoc-members:

.. automodule:: verilog.testbench
   :members:
   :undoc-members:

.. automodule:: verilog.module
   :members:
   :undoc-members:

Indices and tables
==================

* :ref:`genindex`
* :ref:`modindex`
* :ref:`search`
