

================================================================
== Vivado HLS Report for 'CalCim188'
================================================================
* Date:           Wed Dec  5 01:55:55 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Haaris
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.287|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    1|  70401|    1|  70401|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |    0|  70400|  3 ~ 275 |          -|          -| 0 ~ 256 |    no    |
        | + Loop 1.1  |    0|    272|        18|          1|          1| 0 ~ 256 |    yes   |
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond8_i)
3 --> 
	21  / (exitcond_i)
	4  / (!exitcond_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	3  / true
21 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i35* %p_gradxy_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i35* %p_grady_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i35* %p_gradx_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %k, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_grady_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_grady_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.26ns)   --->   "%k_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %k)"   --->   Operation 29 'read' 'k_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (2.26ns)   --->   "%rows = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_grady_rows_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:180]   --->   Operation 30 'read' 'rows' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (2.26ns)   --->   "%cols = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %p_grady_cols_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:181]   --->   Operation 31 'read' 'cols' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.97ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:182]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %entry ], [ %i_V, %3 ]"   --->   Operation 33 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.31ns)   --->   "%exitcond8_i = icmp eq i32 %t_V, %rows" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:182]   --->   Operation 34 'icmp' 'exitcond8_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.57ns)   --->   "%i_V = add i32 %t_V, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:182]   --->   Operation 35 'add' 'i_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond8_i, label %.exit, label %1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:182]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str48)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:183]   --->   Operation 37 'specregionbegin' 'tmp_i' <Predicate = (!exitcond8_i)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 256, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:184]   --->   Operation 38 'speclooptripcount' <Predicate = (!exitcond8_i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.97ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:185]   --->   Operation 39 'br' <Predicate = (!exitcond8_i)> <Delay = 0.97>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 40 'ret' <Predicate = (exitcond8_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.57>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%t_V_17 = phi i32 [ 0, %1 ], [ %j_V, %"operator>>.exit133.i" ]"   --->   Operation 41 'phi' 't_V_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.31ns)   --->   "%exitcond_i = icmp eq i32 %t_V_17, %cols" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:185]   --->   Operation 42 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.57ns)   --->   "%j_V = add i32 %t_V_17, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:185]   --->   Operation 43 'add' 'j_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %3, label %"operator>>.exit133.i"" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:185]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_82_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str52)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:192]   --->   Operation 45 'specregionbegin' 'tmp_82_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:192]   --->   Operation 46 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (2.26ns)   --->   "%tmp_V = call i35 @_ssdm_op_Read.ap_fifo.volatile.i35P(i35* %p_gradx_data_stream_V_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:192]   --->   Operation 47 'read' 'tmp_V' <Predicate = (!exitcond_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str52, i32 %tmp_82_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:192]   --->   Operation 48 'specregionend' 'empty' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_83_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str52)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:193]   --->   Operation 49 'specregionbegin' 'tmp_83_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:193]   --->   Operation 50 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (2.26ns)   --->   "%tmp_V_10 = call i35 @_ssdm_op_Read.ap_fifo.volatile.i35P(i35* %p_grady_data_stream_V_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:193]   --->   Operation 51 'read' 'tmp_V_10' <Predicate = (!exitcond_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_165 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str52, i32 %tmp_83_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:193]   --->   Operation 52 'specregionend' 'empty_165' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_84_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str52)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:194]   --->   Operation 53 'specregionbegin' 'tmp_84_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:194]   --->   Operation 54 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.26ns)   --->   "%tmp_V_11 = call i35 @_ssdm_op_Read.ap_fifo.volatile.i35P(i35* %p_gradxy_data_stream_V_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:194]   --->   Operation 55 'read' 'tmp_V_11' <Predicate = (!exitcond_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_166 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str52, i32 %tmp_84_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:194]   --->   Operation 56 'specregionend' 'empty_166' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.28>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_i_i_i4 = sext i35 %tmp_V to i64" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:326->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:195]   --->   Operation 57 'sext' 'tmp_i_i_i4' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 58 [2/2] (8.28ns)   --->   "%tmp_i_i_i = sitofp i64 %tmp_i_i_i4 to float" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:326->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:195]   --->   Operation 58 'sitofp' 'tmp_i_i_i' <Predicate = (!exitcond_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_i_i22_i5 = sext i35 %tmp_V_10 to i64" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:326->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:196]   --->   Operation 59 'sext' 'tmp_i_i22_i5' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (8.28ns)   --->   "%tmp_i_i22_i = sitofp i64 %tmp_i_i22_i5 to float" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:326->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:196]   --->   Operation 60 'sitofp' 'tmp_i_i22_i' <Predicate = (!exitcond_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_i_i23_i6 = sext i35 %tmp_V_11 to i64" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:326->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:197]   --->   Operation 61 'sext' 'tmp_i_i23_i6' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (8.28ns)   --->   "%tmp_i_i23_i = sitofp i64 %tmp_i_i23_i6 to float" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:326->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:197]   --->   Operation 62 'sitofp' 'tmp_i_i23_i' <Predicate = (!exitcond_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.28>
ST_6 : Operation 63 [1/2] (8.28ns)   --->   "%tmp_i_i_i = sitofp i64 %tmp_i_i_i4 to float" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:326->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:195]   --->   Operation 63 'sitofp' 'tmp_i_i_i' <Predicate = (!exitcond_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 64 [1/2] (8.28ns)   --->   "%tmp_i_i22_i = sitofp i64 %tmp_i_i22_i5 to float" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:326->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:196]   --->   Operation 64 'sitofp' 'tmp_i_i22_i' <Predicate = (!exitcond_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 65 [1/2] (8.28ns)   --->   "%tmp_i_i23_i = sitofp i64 %tmp_i_i23_i6 to float" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:326->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:197]   --->   Operation 65 'sitofp' 'tmp_i_i23_i' <Predicate = (!exitcond_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 66 [2/2] (7.30ns)   --->   "%lgx = fmul float %tmp_i_i_i, 0x3E14F59000000000" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:195]   --->   Operation 66 'fmul' 'lgx' <Predicate = (!exitcond_i)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [2/2] (7.30ns)   --->   "%lgy = fmul float %tmp_i_i22_i, 0x3E14F59000000000" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:196]   --->   Operation 67 'fmul' 'lgy' <Predicate = (!exitcond_i)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [2/2] (7.30ns)   --->   "%lgxy = fmul float %tmp_i_i23_i, 0x3E14F59000000000" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:197]   --->   Operation 68 'fmul' 'lgxy' <Predicate = (!exitcond_i)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 69 [1/2] (7.30ns)   --->   "%lgx = fmul float %tmp_i_i_i, 0x3E14F59000000000" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:195]   --->   Operation 69 'fmul' 'lgx' <Predicate = (!exitcond_i)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/2] (7.30ns)   --->   "%lgy = fmul float %tmp_i_i22_i, 0x3E14F59000000000" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:196]   --->   Operation 70 'fmul' 'lgy' <Predicate = (!exitcond_i)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/2] (7.30ns)   --->   "%lgxy = fmul float %tmp_i_i23_i, 0x3E14F59000000000" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:197]   --->   Operation 71 'fmul' 'lgxy' <Predicate = (!exitcond_i)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 72 [2/2] (7.30ns)   --->   "%tmp_60_i = fmul float %lgx, %lgy" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:198]   --->   Operation 72 'fmul' 'tmp_60_i' <Predicate = (!exitcond_i)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [2/2] (7.30ns)   --->   "%tmp_61_i = fmul float %lgxy, %lgxy" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:198]   --->   Operation 73 'fmul' 'tmp_61_i' <Predicate = (!exitcond_i)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [4/4] (5.96ns)   --->   "%trac = fadd float %lgx, %lgy" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:199]   --->   Operation 74 'fadd' 'trac' <Predicate = (!exitcond_i)> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 75 [1/2] (7.30ns)   --->   "%tmp_60_i = fmul float %lgx, %lgy" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:198]   --->   Operation 75 'fmul' 'tmp_60_i' <Predicate = (!exitcond_i)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 76 [1/2] (7.30ns)   --->   "%tmp_61_i = fmul float %lgxy, %lgxy" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:198]   --->   Operation 76 'fmul' 'tmp_61_i' <Predicate = (!exitcond_i)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [3/4] (5.96ns)   --->   "%trac = fadd float %lgx, %lgy" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:199]   --->   Operation 77 'fadd' 'trac' <Predicate = (!exitcond_i)> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.96>
ST_11 : Operation 78 [4/4] (5.96ns)   --->   "%det = fsub float %tmp_60_i, %tmp_61_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:198]   --->   Operation 78 'fsub' 'det' <Predicate = (!exitcond_i)> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [2/4] (5.96ns)   --->   "%trac = fadd float %lgx, %lgy" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:199]   --->   Operation 79 'fadd' 'trac' <Predicate = (!exitcond_i)> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.96>
ST_12 : Operation 80 [3/4] (5.96ns)   --->   "%det = fsub float %tmp_60_i, %tmp_61_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:198]   --->   Operation 80 'fsub' 'det' <Predicate = (!exitcond_i)> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/4] (5.96ns)   --->   "%trac = fadd float %lgx, %lgy" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:199]   --->   Operation 81 'fadd' 'trac' <Predicate = (!exitcond_i)> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 82 [2/4] (5.96ns)   --->   "%det = fsub float %tmp_60_i, %tmp_61_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:198]   --->   Operation 82 'fsub' 'det' <Predicate = (!exitcond_i)> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 83 [2/2] (7.30ns)   --->   "%tmp_62_i = fmul float %trac, %k_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:201]   --->   Operation 83 'fmul' 'tmp_62_i' <Predicate = (!exitcond_i)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 84 [1/4] (5.96ns)   --->   "%det = fsub float %tmp_60_i, %tmp_61_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:198]   --->   Operation 84 'fsub' 'det' <Predicate = (!exitcond_i)> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 85 [1/2] (7.30ns)   --->   "%tmp_62_i = fmul float %trac, %k_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:201]   --->   Operation 85 'fmul' 'tmp_62_i' <Predicate = (!exitcond_i)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 86 [2/2] (7.30ns)   --->   "%tmp_63_i = fmul float %tmp_62_i, %trac" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:201]   --->   Operation 86 'fmul' 'tmp_63_i' <Predicate = (!exitcond_i)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 87 [1/2] (7.30ns)   --->   "%tmp_63_i = fmul float %tmp_62_i, %trac" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:201]   --->   Operation 87 'fmul' 'tmp_63_i' <Predicate = (!exitcond_i)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.96>
ST_17 : Operation 88 [4/4] (5.96ns)   --->   "%cim = fsub float %det, %tmp_63_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:201]   --->   Operation 88 'fsub' 'cim' <Predicate = (!exitcond_i)> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.96>
ST_18 : Operation 89 [3/4] (5.96ns)   --->   "%cim = fsub float %det, %tmp_63_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:201]   --->   Operation 89 'fsub' 'cim' <Predicate = (!exitcond_i)> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.96>
ST_19 : Operation 90 [2/4] (5.96ns)   --->   "%cim = fsub float %det, %tmp_63_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:201]   --->   Operation 90 'fsub' 'cim' <Predicate = (!exitcond_i)> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.22>
ST_20 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_81_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str49)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:186]   --->   Operation 91 'specregionbegin' 'tmp_81_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_20 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 256, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:188]   --->   Operation 92 'speclooptripcount' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_20 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:190]   --->   Operation 93 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_20 : Operation 94 [1/4] (5.96ns)   --->   "%cim = fsub float %det, %tmp_63_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:201]   --->   Operation 94 'fsub' 'cim' <Predicate = (!exitcond_i)> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_85_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:641->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:203]   --->   Operation 95 'specregionbegin' 'tmp_85_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:645->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:203]   --->   Operation 96 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_20 : Operation 97 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %p_dst_data_stream_V, float %cim)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:203]   --->   Operation 97 'write' <Predicate = (!exitcond_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "%empty_167 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50, i32 %tmp_85_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:650->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:203]   --->   Operation 98 'specregionend' 'empty_167' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "%empty_168 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str49, i32 %tmp_81_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:204]   --->   Operation 99 'specregionend' 'empty_168' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_20 : Operation 100 [1/1] (0.00ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:185]   --->   Operation 100 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 21 <SV = 3> <Delay = 0.00>
ST_21 : Operation 101 [1/1] (0.00ns)   --->   "%empty_169 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str48, i32 %tmp_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:205]   --->   Operation 101 'specregionend' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 102 [1/1] (0.00ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:182]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.26ns
The critical path consists of the following:
	fifo read on port 'k' [15]  (2.26 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'icmp' operation ('exitcond8_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:182) [21]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 3>: 1.58ns
The critical path consists of the following:
	'phi' operation ('j.V') with incoming values : ('j.V', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:185) [29]  (0 ns)
	'add' operation ('j.V', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:185) [31]  (1.58 ns)

 <State 4>: 2.26ns
The critical path consists of the following:
	fifo read on port 'p_gradx_data_stream_V_V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:192) [39]  (2.26 ns)

 <State 5>: 8.29ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:326->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:195) [50]  (8.29 ns)

 <State 6>: 8.29ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:326->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:195) [50]  (8.29 ns)

 <State 7>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('lgx', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:195) [51]  (7.31 ns)

 <State 8>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('lgx', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:195) [51]  (7.31 ns)

 <State 9>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('tmp_60_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:198) [58]  (7.31 ns)

 <State 10>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('tmp_60_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:198) [58]  (7.31 ns)

 <State 11>: 5.97ns
The critical path consists of the following:
	'fsub' operation ('det', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:198) [60]  (5.97 ns)

 <State 12>: 5.97ns
The critical path consists of the following:
	'fsub' operation ('det', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:198) [60]  (5.97 ns)

 <State 13>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('tmp_62_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:201) [62]  (7.31 ns)

 <State 14>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('tmp_62_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:201) [62]  (7.31 ns)

 <State 15>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('tmp_63_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:201) [63]  (7.31 ns)

 <State 16>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('tmp_63_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:201) [63]  (7.31 ns)

 <State 17>: 5.97ns
The critical path consists of the following:
	'fsub' operation ('cim', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:201) [64]  (5.97 ns)

 <State 18>: 5.97ns
The critical path consists of the following:
	'fsub' operation ('cim', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:201) [64]  (5.97 ns)

 <State 19>: 5.97ns
The critical path consists of the following:
	'fsub' operation ('cim', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:201) [64]  (5.97 ns)

 <State 20>: 8.23ns
The critical path consists of the following:
	'fsub' operation ('cim', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:201) [64]  (5.97 ns)
	fifo write on port 'p_dst_data_stream_V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_harris.h:203) [67]  (2.26 ns)

 <State 21>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
