

================================================================
== Vitis HLS Report for 'resizeNNBilinear_Pipeline_VITIS_LOOP_411_5'
================================================================
* Date:           Mon Jul 15 19:04:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_resize_xf
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.544 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|      145|  0.180 us|  1.450 us|   18|  145|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_411_5  |       16|      143|        17|          1|          1|  1 ~ 128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.54>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%nextYScale_1 = alloca i32 1"   --->   Operation 20 'alloca' 'nextYScale_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indexy_1 = alloca i32 1"   --->   Operation 21 'alloca' 'indexy_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411]   --->   Operation 22 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line_buffer, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line_buffer_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line_buffer_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_resize_mat_data, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_data, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%imgInput_cols_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %imgInput_cols_val"   --->   Operation 28 'read' 'imgInput_cols_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%cmp71_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp71"   --->   Operation 29 'read' 'cmp71_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indexx_pre_1_read = read i42 @_ssdm_op_Read.ap_auto.i42, i42 %indexx_pre_1"   --->   Operation 30 'read' 'indexx_pre_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_i_i_i_i_i_read = read i54 @_ssdm_op_Read.ap_auto.i54, i54 %shl_i_i_i_i_i"   --->   Operation 31 'read' 'shl_i_i_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %empty"   --->   Operation 32 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_32"   --->   Operation 33 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_cast_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %tmp_cast"   --->   Operation 34 'read' 'tmp_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add_i_i_i_i_i349_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %add_i_i_i_i_i349_i"   --->   Operation 35 'read' 'add_i_i_i_i_i349_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indexy_pre_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %indexy_pre_1"   --->   Operation 36 'read' 'indexy_pre_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_4 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_31"   --->   Operation 37 'read' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_cast_read_66 = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %tmp_cast_30"   --->   Operation 38 'read' 'tmp_cast_read_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add_i_i_i_i_i475_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %add_i_i_i_i_i475_i"   --->   Operation 39 'read' 'add_i_i_i_i_i475_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_5 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %empty_29"   --->   Operation 40 'read' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shr_i_i_i_i102_cast_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %shr_i_i_i_i102_cast"   --->   Operation 41 'read' 'shr_i_i_i_i102_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_6 = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %empty_28"   --->   Operation 42 'read' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%first_row_index_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %first_row_index_6"   --->   Operation 43 'read' 'first_row_index_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sub97_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub97"   --->   Operation 44 'read' 'sub97_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%slt_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %slt"   --->   Operation 45 'read' 'slt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%imgOutput_cols_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %imgOutput_cols_val"   --->   Operation 46 'read' 'imgOutput_cols_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%cmp308_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp308"   --->   Operation 47 'read' 'cmp308_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 48 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sub309_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub309"   --->   Operation 49 'read' 'sub309_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%loop_col_count_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %loop_col_count"   --->   Operation 50 'read' 'loop_col_count_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%nextYScale_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %nextYScale"   --->   Operation 51 'read' 'nextYScale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%indexy_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %indexy"   --->   Operation 52 'read' 'indexy_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln411 = store i8 0, i8 %j" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411]   --->   Operation 53 'store' 'store_ln411' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 %indexy_read, i17 %indexy_1"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 %nextYScale_read, i17 %nextYScale_1"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body57"   --->   Operation 56 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%j_1 = load i8 %j" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417]   --->   Operation 57 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln411_1 = zext i8 %j_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411]   --->   Operation 58 'zext' 'zext_ln411_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (2.55ns)   --->   "%icmp_ln411 = icmp_slt  i32 %zext_ln411_1, i32 %loop_col_count_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411]   --->   Operation 59 'icmp' 'icmp_ln411' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.91ns)   --->   "%add_ln411 = add i8 %j_1, i8 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411]   --->   Operation 60 'add' 'add_ln411' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln411 = br i1 %icmp_ln411, void %for.end345.loopexit_ifconv.exitStub, void %for.body57.split_ifconv" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411]   --->   Operation 61 'br' 'br_ln411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (2.25ns)   --->   "%sub_ln243 = sub i22 0, i22 %shr_i_i_i_i102_cast_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:243->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 62 'sub' 'sub_ln243' <Predicate = (icmp_ln411 & tmp_4)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (2.25ns)   --->   "%icmp_ln243 = icmp_ne  i22 %tmp_5, i22 %sub_ln243" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:243->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 63 'icmp' 'icmp_ln243' <Predicate = (icmp_ln411 & tmp_4)> <Delay = 2.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (2.25ns)   --->   "%icmp_ln249 = icmp_ne  i22 %indexy_pre_1_read, i22 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:249->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 64 'icmp' 'icmp_ln249' <Predicate = (icmp_ln411 & tmp_3)> <Delay = 2.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node indexy_2)   --->   "%select_ln249 = select i1 %icmp_ln249, i17 %add_i_i_i_i_i349_i_read, i17 %tmp_cast_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:249->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 65 'select' 'select_ln249' <Predicate = (icmp_ln411 & tmp_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.78ns) (out node of the LUT)   --->   "%indexy_2 = select i1 %tmp_3, i17 %select_ln249, i17 %tmp_cast_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:249->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 66 'select' 'indexy_2' <Predicate = (icmp_ln411)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln251 = trunc i17 %indexy_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:251->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 67 'trunc' 'trunc_ln251' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%br_ln427 = br i1 %cmp71_read, void %if.end82, void %if.then" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:427]   --->   Operation 68 'br' 'br_ln427' <Predicate = (icmp_ln411)> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (2.55ns)   --->   "%icmp_ln430 = icmp_slt  i32 %zext_ln411_1, i32 %imgInput_cols_val_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:430]   --->   Operation 69 'icmp' 'icmp_ln430' <Predicate = (icmp_ln411 & cmp71_read)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (2.23ns)   --->   "%switch_ln444 = switch i32 %first_row_index_6_read, void %VITIS_LOOP_487_10, i32 0, void %VITIS_LOOP_445_6, i32 1, void %VITIS_LOOP_466_8" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:444]   --->   Operation 70 'switch' 'switch_ln444' <Predicate = (icmp_ln411)> <Delay = 2.23>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %slt_read, void %land.lhs.true, void %for.inc343" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:508]   --->   Operation 71 'br' 'br_ln508' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln509 = zext i17 %indexy_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:509]   --->   Operation 72 'zext' 'zext_ln509' <Predicate = (icmp_ln411 & !slt_read)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (2.55ns)   --->   "%icmp_ln509 = icmp_eq  i32 %sub_read, i32 %zext_ln509" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:509]   --->   Operation 73 'icmp' 'icmp_ln509' <Predicate = (icmp_ln411 & !slt_read)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.97ns)   --->   "%and_ln509 = and i1 %icmp_ln509, i1 %cmp308_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:509]   --->   Operation 74 'and' 'and_ln509' <Predicate = (icmp_ln411 & !slt_read)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (2.55ns)   --->   "%icmp_ln511 = icmp_slt  i32 %zext_ln411_1, i32 %imgOutput_cols_val_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:511]   --->   Operation 75 'icmp' 'icmp_ln511' <Predicate = (icmp_ln411 & !slt_read)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln509 = br i1 %and_ln509, void %lor.lhs.false, void %if.then311" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:509]   --->   Operation 76 'br' 'br_ln509' <Predicate = (icmp_ln411 & !slt_read)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (2.55ns)   --->   "%icmp_ln510 = icmp_eq  i32 %sub309_read, i32 %zext_ln509" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:510]   --->   Operation 77 'icmp' 'icmp_ln510' <Predicate = (icmp_ln411 & !slt_read & !and_ln509)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.97ns)   --->   "%and_ln508 = and i1 %icmp_ln510, i1 %icmp_ln511" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:508]   --->   Operation 78 'and' 'and_ln508' <Predicate = (icmp_ln411 & !slt_read & !and_ln509)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %and_ln508, void %for.inc343, void %if.then314_ifconv" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:508]   --->   Operation 79 'br' 'br_ln508' <Predicate = (icmp_ln411 & !slt_read & !and_ln509)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln511 = br i1 %icmp_ln511, void %for.inc343, void %if.then314_ifconv" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:511]   --->   Operation 80 'br' 'br_ln511' <Predicate = (icmp_ln411 & !slt_read & and_ln509)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln411 = store i8 %add_ln411, i8 %j" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411]   --->   Operation 81 'store' 'store_ln411' <Predicate = (icmp_ln411)> <Delay = 1.58>
ST_1 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln249 = store i17 %indexy_2, i17 %indexy_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:249->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 82 'store' 'store_ln249' <Predicate = (icmp_ln411)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.89>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln417 = trunc i8 %j_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417]   --->   Operation 83 'trunc' 'trunc_ln417' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln417 = zext i7 %trunc_ln417" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417]   --->   Operation 84 'zext' 'zext_ln417' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_2 : Operation 85 [7/7] (5.66ns)   --->   "%indexx_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %zext_ln417, i48 %tmp_6" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417]   --->   Operation 85 'call' 'indexx_pre_comp' <Predicate = (icmp_ln411)> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node nextYScale_2)   --->   "%select_ln243 = select i1 %icmp_ln243, i17 %add_i_i_i_i_i475_i_read, i17 %tmp_cast_read_66" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:243->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 86 'select' 'select_ln243' <Predicate = (icmp_ln411 & tmp_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.78ns) (out node of the LUT)   --->   "%nextYScale_2 = select i1 %tmp_4, i17 %select_ln243, i17 %tmp_cast_read_66" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:243->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 87 'select' 'nextYScale_2' <Predicate = (icmp_ln411)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln428 = zext i17 %nextYScale_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:428]   --->   Operation 88 'zext' 'zext_ln428' <Predicate = (icmp_ln411 & cmp71_read)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.55ns)   --->   "%icmp_ln428 = icmp_slt  i32 %zext_ln428, i32 %sub_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:428]   --->   Operation 89 'icmp' 'icmp_ln428' <Predicate = (icmp_ln411 & cmp71_read)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln428)   --->   "%xor_ln428 = xor i1 %icmp_ln428, i1 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:428]   --->   Operation 90 'xor' 'xor_ln428' <Predicate = (icmp_ln411 & cmp71_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln428 = and i1 %xor_ln428, i1 %icmp_ln430" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:428]   --->   Operation 91 'and' 'and_ln428' <Predicate = (icmp_ln411 & cmp71_read)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (1.58ns)   --->   "%br_ln428 = br i1 %and_ln428, void %if.end82, void %if.then76" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:428]   --->   Operation 92 'br' 'br_ln428' <Predicate = (icmp_ln411 & cmp71_read)> <Delay = 1.58>
ST_2 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln243 = store i17 %nextYScale_2, i17 %nextYScale_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:243->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 93 'store' 'store_ln243' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln411 = br void %for.body57" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411]   --->   Operation 94 'br' 'br_ln411' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.66>
ST_3 : Operation 95 [6/7] (5.66ns)   --->   "%indexx_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %zext_ln417, i48 %tmp_6" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417]   --->   Operation 95 'call' 'indexx_pre_comp' <Predicate = (icmp_ln411)> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.66>
ST_4 : Operation 96 [5/7] (5.66ns)   --->   "%indexx_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %zext_ln417, i48 %tmp_6" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417]   --->   Operation 96 'call' 'indexx_pre_comp' <Predicate = (icmp_ln411)> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.66>
ST_5 : Operation 97 [4/7] (5.66ns)   --->   "%indexx_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %zext_ln417, i48 %tmp_6" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417]   --->   Operation 97 'call' 'indexx_pre_comp' <Predicate = (icmp_ln411)> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.66>
ST_6 : Operation 98 [3/7] (5.66ns)   --->   "%indexx_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %zext_ln417, i48 %tmp_6" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417]   --->   Operation 98 'call' 'indexx_pre_comp' <Predicate = (icmp_ln411)> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.66>
ST_7 : Operation 99 [2/7] (5.66ns)   --->   "%indexx_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %zext_ln417, i48 %tmp_6" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417]   --->   Operation 99 'call' 'indexx_pre_comp' <Predicate = (icmp_ln411)> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.06>
ST_8 : Operation 100 [1/7] (3.80ns)   --->   "%indexx_pre_comp = call i42 @scaleCompute_17_42_20_48_16_1_s, i32 %zext_ln417, i48 %tmp_6" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417]   --->   Operation 100 'call' 'indexx_pre_comp' <Predicate = (icmp_ln411)> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln263 = zext i42 %indexx_pre_comp" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:263->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 101 'zext' 'zext_ln263' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (3.26ns)   --->   "%icmp_ln263 = icmp_slt  i54 %shl_i_i_i_i_i_read, i54 %zext_ln263" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:263->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 102 'icmp' 'icmp_ln263' <Predicate = (icmp_ln411)> <Delay = 3.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.99>
ST_9 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node indexx_pre_3)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %indexx_pre_comp, i32 41" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:261->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 103 'bitselect' 'tmp_7' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node indexx_pre_3)   --->   "%indexx_pre_2 = select i1 %icmp_ln263, i42 %indexx_pre_1_read, i42 %indexx_pre_comp" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:263->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 104 'select' 'indexx_pre_2' <Predicate = (icmp_ln411)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (1.41ns) (out node of the LUT)   --->   "%indexx_pre_3 = select i1 %tmp_7, i42 0, i42 %indexx_pre_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:261->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 105 'select' 'indexx_pre_3' <Predicate = (icmp_ln411)> <Delay = 1.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i17 @_ssdm_op_PartSelect.i17.i42.i32.i32, i42 %indexx_pre_3, i32 22, i32 38" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 106 'partselect' 'trunc_ln' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node idx_2)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %indexx_pre_3, i32 41" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 107 'bitselect' 'tmp_8' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln266 = trunc i42 %indexx_pre_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 108 'trunc' 'trunc_ln266' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (2.25ns)   --->   "%icmp_ln266 = icmp_eq  i22 %trunc_ln266, i22 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 109 'icmp' 'icmp_ln266' <Predicate = (icmp_ln411)> <Delay = 2.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (2.10ns)   --->   "%add_ln266 = add i17 %trunc_ln, i17 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 110 'add' 'add_ln266' <Predicate = (icmp_ln411)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node idx_2)   --->   "%select_ln266 = select i1 %icmp_ln266, i17 %trunc_ln, i17 %add_ln266" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 111 'select' 'select_ln266' <Predicate = (icmp_ln411)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.78ns) (out node of the LUT)   --->   "%idx_2 = select i1 %tmp_8, i17 %select_ln266, i17 %trunc_ln" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 112 'select' 'idx_2' <Predicate = (icmp_ln411)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln268 = trunc i17 %idx_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:268->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 113 'trunc' 'trunc_ln268' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i2.i22, i2 %trunc_ln268, i22 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:268->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 114 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln267 = trunc i42 %indexx_pre_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:267->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 115 'trunc' 'trunc_ln267' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (2.31ns)   --->   "%sub_ln267 = sub i24 %trunc_ln267, i24 %shl_ln1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:267->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 116 'sub' 'sub_ln267' <Predicate = (icmp_ln411)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (3.63ns)   --->   "%in_mat_data_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %in_mat_data" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:431]   --->   Operation 117 'read' 'in_mat_data_read' <Predicate = (icmp_ln411 & cmp71_read & and_ln428)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_9 : Operation 118 [1/1] (1.58ns)   --->   "%br_ln434 = br void %if.end82" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:434]   --->   Operation 118 'br' 'br_ln434' <Predicate = (icmp_ln411 & cmp71_read & and_ln428)> <Delay = 1.58>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%idx = zext i17 %idx_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 119 'zext' 'idx' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (2.55ns)   --->   "%not_cmp_i_i176 = icmp_ne  i32 %sub97_read, i32 %idx" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 120 'icmp' 'not_cmp_i_i176' <Predicate = (icmp_ln411)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%Wx = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %sub_ln267, i32 12, i32 23" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:267->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 121 'partselect' 'Wx' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.12>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln411 = zext i8 %j_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411]   --->   Operation 122 'zext' 'zext_ln411' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%read_pixel = phi i8 %in_mat_data_read, void %if.then76, i8 0, void %for.body57.split_ifconv, i8 0, void %if.then" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:431]   --->   Operation 123 'phi' 'read_pixel' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%flag_write = phi i1 1, void %if.then76, i1 0, void %for.body57.split_ifconv, i1 0, void %if.then"   --->   Operation 124 'phi' 'flag_write' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%empty_68 = trunc i17 %idx_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 125 'trunc' 'empty_68' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln450 = zext i1 %not_cmp_i_i176" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:450]   --->   Operation 126 'zext' 'zext_ln450' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (1.87ns)   --->   "%idx_nxt = add i7 %empty_68, i7 %zext_ln450" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:450]   --->   Operation 127 'add' 'idx_nxt' <Predicate = (icmp_ln411)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln452 = zext i17 %idx_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:452]   --->   Operation 128 'zext' 'zext_ln452' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln453 = zext i7 %idx_nxt" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:453]   --->   Operation 129 'zext' 'zext_ln453' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%line_buffer_1_addr_2 = getelementptr i8 %line_buffer_1, i64 0, i64 %zext_ln452" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:473]   --->   Operation 130 'getelementptr' 'line_buffer_1_addr_2' <Predicate = (icmp_ln411 & first_row_index_6_read == 1 & !icmp_ln509)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%line_buffer_2_addr_2 = getelementptr i8 %line_buffer_2, i64 0, i64 %zext_ln452" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:473]   --->   Operation 131 'getelementptr' 'line_buffer_2_addr_2' <Predicate = (icmp_ln411 & first_row_index_6_read == 1)> <Delay = 0.00>
ST_10 : Operation 132 [2/2] (3.25ns)   --->   "%line_buffer_1_load_2 = load i7 %line_buffer_1_addr_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:473]   --->   Operation 132 'load' 'line_buffer_1_load_2' <Predicate = (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%line_buffer_1_addr_3 = getelementptr i8 %line_buffer_1, i64 0, i64 %zext_ln453" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:474]   --->   Operation 133 'getelementptr' 'line_buffer_1_addr_3' <Predicate = (icmp_ln411 & first_row_index_6_read == 1 & !icmp_ln509)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%line_buffer_2_addr_3 = getelementptr i8 %line_buffer_2, i64 0, i64 %zext_ln453" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:474]   --->   Operation 134 'getelementptr' 'line_buffer_2_addr_3' <Predicate = (icmp_ln411 & first_row_index_6_read == 1)> <Delay = 0.00>
ST_10 : Operation 135 [2/2] (3.25ns)   --->   "%line_buffer_1_load_3 = load i7 %line_buffer_1_addr_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:474]   --->   Operation 135 'load' 'line_buffer_1_load_3' <Predicate = (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 136 [2/2] (3.25ns)   --->   "%line_buffer_2_load_2 = load i7 %line_buffer_2_addr_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:475]   --->   Operation 136 'load' 'line_buffer_2_load_2' <Predicate = (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 137 [2/2] (3.25ns)   --->   "%line_buffer_2_load_3 = load i7 %line_buffer_2_addr_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:476]   --->   Operation 137 'load' 'line_buffer_2_load_3' <Predicate = (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %flag_write, void %if.end226, void %VITIS_LOOP_479_9" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:478]   --->   Operation 138 'br' 'br_ln478' <Predicate = (icmp_ln411 & first_row_index_6_read == 1)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%line_buffer_addr_4 = getelementptr i8 %line_buffer, i64 0, i64 %zext_ln411" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:483]   --->   Operation 139 'getelementptr' 'line_buffer_addr_4' <Predicate = (first_row_index_6_read == 1 & flag_write)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (3.25ns)   --->   "%store_ln483 = store i8 %read_pixel, i7 %line_buffer_addr_4" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:483]   --->   Operation 140 'store' 'store_ln483' <Predicate = (first_row_index_6_read == 1 & flag_write)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln485 = br void %if.end226" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:485]   --->   Operation 141 'br' 'br_ln485' <Predicate = (first_row_index_6_read == 1 & flag_write)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%line_buffer_addr_2 = getelementptr i8 %line_buffer, i64 0, i64 %zext_ln452" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:452]   --->   Operation 142 'getelementptr' 'line_buffer_addr_2' <Predicate = (icmp_ln411 & first_row_index_6_read == 0 & !icmp_ln509)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%line_buffer_1_addr = getelementptr i8 %line_buffer_1, i64 0, i64 %zext_ln452" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:452]   --->   Operation 143 'getelementptr' 'line_buffer_1_addr' <Predicate = (icmp_ln411 & first_row_index_6_read == 0)> <Delay = 0.00>
ST_10 : Operation 144 [2/2] (3.25ns)   --->   "%line_buffer_load_2 = load i7 %line_buffer_addr_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:452]   --->   Operation 144 'load' 'line_buffer_load_2' <Predicate = (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%line_buffer_addr_3 = getelementptr i8 %line_buffer, i64 0, i64 %zext_ln453" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:453]   --->   Operation 145 'getelementptr' 'line_buffer_addr_3' <Predicate = (icmp_ln411 & first_row_index_6_read == 0 & !icmp_ln509)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%line_buffer_1_addr_1 = getelementptr i8 %line_buffer_1, i64 0, i64 %zext_ln453" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:453]   --->   Operation 146 'getelementptr' 'line_buffer_1_addr_1' <Predicate = (icmp_ln411 & first_row_index_6_read == 0)> <Delay = 0.00>
ST_10 : Operation 147 [2/2] (3.25ns)   --->   "%line_buffer_load_3 = load i7 %line_buffer_addr_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:453]   --->   Operation 147 'load' 'line_buffer_load_3' <Predicate = (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 148 [2/2] (3.25ns)   --->   "%line_buffer_1_load = load i7 %line_buffer_1_addr" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:454]   --->   Operation 148 'load' 'line_buffer_1_load' <Predicate = (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 149 [2/2] (3.25ns)   --->   "%line_buffer_1_load_1 = load i7 %line_buffer_1_addr_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:455]   --->   Operation 149 'load' 'line_buffer_1_load_1' <Predicate = (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln457 = br i1 %flag_write, void %if.end152, void %VITIS_LOOP_458_7" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:457]   --->   Operation 150 'br' 'br_ln457' <Predicate = (icmp_ln411 & first_row_index_6_read == 0)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%line_buffer_2_addr_4 = getelementptr i8 %line_buffer_2, i64 0, i64 %zext_ln411" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:462]   --->   Operation 151 'getelementptr' 'line_buffer_2_addr_4' <Predicate = (first_row_index_6_read == 0 & flag_write)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (3.25ns)   --->   "%store_ln462 = store i8 %read_pixel, i7 %line_buffer_2_addr_4" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:462]   --->   Operation 152 'store' 'store_ln462' <Predicate = (first_row_index_6_read == 0 & flag_write)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln464 = br void %if.end152" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:464]   --->   Operation 153 'br' 'br_ln464' <Predicate = (first_row_index_6_read == 0 & flag_write)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%line_buffer_addr = getelementptr i8 %line_buffer, i64 0, i64 %zext_ln452" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:494]   --->   Operation 154 'getelementptr' 'line_buffer_addr' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%line_buffer_2_addr = getelementptr i8 %line_buffer_2, i64 0, i64 %zext_ln452" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:494]   --->   Operation 155 'getelementptr' 'line_buffer_2_addr' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !icmp_ln509)> <Delay = 0.00>
ST_10 : Operation 156 [2/2] (3.25ns)   --->   "%line_buffer_2_load = load i7 %line_buffer_2_addr" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:494]   --->   Operation 156 'load' 'line_buffer_2_load' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%line_buffer_addr_1 = getelementptr i8 %line_buffer, i64 0, i64 %zext_ln453" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:495]   --->   Operation 157 'getelementptr' 'line_buffer_addr_1' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%line_buffer_2_addr_1 = getelementptr i8 %line_buffer_2, i64 0, i64 %zext_ln453" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:495]   --->   Operation 158 'getelementptr' 'line_buffer_2_addr_1' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !icmp_ln509)> <Delay = 0.00>
ST_10 : Operation 159 [2/2] (3.25ns)   --->   "%line_buffer_2_load_1 = load i7 %line_buffer_2_addr_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:495]   --->   Operation 159 'load' 'line_buffer_2_load_1' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 160 [2/2] (3.25ns)   --->   "%line_buffer_load = load i7 %line_buffer_addr" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:496]   --->   Operation 160 'load' 'line_buffer_load' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 161 [2/2] (3.25ns)   --->   "%line_buffer_load_1 = load i7 %line_buffer_addr_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:497]   --->   Operation 161 'load' 'line_buffer_load_1' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln499 = br i1 %flag_write, void %if.end298, void %VITIS_LOOP_500_11" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:499]   --->   Operation 162 'br' 'br_ln499' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%line_buffer_1_addr_4 = getelementptr i8 %line_buffer_1, i64 0, i64 %zext_ln411" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:504]   --->   Operation 163 'getelementptr' 'line_buffer_1_addr_4' <Predicate = (first_row_index_6_read != 0 & first_row_index_6_read != 1 & flag_write)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (3.25ns)   --->   "%store_ln504 = store i8 %read_pixel, i7 %line_buffer_1_addr_4" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:504]   --->   Operation 164 'store' 'store_ln504' <Predicate = (first_row_index_6_read != 0 & first_row_index_6_read != 1 & flag_write)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln506 = br void %if.end298" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:506]   --->   Operation 165 'br' 'br_ln506' <Predicate = (first_row_index_6_read != 0 & first_row_index_6_read != 1 & flag_write)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.96>
ST_11 : Operation 166 [1/2] (3.25ns)   --->   "%line_buffer_1_load_2 = load i7 %line_buffer_1_addr_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:473]   --->   Operation 166 'load' 'line_buffer_1_load_2' <Predicate = (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 167 [1/2] (3.25ns)   --->   "%line_buffer_1_load_3 = load i7 %line_buffer_1_addr_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:474]   --->   Operation 167 'load' 'line_buffer_1_load_3' <Predicate = (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 168 [1/2] (3.25ns)   --->   "%line_buffer_2_load_2 = load i7 %line_buffer_2_addr_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:475]   --->   Operation 168 'load' 'line_buffer_2_load_2' <Predicate = (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 169 [1/2] (3.25ns)   --->   "%line_buffer_2_load_3 = load i7 %line_buffer_2_addr_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:476]   --->   Operation 169 'load' 'line_buffer_2_load_3' <Predicate = (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read == 1 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 170 [1/1] (1.70ns)   --->   "%br_ln486 = br void %if.end300" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:486]   --->   Operation 170 'br' 'br_ln486' <Predicate = (icmp_ln411 & first_row_index_6_read == 1)> <Delay = 1.70>
ST_11 : Operation 171 [1/2] (3.25ns)   --->   "%line_buffer_load_2 = load i7 %line_buffer_addr_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:452]   --->   Operation 171 'load' 'line_buffer_load_2' <Predicate = (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 172 [1/2] (3.25ns)   --->   "%line_buffer_load_3 = load i7 %line_buffer_addr_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:453]   --->   Operation 172 'load' 'line_buffer_load_3' <Predicate = (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 173 [1/2] (3.25ns)   --->   "%line_buffer_1_load = load i7 %line_buffer_1_addr" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:454]   --->   Operation 173 'load' 'line_buffer_1_load' <Predicate = (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 174 [1/2] (3.25ns)   --->   "%line_buffer_1_load_1 = load i7 %line_buffer_1_addr_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:455]   --->   Operation 174 'load' 'line_buffer_1_load_1' <Predicate = (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read == 0 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 175 [1/1] (1.70ns)   --->   "%br_ln465 = br void %if.end300" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:465]   --->   Operation 175 'br' 'br_ln465' <Predicate = (icmp_ln411 & first_row_index_6_read == 0)> <Delay = 1.70>
ST_11 : Operation 176 [1/2] (3.25ns)   --->   "%line_buffer_2_load = load i7 %line_buffer_2_addr" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:494]   --->   Operation 176 'load' 'line_buffer_2_load' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 177 [1/2] (3.25ns)   --->   "%line_buffer_2_load_1 = load i7 %line_buffer_2_addr_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:495]   --->   Operation 177 'load' 'line_buffer_2_load_1' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & !icmp_ln509 & icmp_ln510 & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 178 [1/2] (3.25ns)   --->   "%line_buffer_load = load i7 %line_buffer_addr" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:496]   --->   Operation 178 'load' 'line_buffer_load' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 179 [1/2] (3.25ns)   --->   "%line_buffer_load_1 = load i7 %line_buffer_addr_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:497]   --->   Operation 179 'load' 'line_buffer_load_1' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & icmp_ln510 & icmp_ln511) | (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1 & !slt_read & icmp_ln509 & cmp308_read & icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 180 [1/1] (1.70ns)   --->   "%br_ln0 = br void %if.end300"   --->   Operation 180 'br' 'br_ln0' <Predicate = (icmp_ln411 & first_row_index_6_read != 0 & first_row_index_6_read != 1)> <Delay = 1.70>

State 12 <SV = 11> <Delay = 4.98>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%specpipeline_ln413 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_19" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:413]   --->   Operation 181 'specpipeline' 'specpipeline_ln413' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%speclooptripcount_ln414 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 128, i64 64" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:414]   --->   Operation 182 'speclooptripcount' 'speclooptripcount_ln414' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln411 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411]   --->   Operation 183 'specloopname' 'specloopname_ln411' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i2.i22, i2 %trunc_ln251, i22 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:251->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 184 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (2.31ns)   --->   "%sub_ln250 = sub i24 %tmp, i24 %shl_ln" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:250->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 185 'sub' 'sub_ln250' <Predicate = (icmp_ln411)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%B1 = phi i8 %line_buffer_1_load_1, void %if.end152, i8 %line_buffer_load_1, void %if.end298, i8 %line_buffer_2_load_3, void %if.end226" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:455]   --->   Operation 186 'phi' 'B1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%B0 = phi i8 %line_buffer_1_load, void %if.end152, i8 %line_buffer_load, void %if.end298, i8 %line_buffer_2_load_2, void %if.end226" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:454]   --->   Operation 187 'phi' 'B0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%p_0_0_066256 = phi i8 %line_buffer_load_3, void %if.end152, i8 %line_buffer_2_load_1, void %if.end298, i8 %line_buffer_1_load_3, void %if.end226" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:453]   --->   Operation 188 'phi' 'p_0_0_066256' <Predicate = (!icmp_ln509)> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%empty_67 = phi i8 %line_buffer_load_2, void %if.end152, i8 %line_buffer_2_load, void %if.end298, i8 %line_buffer_1_load_2, void %if.end226" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:452]   --->   Operation 189 'phi' 'empty_67' <Predicate = (!icmp_ln509)> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%Wy = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %sub_ln250, i32 12, i32 23" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:250->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 190 'partselect' 'Wy' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln512 = zext i12 %Wx" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:512]   --->   Operation 191 'zext' 'zext_ln512' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (1.24ns)   --->   "%A0 = select i1 %icmp_ln509, i8 %B0, i8 %empty_67" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:512]   --->   Operation 192 'select' 'A0' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 193 [1/1] (1.24ns)   --->   "%A1 = select i1 %icmp_ln509, i8 %B1, i8 %p_0_0_066256" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:512]   --->   Operation 193 'select' 'A1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i8 %A0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 194 'zext' 'zext_ln52' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i8 %B1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 195 'zext' 'zext_ln52_1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (1.91ns)   --->   "%add_ln52 = add i9 %zext_ln52_1, i9 %zext_ln52" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 196 'add' 'add_ln52' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i8 %B0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 197 'zext' 'zext_ln52_2' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln52_3 = zext i8 %A1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 198 'zext' 'zext_ln52_3' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (1.91ns)   --->   "%add_ln52_1 = add i9 %zext_ln52_3, i9 %zext_ln52_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 199 'add' 'add_ln52_1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln52_4 = zext i9 %add_ln52" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 200 'zext' 'zext_ln52_4' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln52_5 = zext i9 %add_ln52_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 201 'zext' 'zext_ln52_5' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (1.82ns)   --->   "%val0 = sub i10 %zext_ln52_4, i10 %zext_ln52_5" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 202 'sub' 'val0' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 203 [1/1] (1.91ns)   --->   "%sub_ln53 = sub i9 %zext_ln52_2, i9 %zext_ln52" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:53->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 203 'sub' 'sub_ln53' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (1.91ns)   --->   "%sub_ln54 = sub i9 %zext_ln52_3, i9 %zext_ln52" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:54->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 204 'sub' 'sub_ln54' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i9 %sub_ln54" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:58->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 205 'sext' 'sext_ln58' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_12 : Operation 206 [3/3] (1.05ns) (grouped into DSP with root node add_ln61)   --->   "%P3 = mul i21 %zext_ln512, i21 %sext_ln58" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:58->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 206 'mul' 'P3' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 6.67>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%Wy_1 = zext i12 %Wy" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:250->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 207 'zext' 'Wy_1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%Wx_1 = zext i12 %Wx" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:267->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 208 'zext' 'Wx_1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (5.62ns)   --->   "%conv10_i_i_i = mul i24 %Wx_1, i24 %Wy_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:267->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 209 'mul' 'conv10_i_i_i' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%Wxy = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %conv10_i_i_i, i32 10, i32 21" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:267->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 210 'partselect' 'Wxy' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%Wxy_1 = zext i12 %Wxy" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:267->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420]   --->   Operation 211 'zext' 'Wxy_1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i10 %val0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:56->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 212 'sext' 'sext_ln56' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_13 : Operation 213 [3/3] (1.05ns) (grouped into DSP with root node add_ln61_1)   --->   "%P1 = mul i22 %Wxy_1, i22 %sext_ln56" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:56->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 213 'mul' 'P1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i9 %sub_ln53" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:57->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 214 'sext' 'sext_ln57' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i12 %Wy" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:57->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 215 'zext' 'zext_ln57' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (5.62ns)   --->   "%P2 = mul i21 %zext_ln57, i21 %sext_ln57" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:57->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 216 'mul' 'P2' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 217 [2/3] (1.05ns) (grouped into DSP with root node add_ln61)   --->   "%P3 = mul i21 %zext_ln512, i21 %sext_ln58" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:58->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 217 'mul' 'P3' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 2.10>
ST_14 : Operation 218 [2/3] (1.05ns) (grouped into DSP with root node add_ln61_1)   --->   "%P1 = mul i22 %Wxy_1, i22 %sext_ln56" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:56->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 218 'mul' 'P1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 219 [1/3] (0.00ns) (grouped into DSP with root node add_ln61)   --->   "%P3 = mul i21 %zext_ln512, i21 %sext_ln58" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:58->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 219 'mul' 'P3' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln61_1 = sext i21 %P2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 220 'sext' 'sext_ln61_1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (0.00ns) (grouped into DSP with root node add_ln61)   --->   "%sext_ln61_2 = sext i21 %P3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 221 'sext' 'sext_ln61_2' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_14 : Operation 222 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61 = add i22 %sext_ln61_1, i22 %sext_ln61_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 222 'add' 'add_ln61' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 4.20>
ST_15 : Operation 223 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_1)   --->   "%P1 = mul i22 %Wxy_1, i22 %sext_ln56" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:56->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 223 'mul' 'P1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 224 [1/1] (0.00ns) (grouped into DSP with root node add_ln61_1)   --->   "%sext_ln61 = sext i22 %P1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 224 'sext' 'sext_ln61' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_15 : Operation 225 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61 = add i22 %sext_ln61_1, i22 %sext_ln61_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 225 'add' 'add_ln61' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln61_4 = sext i22 %add_ln61" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 226 'sext' 'sext_ln61_4' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_15 : Operation 227 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_1 = add i23 %sext_ln61_4, i23 %sext_ln61" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 227 'add' 'add_ln61_1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 6.11>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%P4 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %A0, i10 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:59->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 228 'bitconcatenate' 'P4' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_16 : Operation 229 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln61_1 = add i23 %sext_ln61_4, i23 %sext_ln61" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 229 'add' 'add_ln61_1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln61_3 = sext i23 %add_ln61_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 230 'sext' 'sext_ln61_3' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i18 %P4" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 231 'zext' 'zext_ln61' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_16 : Operation 232 [1/1] (2.28ns)   --->   "%add_ln61_2 = add i24 %sext_ln61_3, i24 %zext_ln61" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 232 'add' 'add_ln61_2' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %add_ln61_2, i32 10, i32 17" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 233 'partselect' 'trunc_ln1' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i24 %add_ln61_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 234 'trunc' 'trunc_ln61' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_16 : Operation 235 [1/1] (1.73ns)   --->   "%icmp_ln61 = icmp_eq  i10 %trunc_ln61, i10 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 235 'icmp' 'icmp_ln61' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%nextYScale_1_load = load i17 %nextYScale_1"   --->   Operation 242 'load' 'nextYScale_1_load' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_16 : Operation 243 [1/1] (0.00ns)   --->   "%indexy_1_load = load i17 %indexy_1"   --->   Operation 243 'load' 'indexy_1_load' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_16 : Operation 244 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i17P0A, i17 %indexy_1_out, i17 %indexy_1_load"   --->   Operation 244 'write' 'write_ln0' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_16 : Operation 245 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i17P0A, i17 %nextYScale_1_out, i17 %nextYScale_1_load"   --->   Operation 245 'write' 'write_ln0' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 246 'ret' 'ret_ln0' <Predicate = (!icmp_ln411)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.79>
ST_17 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node currentoutput)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln61_2, i32 23" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 236 'bitselect' 'tmp_9' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (1.91ns)   --->   "%add_ln61_3 = add i8 %trunc_ln1, i8 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 237 'add' 'add_ln61_3' <Predicate = (!slt_read & and_ln509 & icmp_ln511 & !icmp_ln61) | (!slt_read & !and_ln509 & and_ln508 & !icmp_ln61)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node currentoutput)   --->   "%select_ln61 = select i1 %icmp_ln61, i8 %trunc_ln1, i8 %add_ln61_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 238 'select' 'select_ln61' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 239 [1/1] (1.24ns) (out node of the LUT)   --->   "%currentoutput = select i1 %tmp_9, i8 %select_ln61, i8 %trunc_ln1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521]   --->   Operation 239 'select' 'currentoutput' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 240 [1/1] (3.63ns)   --->   "%write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %out_resize_mat_data, i8 %currentoutput" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:553->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:525]   --->   Operation 240 'write' 'write_ln553' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln527 = br void %for.inc343" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:527]   --->   Operation 241 'br' 'br_ln527' <Predicate = (!slt_read & and_ln509 & icmp_ln511) | (!slt_read & !and_ln509 & and_ln508)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.544ns
The critical path consists of the following:
	wire read operation ('indexy_pre_1_read') on port 'indexy_pre_1' [49]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln249', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:249->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420) [88]  (2.255 ns)
	'select' operation 17 bit ('select_ln249', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:249->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420) [89]  (0.000 ns)
	'select' operation 17 bit ('indexy', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:249->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420) [90]  (0.781 ns)
	'icmp' operation 1 bit ('icmp_ln510', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:510) [193]  (2.552 ns)
	'and' operation 1 bit ('and_ln508', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:508) [194]  (0.978 ns)
	blocking operation 0.978 ns on control path)

 <State 2>: 5.899ns
The critical path consists of the following:
	'select' operation 17 bit ('select_ln243', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:243->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420) [86]  (0.000 ns)
	'select' operation 17 bit ('nextYScale', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:243->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420) [87]  (0.781 ns)
	'icmp' operation 1 bit ('icmp_ln428', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:428) [113]  (2.552 ns)
	'xor' operation 1 bit ('xor_ln428', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:428) [114]  (0.000 ns)
	'and' operation 1 bit ('and_ln428', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:428) [116]  (0.978 ns)
	multiplexor before 'phi' operation 8 bit ('read_pixel', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:431) with incoming values : ('in_mat_data_read', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:431) [122]  (1.588 ns)

 <State 3>: 5.663ns
The critical path consists of the following:
	'call' operation 42 bit ('indexx_pre_comp', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417) to 'scaleCompute_17_42_20_48_16_1_s' [83]  (5.663 ns)

 <State 4>: 5.663ns
The critical path consists of the following:
	'call' operation 42 bit ('indexx_pre_comp', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417) to 'scaleCompute_17_42_20_48_16_1_s' [83]  (5.663 ns)

 <State 5>: 5.663ns
The critical path consists of the following:
	'call' operation 42 bit ('indexx_pre_comp', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417) to 'scaleCompute_17_42_20_48_16_1_s' [83]  (5.663 ns)

 <State 6>: 5.663ns
The critical path consists of the following:
	'call' operation 42 bit ('indexx_pre_comp', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417) to 'scaleCompute_17_42_20_48_16_1_s' [83]  (5.663 ns)

 <State 7>: 5.663ns
The critical path consists of the following:
	'call' operation 42 bit ('indexx_pre_comp', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417) to 'scaleCompute_17_42_20_48_16_1_s' [83]  (5.663 ns)

 <State 8>: 7.069ns
The critical path consists of the following:
	'call' operation 42 bit ('indexx_pre_comp', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:417) to 'scaleCompute_17_42_20_48_16_1_s' [83]  (3.806 ns)
	'icmp' operation 1 bit ('icmp_ln263', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:263->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420) [96]  (3.262 ns)

 <State 9>: 7.000ns
The critical path consists of the following:
	'select' operation 42 bit ('indexx_pre', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:261->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420) [98]  (1.412 ns)
	'icmp' operation 1 bit ('icmp_ln266', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420) [102]  (2.255 ns)
	'select' operation 17 bit ('select_ln266', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420) [104]  (0.000 ns)
	'select' operation 17 bit ('idx', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420) [105]  (0.781 ns)
	'icmp' operation 1 bit ('not_cmp_i_i176', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420) [126]  (2.552 ns)

 <State 10>: 5.124ns
The critical path consists of the following:
	'add' operation 7 bit ('idx_nxt', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:450) [128]  (1.870 ns)
	'getelementptr' operation 7 bit ('line_buffer_1_addr_3', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:474) [136]  (0.000 ns)
	'load' operation 8 bit ('line_buffer_1_load_3', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:474) on array 'line_buffer_1' [138]  (3.254 ns)

 <State 11>: 4.961ns
The critical path consists of the following:
	'load' operation 8 bit ('line_buffer_1_load_2', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:473) on array 'line_buffer_1' [135]  (3.254 ns)
	multiplexor before 'phi' operation 8 bit ('B1', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:455) with incoming values : ('line_buffer_2_load_3', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:476) ('line_buffer_1_load_1', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:455) ('line_buffer_load_1', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:497) [181]  (1.707 ns)

 <State 12>: 4.986ns
The critical path consists of the following:
	'phi' operation 8 bit ('B1', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:455) with incoming values : ('line_buffer_2_load_3', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:476) ('line_buffer_1_load_1', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:455) ('line_buffer_load_1', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:497) [181]  (0.000 ns)
	'select' operation 8 bit ('A1', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:512) [208]  (1.248 ns)
	'add' operation 9 bit ('add_ln52_1', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521) [214]  (1.915 ns)
	'sub' operation 10 bit ('val0', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521) [217]  (1.823 ns)

 <State 13>: 6.670ns
The critical path consists of the following:
	'mul' operation 24 bit ('conv10_i_i_i', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:267->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420) [203]  (5.620 ns)
	'mul' operation 22 bit of DSP[233] ('P1', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:56->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521) [221]  (1.050 ns)

 <State 14>: 2.100ns
The critical path consists of the following:
	'mul' operation 21 bit of DSP[231] ('P3', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:58->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521) [226]  (0.000 ns)
	'add' operation 22 bit of DSP[231] ('add_ln61', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521) [231]  (2.100 ns)

 <State 15>: 4.200ns
The critical path consists of the following:
	'add' operation 22 bit of DSP[231] ('add_ln61', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521) [231]  (2.100 ns)
	'add' operation 23 bit of DSP[233] ('add_ln61_1', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521) [233]  (2.100 ns)

 <State 16>: 6.116ns
The critical path consists of the following:
	'add' operation 23 bit of DSP[233] ('add_ln61_1', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521) [233]  (2.100 ns)
	'add' operation 24 bit ('add_ln61_2', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521) [236]  (2.285 ns)
	'icmp' operation 1 bit ('icmp_ln61', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521) [240]  (1.731 ns)

 <State 17>: 6.797ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln61_3', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521) [241]  (1.915 ns)
	'select' operation 8 bit ('select_ln61', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521) [242]  (0.000 ns)
	'select' operation 8 bit ('currentoutput', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521) [243]  (1.248 ns)
	fifo write operation ('write_ln553', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:553->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:525) on port 'out_resize_mat_data' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:553->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:525) [244]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
