SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx9
SET_PREFERENCE speedgrade -3
SET_PREFERENCE package tqg144
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory D:/work/KIKS/Gen5/FPGA/FPGA.srcs/sources_1/ip/blk_mem_gen_v7_3_0/
SET_PREFERENCE workingdirectory D:/work/KIKS/Gen5/FPGA/FPGA.srcs/sources_1/ip/blk_mem_gen_v7_3_0/tmp/
SET_PREFERENCE subworkingdirectory D:/work/KIKS/Gen5/FPGA/FPGA.srcs/sources_1/ip/blk_mem_gen_v7_3_0/tmp/_cg/
SET_PREFERENCE transientdirectory D:/work/KIKS/Gen5/FPGA/FPGA.srcs/sources_1/ip/blk_mem_gen_v7_3_0/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name MEM_DMEM
SET_PARAMETER Interface_Type Native
SET_PARAMETER AXI_Type AXI4_Full
SET_PARAMETER AXI_Slave_Type Memory_Slave
SET_PARAMETER Use_AXI_ID false
SET_PARAMETER AXI_ID_Width 4
SET_PARAMETER Memory_Type True_Dual_Port_RAM
SET_PARAMETER Enable_32bit_Address false
SET_PARAMETER ecctype No_ECC
SET_PARAMETER ECC false
SET_PARAMETER softecc false
SET_PARAMETER Use_Error_Injection_Pins false
SET_PARAMETER Error_Injection_Type Single_Bit_Error_Injection
SET_PARAMETER Use_Byte_Write_Enable true
SET_PARAMETER Byte_Size 8
SET_PARAMETER Algorithm Minimum_Area
SET_PARAMETER Primitive 8kx2
SET_PARAMETER Assume_Synchronous_Clk false
SET_PARAMETER Write_Width_A 16
SET_PARAMETER Write_Depth_A 8192
SET_PARAMETER Read_Width_A 16
SET_PARAMETER Operating_Mode_A WRITE_FIRST
SET_PARAMETER Enable_A Use_ENA_Pin
SET_PARAMETER Write_Width_B 32
SET_PARAMETER Read_Width_B 32
SET_PARAMETER Operating_Mode_B WRITE_FIRST
SET_PARAMETER Enable_B Use_ENB_Pin
SET_PARAMETER Register_PortA_Output_of_Memory_Primitives false
SET_PARAMETER Register_PortA_Output_of_Memory_Core false
SET_PARAMETER Use_REGCEA_Pin false
SET_PARAMETER Register_PortB_Output_of_Memory_Primitives false
SET_PARAMETER Register_PortB_Output_of_Memory_Core false
SET_PARAMETER Use_REGCEB_Pin false
SET_PARAMETER register_porta_input_of_softecc false
SET_PARAMETER register_portb_output_of_softecc false
SET_PARAMETER Pipeline_Stages 0
SET_PARAMETER Load_Init_File false
SET_PARAMETER Coe_File no_coe_file_loaded
SET_PARAMETER Fill_Remaining_Memory_Locations false
SET_PARAMETER Remaining_Memory_Locations 0
SET_PARAMETER Use_RSTA_Pin false
SET_PARAMETER Reset_Memory_Latch_A false
SET_PARAMETER Reset_Priority_A CE
SET_PARAMETER Output_Reset_Value_A 0
SET_PARAMETER Use_RSTB_Pin false
SET_PARAMETER Reset_Memory_Latch_B false
SET_PARAMETER Reset_Priority_B CE
SET_PARAMETER Output_Reset_Value_B 0
SET_PARAMETER Reset_Type SYNC
SET_PARAMETER Additional_Inputs_for_Power_Estimation false
SET_PARAMETER Port_A_Clock 100
SET_PARAMETER Port_A_Write_Rate 50
SET_PARAMETER Port_B_Clock 100
SET_PARAMETER Port_B_Write_Rate 50
SET_PARAMETER Port_A_Enable_Rate 100
SET_PARAMETER Port_B_Enable_Rate 100
SET_PARAMETER Collision_Warnings ALL
SET_PARAMETER Disable_Collision_Warnings false
SET_PARAMETER Disable_Out_of_Range_Warnings false
SET_PARAMETER use_bram_block Stand_Alone
SET_PARAMETER MEM_FILE no_Mem_file_loaded
SET_SIM_PARAMETER c_family spartan6
SET_SIM_PARAMETER c_xdevicefamily spartan6
SET_SIM_PARAMETER c_elaboration_dir D:/work/KIKS/Gen5/FPGA/FPGA.srcs/sources_1/ip/blk_mem_gen_v7_3_0/tmp/_cg/
SET_SIM_PARAMETER c_interface_type 0
SET_SIM_PARAMETER c_axi_type 1
SET_SIM_PARAMETER c_axi_slave_type 0
SET_SIM_PARAMETER c_has_axi_id 0
SET_SIM_PARAMETER c_axi_id_width 4
SET_SIM_PARAMETER c_mem_type 2
SET_SIM_PARAMETER c_byte_size 8
SET_SIM_PARAMETER c_algorithm 1
SET_SIM_PARAMETER c_prim_type 1
SET_SIM_PARAMETER c_load_init_file 0
SET_SIM_PARAMETER c_init_file_name no_coe_file_loaded
SET_SIM_PARAMETER c_use_default_data 0
SET_SIM_PARAMETER c_default_data 0
SET_SIM_PARAMETER c_rst_type SYNC
SET_SIM_PARAMETER c_has_rsta 0
SET_SIM_PARAMETER c_rst_priority_a CE
SET_SIM_PARAMETER c_rstram_a 0
SET_SIM_PARAMETER c_inita_val 0
SET_SIM_PARAMETER c_has_ena 1
SET_SIM_PARAMETER c_has_regcea 0
SET_SIM_PARAMETER c_use_byte_wea 1
SET_SIM_PARAMETER c_wea_width 2
SET_SIM_PARAMETER c_write_mode_a WRITE_FIRST
SET_SIM_PARAMETER c_write_width_a 16
SET_SIM_PARAMETER c_read_width_a 16
SET_SIM_PARAMETER c_write_depth_a 8192
SET_SIM_PARAMETER c_read_depth_a 8192
SET_SIM_PARAMETER c_addra_width 13
SET_SIM_PARAMETER c_has_rstb 0
SET_SIM_PARAMETER c_rst_priority_b CE
SET_SIM_PARAMETER c_rstram_b 0
SET_SIM_PARAMETER c_initb_val 0
SET_SIM_PARAMETER c_has_enb 1
SET_SIM_PARAMETER c_has_regceb 0
SET_SIM_PARAMETER c_use_byte_web 1
SET_SIM_PARAMETER c_web_width 4
SET_SIM_PARAMETER c_write_mode_b WRITE_FIRST
SET_SIM_PARAMETER c_write_width_b 32
SET_SIM_PARAMETER c_read_width_b 32
SET_SIM_PARAMETER c_write_depth_b 4096
SET_SIM_PARAMETER c_read_depth_b 4096
SET_SIM_PARAMETER c_addrb_width 12
SET_SIM_PARAMETER c_has_mem_output_regs_a 0
SET_SIM_PARAMETER c_has_mem_output_regs_b 0
SET_SIM_PARAMETER c_has_mux_output_regs_a 0
SET_SIM_PARAMETER c_has_mux_output_regs_b 0
SET_SIM_PARAMETER c_mux_pipeline_stages 0
SET_SIM_PARAMETER c_has_softecc_input_regs_a 0
SET_SIM_PARAMETER c_has_softecc_output_regs_b 0
SET_SIM_PARAMETER c_use_softecc 0
SET_SIM_PARAMETER c_use_ecc 0
SET_SIM_PARAMETER c_has_injecterr 0
SET_SIM_PARAMETER c_sim_collision_check ALL
SET_SIM_PARAMETER c_common_clk 0
SET_SIM_PARAMETER c_enable_32bit_address 0
SET_SIM_PARAMETER c_disable_warn_bhv_coll 0
SET_SIM_PARAMETER c_disable_warn_bhv_range 0
SET_CORE_NAME Block Memory Generator
SET_CORE_VERSION 7.3
SET_CORE_VLNV xilinx.com:ip:blk_mem_gen:7.3
SET_CORE_CLASS com.xilinx.ip.blk_mem_gen_v7_3.blk_mem_gen_v7_3
SET_CORE_PATH D:/app/Xilinx/14.6/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_gen_v7_3
SET_CORE_GUIPATH D:/app/Xilinx/14.6/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/blk_mem_gen_v7_3/gui/blk_mem_gen_v7_3.tcl
SET_CORE_DATASHEET http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v7_3;d=pg058-blk-mem-gen.pdf
ADD_CORE_DOCUMENT <C:\app\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\blk_mem_gen_v7_3\doc\blk_mem_gen_v7_3_vinfo.html><blk_mem_gen_v7_3_vinfo.html>
