# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../dp-ver3.gen/sources_1/bd/design_1/ipshared/6dcf" --include "../../../../dp-ver3.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog" --include "../../../../dp-ver3.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../dp-ver3.gen/sources_1/bd/design_1/ipshared/bb17/hdl" --include "D:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_CTRL_s_axi.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_entry_proc.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d2_S.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d2_S.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w24_d16_S.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_hls_deadlock_detection_unit.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_hls_deadlock_idx0_monitor.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_ap_uint_10_s.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_int_s.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_bluYuv.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_grnYuv.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_redYuv.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray_9bit.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgForeground.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_730_2.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_730_2_whiYuv_2.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u22.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v24.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y26.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHatch.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanColorBars.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpgHlsDataFlow.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_v_tpg_0_0/sim/design_1_v_tpg_0_0.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_1/sim/design_1_xlconstant_2_1.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/sim/bd_f69c.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_f69c_ila_lib_0.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/bd_f69c_g_inst_0_gigantic_mux.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/bd_0/ip/ip_1/sim/bd_f69c_g_inst_0.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_system_ila_1_1/sim/design_1_system_ila_1_1.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_system_ila_2_1/bd_0/sim/bd_f66c.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_system_ila_2_1/bd_0/ip/ip_0/sim/bd_f66c_ila_lib_0.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_system_ila_2_1/sim/design_1_system_ila_2_1.v" \
"../../../../../../vivado_part/example/gpio_led/gpio_led/gpio_led.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../dp-ver3.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

sv xil_defaultlib  --include "../../../../dp-ver3.gen/sources_1/bd/design_1/ipshared/6dcf" --include "../../../../dp-ver3.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog" --include "../../../../dp-ver3.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../dp-ver3.gen/sources_1/bd/design_1/ipshared/bb17/hdl" --include "D:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../../test_bench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
