# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.srcs/sources_1/ip/fp_add_32/sim/fp_add_32.vhd" \
"../../../../project_2.srcs/sources_1/ip/fp_add_32/demo_tb/tb_fp_add_32.vhd" \
"../../../../project_2.srcs/sources_1/ip/fp_acc_32/sim/fp_acc_32.vhd" \
"../../../../project_2.srcs/sources_1/ip/fp_acc_32/demo_tb/tb_fp_acc_32.vhd" \
"../../../../project_2.srcs/sources_1/ip/fp_mult_32/sim/fp_mult_32.vhd" \
"../../../../project_2.srcs/sources_1/ip/fp_mult_32/demo_tb/tb_fp_mult_32.vhd" \
"../../../../project_2.srcs/sources_1/ip/fix_add_16/sim/fix_add_16.vhd" \
"../../../../project_2.srcs/sources_1/ip/fix_acc_16/sim/fix_acc_16.vhd" \

# Do not sort compile order
nosort
