{"topicSections":[{"identifiers":["doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/init(name:post:)","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/init(portNameFor:in:)","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/init(pre:name:)","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/init(pre:name:post:)"],"title":"Initializers"},{"identifiers":["doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/addr","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/address","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/behavioral","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/bitTypes","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/bitTypesT","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/boolToStdLogic","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/booleanTypes","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/booleanTypesT","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/busy","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/cache","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/cacheIndex","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/cacheInst","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/cacheValue","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/checkPreviousRinglets","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/chooseAccess","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/clk","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/currentExecuteOnEntry","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/currentIndex","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/currentRinglet","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/currentRingletAddress","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/currentRingletIndex","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/currentRingletType","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/currentState","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/currentStateIn","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/currentStateOut","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/data","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/denominator","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/di","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/divisor","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/do","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/encodedToStdLogic","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/encodedToStdULogic","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/error","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/executeOnEntry","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/executing","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/finished","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/finishedType","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/genIndex","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/genValue","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/goalInternal","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/goalInternalState","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/hasStarted","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/i","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/ieee","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/index","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/initial","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/internalState","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/internalStateIn","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/internalStateOut","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/isDuplicate","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/isInitial","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/lastAccessibleAddress","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/lastAddress","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/lastEnabled","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/machine","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/memoryIndex","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/newRinglets","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/nextState","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/numerator","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/observed","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/pendingState","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/pendingStates","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/pendingStatesType","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/previousReadAddress","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/previousRinglet","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/previousRingletIn","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/previousRingletOut","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/primitiveTypes","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/ram","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/rawType","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/read","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/readAddress","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/readCache","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/readEnable","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/readSnapshot","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/readSnapshotSignal","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/readSnapshotState","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/readSnapshotType","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/readSnapshots","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/readSnapshotsType","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/readValue","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/ready","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/remainder","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/reset","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/resize","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/result","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/ringlet","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/ringletCounter","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/ringletIndex","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/ringletType","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/ringlets","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/ringletsWorkingType","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/rst","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/setInternalSignals","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/setNextRinglet","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/setNextTargetState","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/setRingletRAMValue","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/setRingletValue","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/shiftRight","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/startExecuting","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/state","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/stateExecutionType","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/stateTracker","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/stdLogicEncoded","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/stdLogicToBool","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/stdLogicTypes","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/stdLogicTypesT","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/stdULogicEncoded","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targetState","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targetStateIn","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targetStateOut","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targetStatesBRAMElementType","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targetStatesBRAMEnabledType","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targetStatesBRAMType","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targetStatesCacheMonitor","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targetStatesType","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targets","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targetsType","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/toInteger","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/toSigned","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/toUnsigned","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/topIndex","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/totalSnapshot","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/tracker","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/unsignedAddress","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/unsignedLastAddress","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/value","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/valueEn","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/vector","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/waitForAccess","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/waitForFinish","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/waitForMachineStart","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/waitForNewDataType","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/waitForNewRinglets","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/waitForRead","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/waitForReadEnable","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/waitForStart","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/waitToStart","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/waitWhileBusy","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/we","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/workingRinglets","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/writeElement","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/writeSnapshot","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/writeSnapshotSignal","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/writeSnapshotState","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/writeSnapshotType","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/writeSnapshots","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/writeSnapshotsType","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/zero"],"title":"Type Properties"},{"identifiers":["doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/currentStateIn(for:)","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/currentStateOut(for:)","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/internalStateIn(for:)","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/internalStateOut(for:)","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/previousRingletIn(for:)","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/previousRingletOut(for:)","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targetStateIn(for:)","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targetStateOut(for:)"],"title":"Type Methods"}],"kind":"symbol","primaryContentSections":[{"kind":"declarations","declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"}]}]}],"metadata":{"externalID":"s:e:s:11VHDLParsing12VariableNameV9UtilitiesE10cacheValueACvpZ","fragments":[{"kind":"keyword","text":"extension"},{"kind":"text","text":" "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"identifier","text":"VariableName"}],"navigatorTitle":[{"kind":"identifier","text":"VariableName"}],"symbolKind":"extension","role":"symbol","extendedModule":"VHDLParsing","modules":[{"relatedModules":["VHDLParsing"],"name":"Utilities"}],"title":"VariableName","roleHeading":"Extended Structure"},"hierarchy":{"paths":[["doc:\/\/Utilities\/documentation\/Utilities","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing"]]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/utilities\/vhdlparsing\/variablename"]}],"schemaVersion":{"major":0,"patch":0,"minor":3},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName"},"sections":[],"abstract":[{"text":"A variable names for ringlet cache.","type":"text"}],"references":{"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/pendingStatesType":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/pendingstatestype","kind":"symbol","title":"pendingStatesType","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/pendingStatesType","role":"symbol","type":"topic","abstract":[{"text":"The ","type":"text"},{"code":"Pending_States_t","type":"codeVoice"},{"text":" type.","type":"text"}],"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"pendingStatesType","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/readAddress":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/readaddress","kind":"symbol","title":"readAddress","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/readAddress","role":"symbol","type":"topic","abstract":[{"text":"The ","type":"text"},{"code":"readAddress","type":"codeVoice"},{"text":" signal.","type":"text"}],"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"readAddress","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/writeSnapshotSignal":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/writesnapshotsignal","kind":"symbol","title":"writeSnapshotSignal","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/writeSnapshotSignal","role":"symbol","type":"topic","abstract":[{"text":"The ","type":"text"},{"code":"writeSnapshot","type":"codeVoice"},{"text":" signal.","type":"text"}],"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"writeSnapshotSignal","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/workingRinglets":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/workingringlets","kind":"symbol","title":"workingRinglets","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/workingRinglets","role":"symbol","type":"topic","abstract":[{"text":"The ","type":"text"},{"code":"workingRinglets","type":"codeVoice"},{"text":" signal.","type":"text"}],"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"workingRinglets","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/ringletsWorkingType":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/ringletsworkingtype","kind":"symbol","title":"ringletsWorkingType","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/ringletsWorkingType","role":"symbol","type":"topic","abstract":[{"text":"The ","type":"text"},{"code":"Ringlets_Working_t","type":"codeVoice"},{"text":" type.","type":"text"}],"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ringletsWorkingType","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/observed":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/observed","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/observed","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"observed"},{"type":"text","text":" signal."}],"type":"topic","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"observed","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"}],"role":"symbol","title":"observed","kind":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/init(portNameFor:in:)":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/init(portNameFor:in:)","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/init(portnamefor:in:)","abstract":[{"type":"text","text":"Creates the equivalent port name for a signal that exists within a machines local scope. The new name"},{"type":"text","text":" "},{"type":"text","text":"namespaces the machine before the signal name."}],"type":"topic","fragments":[{"text":"init","kind":"identifier"},{"text":"<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"portNameFor","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing11LocalSignalV","text":"LocalSignal","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"in","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":")","kind":"text"}],"role":"symbol","title":"init(portNameFor:in:)","kind":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/ringlets":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/ringlets","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/ringlets","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"ringlets"},{"type":"text","text":" signal."}],"type":"topic","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ringlets","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"}],"role":"symbol","title":"ringlets","kind":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/initial":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/initial","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"initial","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"}],"kind":"symbol","title":"initial","abstract":[{"text":"The ","type":"text"},{"code":"Initial","type":"codeVoice"},{"text":" state.","type":"text"}],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/initial","role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/reset":{"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/reset","kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/reset","abstract":[{"text":"The ","type":"text"},{"code":"reset","type":"codeVoice"},{"text":" signal.","type":"text"}],"type":"topic","title":"reset","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"reset","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/setRingletRAMValue":{"title":"setRingletRAMValue","kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/setRingletRAMValue","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"setRingletRAMValue","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"role":"symbol","abstract":[{"text":"The ","type":"text"},{"code":"SetRingletRAMValue","type":"codeVoice"},{"text":" constant.","type":"text"}],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/setringletramvalue"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/targetStateOut(for:)":{"abstract":[{"text":"The ","type":"text"},{"code":"targetStateOut","type":"codeVoice"},{"text":" signal.","type":"text"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targetStateOut(for:)","type":"topic","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"targetStateOut"},{"kind":"text","text":"<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"for"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"title":"targetStateOut(for:)","role":"symbol","kind":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/targetstateout(for:)"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/valueEn":{"abstract":[{"text":"The ","type":"text"},{"code":"value_en","type":"codeVoice"},{"text":" signal.","type":"text"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/valueEn","type":"topic","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"valueEn"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"title":"valueEn","role":"symbol","kind":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/valueen"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/we":{"abstract":[{"text":"The ","type":"text"},{"code":"we","type":"codeVoice"},{"text":" signal.","type":"text"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/we","type":"topic","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"we"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"title":"we","role":"symbol","kind":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/we"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/stdULogicEncoded":{"abstract":[{"text":"The ","type":"text"},{"code":"stdULogicEncoded","type":"codeVoice"},{"text":" function.","type":"text"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/stdULogicEncoded","type":"topic","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"stdULogicEncoded"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"title":"stdULogicEncoded","role":"symbol","kind":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/stdulogicencoded"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/read":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/read","abstract":[{"text":"The ","type":"text"},{"code":"read","type":"codeVoice"},{"text":" signal.","type":"text"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/read","title":"read","role":"symbol","type":"topic","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"read","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"}],"kind":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/hasStarted":{"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"hasStarted"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/hasStarted","title":"hasStarted","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"hasStarted"},{"type":"text","text":" signal."}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/hasstarted","kind":"symbol","role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/genValue":{"kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/genValue","role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/genvalue","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"genValue","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"type":"topic","title":"genValue","abstract":[{"text":"The ","type":"text"},{"code":"genValue","type":"codeVoice"},{"text":" signal.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/encodedToStdULogic":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/encodedtostdulogic","type":"topic","kind":"symbol","role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"encodedToStdULogic","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"abstract":[{"text":"The ","type":"text"},{"code":"encodedToStdULogic","type":"codeVoice"},{"text":" function.","type":"text"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/encodedToStdULogic","title":"encodedToStdULogic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/currentStateOut":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/currentStateOut","abstract":[{"text":"The ","type":"text"},{"code":"currentStateOut","type":"codeVoice"},{"text":" signal.","type":"text"}],"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"currentStateOut","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"title":"currentStateOut","role":"symbol","kind":"symbol","type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/currentstateout"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/waitForRead":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/waitforread","role":"symbol","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/waitForRead","kind":"symbol","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"WaitForRead"},{"type":"text","text":" constant."}],"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"waitForRead","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"title":"waitForRead"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/readSnapshotType":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/readSnapshotType","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"readSnapshotType","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/readsnapshottype","title":"readSnapshotType","kind":"symbol","type":"topic","role":"symbol","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"ReadSnapshot_t"},{"type":"text","text":" type."}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/cacheIndex":{"kind":"symbol","type":"topic","abstract":[{"text":"The ","type":"text"},{"code":"cacheIndex","type":"codeVoice"},{"text":" signal.","type":"text"}],"title":"cacheIndex","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"cacheIndex","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/cacheindex","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/cacheIndex"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/currentRingletType":{"type":"topic","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"currentRingletType","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/currentRingletType","title":"currentRingletType","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/currentringlettype","abstract":[{"text":"The ","type":"text"},{"code":"CurrentRinglet_t","type":"codeVoice"},{"text":" type.","type":"text"}],"role":"symbol","kind":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/checkPreviousRinglets":{"abstract":[{"type":"text","text":"The "},{"code":"CheckPreviousRinglets","type":"codeVoice"},{"type":"text","text":" constant."}],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"checkPreviousRinglets"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/checkpreviousringlets","type":"topic","kind":"symbol","title":"checkPreviousRinglets","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/checkPreviousRinglets"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/currentRingletAddress":{"role":"symbol","title":"currentRingletAddress","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/currentringletaddress","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/currentRingletAddress","abstract":[{"text":"The ","type":"text"},{"type":"codeVoice","code":"currentRingletAddress"},{"text":" signal.","type":"text"}],"kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"currentRingletAddress","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/previousRingletIn":{"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"previousRingletIn","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"type":"topic","title":"previousRingletIn","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/previousringletin","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/previousRingletIn","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"previousRingletIn"},{"text":" signal.","type":"text"}],"kind":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/previousRinglet":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/previousRinglet","role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/previousringlet","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"previousRinglet"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"}],"abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"previousRinglet"},{"type":"text","text":" signal."}],"type":"topic","title":"previousRinglet","kind":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/result":{"role":"symbol","title":"result","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"result"},{"type":"text","text":" signal."}],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/result","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/result","kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"result"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/divisor":{"type":"topic","title":"divisor","abstract":[{"text":"The ","type":"text"},{"type":"codeVoice","code":"divisor"},{"text":" signal.","type":"text"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/divisor","role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"divisor","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/divisor"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/waitWhileBusy":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/waitwhilebusy","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/waitWhileBusy","kind":"symbol","title":"waitWhileBusy","abstract":[{"text":"The ","type":"text"},{"code":"WaitWhileBusy","type":"codeVoice"},{"text":" case.","type":"text"}],"role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"waitWhileBusy"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/finished":{"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"finished"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"kind":"symbol","type":"topic","role":"symbol","title":"finished","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"finished"},{"type":"text","text":" signal."}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/finished","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/finished"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/currentState":{"role":"symbol","title":"currentState","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/currentState","kind":"symbol","abstract":[{"text":"The ","type":"text"},{"type":"codeVoice","code":"currentState"},{"text":" signal.","type":"text"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/currentstate","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"currentState","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/address":{"role":"symbol","abstract":[{"text":"The ","type":"text"},{"code":"address","type":"codeVoice"},{"text":" signal.","type":"text"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/address","type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/address","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"address","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"kind":"symbol","title":"address"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/targetStatesBRAMElementType":{"role":"symbol","abstract":[{"text":"The ","type":"text"},{"code":"TargetStatesBRAMElement_t","type":"codeVoice"},{"text":" type.","type":"text"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targetStatesBRAMElementType","type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/targetstatesbramelementtype","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"targetStatesBRAMElementType","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"kind":"symbol","title":"targetStatesBRAMElementType"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/unsignedLastAddress":{"role":"symbol","abstract":[{"text":"The ","type":"text"},{"code":"unsignedLastAddress","type":"codeVoice"},{"text":" signal.","type":"text"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/unsignedLastAddress","type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/unsignedlastaddress","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"unsignedLastAddress","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"kind":"symbol","title":"unsignedLastAddress"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/stdLogicTypesT":{"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"stdLogicTypesT","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"kind":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/stdlogictypest","title":"stdLogicTypesT","type":"topic","abstract":[{"text":"The ","type":"text"},{"code":"stdLogicTypes_t","type":"codeVoice"},{"text":" type.","type":"text"}],"role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/stdLogicTypesT"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/data":{"role":"symbol","kind":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/data","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"data"},{"type":"text","text":" signal."}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/data","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"data"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"title":"data","type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/addr":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/addr","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"addr","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"}],"kind":"symbol","title":"addr","abstract":[{"text":"The ","type":"text"},{"code":"addr","type":"codeVoice"},{"text":" signal.","type":"text"}],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/addr","role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/newRinglets":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/newRinglets","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"newRinglets"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"kind":"symbol","title":"newRinglets","abstract":[{"text":"The ","type":"text"},{"code":"newRinglets","type":"codeVoice"},{"text":" signal.","type":"text"}],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/newringlets","role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/executing":{"type":"topic","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"executing","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/executing","kind":"symbol","title":"executing","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/executing","role":"symbol","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"Executing"},{"type":"text","text":" constant."}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/previousRingletOut(for:)":{"type":"topic","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"previousRingletOut","kind":"identifier"},{"text":"<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"for","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/previousRingletOut(for:)","kind":"symbol","title":"previousRingletOut(for:)","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/previousringletout(for:)","role":"symbol","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"previousRingletOut"},{"type":"text","text":" signal."}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/genIndex":{"type":"topic","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"genIndex","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/genIndex","kind":"symbol","title":"genIndex","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/genindex","role":"symbol","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"genIndex"},{"type":"text","text":" signal."}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/internalState":{"type":"topic","title":"internalState","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"internalState","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/internalState","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/internalstate","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"internalState"},{"type":"text","text":" signal."}],"role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/writeSnapshotsType":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/writesnapshotstype","title":"writeSnapshotsType","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"WriteSnapshots_t"},{"type":"text","text":" type."}],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"writeSnapshotsType"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/writeSnapshotsType","role":"symbol","type":"topic"},"doc://Utilities/documentation/Utilities":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities","kind":"symbol","title":"Utilities","abstract":[],"type":"topic","url":"\/documentation\/utilities","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/readCache":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/readcache","title":"readCache","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"readCache"},{"type":"text","text":" signal."}],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"readCache"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/readCache","role":"symbol","type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/writeSnapshot":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/writesnapshot","title":"writeSnapshot","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"WriteSnapshot"},{"type":"text","text":" constant."}],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"writeSnapshot"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/writeSnapshot","role":"symbol","type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/currentStateIn":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/currentstatein","title":"currentStateIn","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"currentStateIn"},{"type":"text","text":" signal."}],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"currentStateIn"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/currentStateIn","role":"symbol","type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/targetStatesType":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/targetstatestype","title":"targetStatesType","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"TargetStates_t"},{"type":"text","text":" type."}],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"targetStatesType"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targetStatesType","role":"symbol","type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/do":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/do","title":"do","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"do"},{"type":"text","text":" signal."}],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"`do`"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/do","role":"symbol","type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/di":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/di","title":"di","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"di"},{"type":"text","text":" signal."}],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"di"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/di","role":"symbol","type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/writeElement":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/writeelement","title":"writeElement","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"WriteElement"},{"type":"text","text":" constant."}],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"writeElement"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/writeElement","role":"symbol","type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/memoryIndex":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/memoryindex","title":"memoryIndex","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"memoryIndex"},{"type":"text","text":" signal."}],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"memoryIndex"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/memoryIndex","role":"symbol","type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"VariableName","kind":"identifier"}],"title":"VariableName","abstract":[{"type":"text","text":"A variable names for ringlet cache."}],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/variablename","role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/init(name:post:)":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/init(name:post:)","title":"init(name:post:)","abstract":[{"type":"text","text":"Appends a string to the end of a "},{"type":"codeVoice","code":"VariableName"},{"type":"text","text":"."}],"fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"},{"kind":"text","text":", "},{"kind":"externalParam","text":"post"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:SS","text":"String"},{"kind":"text","text":")"}],"kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/init(name:post:)","role":"symbol","type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/ieee":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/ieee","title":"ieee","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"IEEE"},{"type":"text","text":" library."}],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"ieee"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/ieee","role":"symbol","type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/zero":{"type":"topic","title":"zero","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"ZERO"},{"type":"text","text":" constant."}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/zero","role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"zero"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/zero"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/cacheValue":{"role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"cacheValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"kind":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/cachevalue","title":"cacheValue","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"cacheValue"},{"type":"text","text":" signal."}],"type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/cacheValue"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/shiftRight":{"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"shiftRight","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"kind":"symbol","role":"symbol","abstract":[{"text":"The ","type":"text"},{"code":"shift_right","type":"codeVoice"},{"text":" function.","type":"text"}],"title":"shiftRight","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/shiftright","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/shiftRight"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/toSigned":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/toSigned","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/tosigned","title":"toSigned","kind":"symbol","abstract":[{"text":"The ","type":"text"},{"code":"to_signed","type":"codeVoice"},{"text":" function.","type":"text"}],"role":"symbol","type":"topic","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"toSigned","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/previousRingletOut":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/previousRingletOut","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/previousringletout","title":"previousRingletOut","kind":"symbol","abstract":[{"text":"The ","type":"text"},{"code":"previousRingletOut","type":"codeVoice"},{"text":" signal.","type":"text"}],"role":"symbol","type":"topic","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"previousRingletOut","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/targets":{"title":"targets","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"targets","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/targets","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targets","abstract":[{"text":"The ","type":"text"},{"code":"targets","type":"codeVoice"},{"text":" signal.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/writeSnapshotType":{"title":"writeSnapshotType","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"writeSnapshotType","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/writesnapshottype","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/writeSnapshotType","abstract":[{"text":"The ","type":"text"},{"code":"WriteSnapshot_t","type":"codeVoice"},{"text":" type.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/currentRingletIndex":{"title":"currentRingletIndex","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"currentRingletIndex","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/currentringletindex","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/currentRingletIndex","abstract":[{"text":"The ","type":"text"},{"code":"currentRingletIndex","type":"codeVoice"},{"text":" signal.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/ram":{"title":"ram","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ram","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/ram","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/ram","abstract":[{"text":"The ","type":"text"},{"code":"ram","type":"codeVoice"},{"text":" signal.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/executeOnEntry":{"title":"executeOnEntry","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"executeOnEntry","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/executeonentry","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/executeOnEntry","abstract":[{"text":"The ","type":"text"},{"code":"executeOnEntry","type":"codeVoice"},{"text":" signal.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/stateTracker":{"title":"stateTracker","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"stateTracker","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/statetracker","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/stateTracker","abstract":[{"text":"The ","type":"text"},{"code":"stateTracker","type":"codeVoice"},{"text":" signal.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/numerator":{"title":"numerator","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"numerator","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/numerator","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/numerator","abstract":[{"text":"The ","type":"text"},{"code":"numerator","type":"codeVoice"},{"text":" signal.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/readEnable":{"title":"readEnable","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"readEnable","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/readenable","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/readEnable","abstract":[{"text":"The ","type":"text"},{"code":"readEnable","type":"codeVoice"},{"text":" signal.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/targetsType":{"title":"targetsType","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"targetsType","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/targetstype","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targetsType","abstract":[{"text":"The ","type":"text"},{"code":"Targets_t","type":"codeVoice"},{"text":" type.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/machine":{"title":"machine","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"machine","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/machine","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/machine","abstract":[{"text":"The ","type":"text"},{"code":"machine","type":"codeVoice"},{"text":" signal.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/stateExecutionType":{"title":"stateExecutionType","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"stateExecutionType","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/stateexecutiontype","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/stateExecutionType","abstract":[{"text":"The ","type":"text"},{"code":"State_Execution_t","type":"codeVoice"},{"text":" type.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/waitForReadEnable":{"title":"waitForReadEnable","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"waitForReadEnable","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/waitforreadenable","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/waitForReadEnable","abstract":[{"text":"The ","type":"text"},{"code":"WaitForReadEnable","type":"codeVoice"},{"text":" constant.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/rst":{"title":"rst","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"rst","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/rst","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/rst","abstract":[{"text":"The ","type":"text"},{"code":"rst","type":"codeVoice"},{"text":" signal.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/ringletIndex":{"title":"ringletIndex","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ringletIndex","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/ringletindex","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/ringletIndex","abstract":[{"text":"The ","type":"text"},{"code":"ringletIndex","type":"codeVoice"},{"text":" signal.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/busy":{"title":"busy","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"busy","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/busy","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/busy","abstract":[{"text":"The ","type":"text"},{"code":"busy","type":"codeVoice"},{"text":" signal.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/targetState":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targetState","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"targetState"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"kind":"symbol","title":"targetState","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"targetState"},{"text":" signal.","type":"text"}],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/targetstate","role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/nextState":{"title":"nextState","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"nextState","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/nextstate","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/nextState","abstract":[{"text":"The ","type":"text"},{"code":"nextState","type":"codeVoice"},{"text":" signal.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/isDuplicate":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/isDuplicate","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"isDuplicate"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"kind":"symbol","title":"isDuplicate","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"isDuplicate"},{"text":" signal.","type":"text"}],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/isduplicate","role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/stdLogicToBool":{"title":"stdLogicToBool","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"stdLogicToBool","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/stdlogictobool","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/stdLogicToBool","abstract":[{"text":"The ","type":"text"},{"code":"stdLogicToBool","type":"codeVoice"},{"text":" function.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/currentExecuteOnEntry":{"title":"currentExecuteOnEntry","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"currentExecuteOnEntry","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/currentexecuteonentry","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/currentExecuteOnEntry","abstract":[{"text":"The ","type":"text"},{"code":"currentExecuteOnEntry","type":"codeVoice"},{"text":" signal.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/primitiveTypes":{"title":"primitiveTypes","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"primitiveTypes","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/primitivetypes","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/primitiveTypes","abstract":[{"text":"The ","type":"text"},{"code":"PrimitiveTypes","type":"codeVoice"},{"text":" package name.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/ringletType":{"title":"ringletType","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ringletType","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/ringlettype","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/ringletType","abstract":[{"text":"The ","type":"text"},{"code":"Ringlet_t","type":"codeVoice"},{"text":" type.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/init(pre:name:)":{"title":"init(pre:name:)","kind":"symbol","fragments":[{"text":"init","kind":"identifier"},{"text":"?(","kind":"text"},{"text":"pre","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:SS","text":"String","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"},{"kind":"text","text":")"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/init(pre:name:)","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/init(pre:name:)","abstract":[{"text":"Prepends a string to the start of a ","type":"text"},{"code":"VariableName","type":"codeVoice"},{"text":".","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/resize":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/resize","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"resize","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"type":"topic","title":"resize","role":"symbol","abstract":[{"text":"The ","type":"text"},{"type":"codeVoice","code":"resize"},{"text":" function.","type":"text"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/resize","kind":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/internalStateIn":{"role":"symbol","abstract":[{"text":"The ","type":"text"},{"code":"internalStateIn","type":"codeVoice"},{"type":"text","text":" signal."}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/internalStateIn","type":"topic","kind":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/internalstatein","title":"internalStateIn","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"internalStateIn","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/stdLogicTypes":{"role":"symbol","abstract":[{"text":"The ","type":"text"},{"code":"stdLogicTypes","type":"codeVoice"},{"type":"text","text":" constant."}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/stdLogicTypes","type":"topic","kind":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/stdlogictypes","title":"stdLogicTypes","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"stdLogicTypes","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/bitTypesT":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/bittypest","abstract":[{"text":"The ","type":"text"},{"code":"BitTypes_t","type":"codeVoice"},{"text":" type.","type":"text"}],"type":"topic","title":"bitTypesT","kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/bitTypesT","role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"bitTypesT","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/waitForAccess":{"role":"symbol","abstract":[{"text":"The ","type":"text"},{"code":"WaitForAccess","type":"codeVoice"},{"type":"text","text":" case."}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/waitForAccess","type":"topic","kind":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/waitforaccess","title":"waitForAccess","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"waitForAccess","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/toInteger":{"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"toInteger","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/toInteger","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/tointeger","abstract":[{"text":"The ","type":"text"},{"code":"to_integer","type":"codeVoice"},{"type":"text","text":" function."}],"title":"toInteger","role":"symbol","type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/setNextRinglet":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/setNextRinglet","abstract":[{"text":"The ","type":"text"},{"code":"SetNextRinglet","type":"codeVoice"},{"type":"text","text":" constant."}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/setnextringlet","title":"setNextRinglet","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"setNextRinglet","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"role":"symbol","type":"topic","kind":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/cache":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/cache","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"cache","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"type":"topic","title":"cache","role":"symbol","abstract":[{"text":"The ","type":"text"},{"type":"codeVoice","code":"cache"},{"text":" signal.","type":"text"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/cache","kind":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/clk":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/clk","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"clk","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"type":"topic","title":"clk","role":"symbol","abstract":[{"text":"The ","type":"text"},{"type":"codeVoice","code":"clk"},{"text":" signal.","type":"text"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/clk","kind":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/internalStateOut":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/internalstateout","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/internalStateOut","kind":"symbol","title":"internalStateOut","abstract":[{"text":"The ","type":"text"},{"code":"internalStateOut","type":"codeVoice"},{"text":" signal.","type":"text"}],"role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"internalStateOut"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/waitForFinish":{"abstract":[{"type":"text","text":"The "},{"code":"WaitForFinish","type":"codeVoice"},{"type":"text","text":" signal."}],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"text":" ","kind":"text"},{"text":"waitForFinish","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"type":"topic","title":"waitForFinish","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/waitForFinish","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/waitforfinish","role":"symbol","kind":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/bitTypes":{"abstract":[{"type":"text","text":"The "},{"code":"bitTypes","type":"codeVoice"},{"type":"text","text":" constant."}],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"text":" ","kind":"text"},{"text":"bitTypes","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"type":"topic","title":"bitTypes","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/bitTypes","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/bittypes","role":"symbol","kind":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/currentRinglet":{"type":"topic","title":"currentRinglet","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/currentringlet","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"currentRinglet","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/currentRinglet","abstract":[{"text":"The ","type":"text"},{"code":"currentRinglet","type":"codeVoice"},{"text":" signal.","type":"text"}],"role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/targetStatesCacheMonitor":{"title":"targetStatesCacheMonitor","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"targetStatesCacheMonitor","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/targetstatescachemonitor","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targetStatesCacheMonitor","abstract":[{"text":"The ","type":"text"},{"code":"TargetStatesCacheMonitor","type":"codeVoice"},{"text":".","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/currentStateIn(for:)":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/currentStateIn(for:)","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"currentStateIn"},{"kind":"text","text":"<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"for"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"kind":"symbol","title":"currentStateIn(for:)","abstract":[{"text":"The ","type":"text"},{"code":"setTargetState","type":"codeVoice"},{"text":" signal.","type":"text"}],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/currentstatein(for:)","role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/readSnapshotState":{"title":"readSnapshotState","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"readSnapshotState","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/readsnapshotstate","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/readSnapshotState","abstract":[{"text":"The ","type":"text"},{"code":"readSnapshotState","type":"codeVoice"},{"text":" signal.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/stdLogicEncoded":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/stdLogicEncoded","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"stdLogicEncoded"},{"type":"text","text":" function."}],"type":"topic","title":"stdLogicEncoded","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"stdLogicEncoded","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/stdlogicencoded","kind":"symbol","role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/readSnapshots":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/readSnapshots","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"readSnapshots"},{"type":"text","text":" signal."}],"type":"topic","title":"readSnapshots","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"readSnapshots","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/readsnapshots","kind":"symbol","role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/targetStateIn(for:)":{"type":"topic","abstract":[{"type":"text","text":"The "},{"code":"targetStateIn","type":"codeVoice"},{"type":"text","text":" signal."}],"title":"targetStateIn(for:)","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/targetstatein(for:)","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targetStateIn(for:)","role":"symbol","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"targetStateIn","kind":"identifier"},{"text":"<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"for","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/goalInternalState":{"type":"topic","abstract":[{"type":"text","text":"The "},{"code":"goalInternalState","type":"codeVoice"},{"type":"text","text":" signal."}],"title":"goalInternalState","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/goalinternalstate","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/goalInternalState","role":"symbol","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"goalInternalState","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/boolToStdLogic":{"type":"topic","abstract":[{"type":"text","text":"The "},{"code":"boolToStdLogic","type":"codeVoice"},{"type":"text","text":" function."}],"title":"boolToStdLogic","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/booltostdlogic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/boolToStdLogic","role":"symbol","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"boolToStdLogic","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/ringlet":{"type":"topic","abstract":[{"type":"text","text":"The "},{"code":"ringlet","type":"codeVoice"},{"type":"text","text":" signal."}],"title":"ringlet","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/ringlet","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/ringlet","role":"symbol","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ringlet","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/currentStateOut(for:)":{"type":"topic","abstract":[{"type":"text","text":"The "},{"code":"currentStateOut","type":"codeVoice"},{"type":"text","text":" signal."}],"title":"currentStateOut(for:)","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/currentstateout(for:)","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/currentStateOut(for:)","role":"symbol","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"currentStateOut","kind":"identifier"},{"text":"<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"for","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/goalInternal":{"type":"topic","abstract":[{"type":"text","text":"The "},{"code":"goalInternal","type":"codeVoice"},{"type":"text","text":" signal."}],"title":"goalInternal","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/goalinternal","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/goalInternal","role":"symbol","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"goalInternal","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/behavioral":{"type":"topic","abstract":[{"type":"text","text":"The "},{"code":"Behavioral","type":"codeVoice"},{"type":"text","text":" name."}],"title":"behavioral","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/behavioral","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/behavioral","role":"symbol","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"behavioral","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/denominator":{"type":"topic","abstract":[{"type":"text","text":"The "},{"code":"denominator","type":"codeVoice"},{"type":"text","text":" signal."}],"title":"denominator","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/denominator","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/denominator","role":"symbol","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"denominator","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/startExecuting":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/startexecuting","role":"symbol","kind":"symbol","type":"topic","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"startExecuting","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"title":"startExecuting","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"StartExecuting"},{"type":"text","text":" constant."}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/startExecuting"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/state":{"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"state","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/state","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/state","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"state"},{"type":"text","text":" signal."}],"kind":"symbol","title":"state"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/targetStateIn":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/targetstatein","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"targetStateIn","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"type":"topic","kind":"symbol","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targetStateIn","title":"targetStateIn","abstract":[{"text":"The ","type":"text"},{"type":"codeVoice","code":"targetStateIn"},{"type":"text","text":" signal."}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/cacheInst":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/cacheinst","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"cacheInst","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"type":"topic","kind":"symbol","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/cacheInst","title":"cacheInst","abstract":[{"text":"The ","type":"text"},{"type":"codeVoice","code":"cache_inst"},{"type":"text","text":" label."}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/topIndex":{"type":"topic","role":"symbol","kind":"symbol","abstract":[{"text":"The ","type":"text"},{"type":"codeVoice","code":"topIndex"},{"text":" signals.","type":"text"}],"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"topIndex","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/topindex","title":"topIndex","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/topIndex"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/finishedType":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/finishedType","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"finishedType"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"}],"kind":"symbol","title":"finishedType","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"Finished_t"},{"type":"text","text":" type."}],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/finishedtype","role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/isInitial":{"type":"topic","role":"symbol","kind":"symbol","abstract":[{"text":"The ","type":"text"},{"type":"codeVoice","code":"isInitial"},{"text":" signal.","type":"text"}],"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"isInitial","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/isinitial","title":"isInitial","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/isInitial"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/totalSnapshot":{"kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"totalSnapshot","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/totalSnapshot","type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/totalsnapshot","role":"symbol","title":"totalSnapshot","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"TotalSnapshot_t"},{"type":"text","text":" record."}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/chooseAccess":{"title":"chooseAccess","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/chooseaccess","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/chooseAccess","role":"symbol","kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"chooseAccess"},{"kind":"text","text":": "},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"abstract":[{"type":"text","text":"The "},{"code":"ChooseAccess","type":"codeVoice"},{"type":"text","text":" case."}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/value":{"title":"value","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/value","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/value","abstract":[{"type":"text","text":"the "},{"code":"value","type":"codeVoice"},{"type":"text","text":" variable."}],"role":"symbol","type":"topic","kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"value"},{"kind":"text","text":": "},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/readValue":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/readValue","kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"readValue"},{"kind":"text","text":": "},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"role":"symbol","type":"topic","title":"readValue","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/readvalue","abstract":[{"type":"text","text":"The "},{"code":"readValue","type":"codeVoice"},{"type":"text","text":" signal."}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/unsignedAddress":{"role":"symbol","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"unsignedAddress"},{"type":"text","text":" signal."}],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/unsignedaddress","kind":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/unsignedAddress","title":"unsignedAddress","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"unsignedAddress","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/pendingState":{"type":"topic","role":"symbol","kind":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/pendingstate","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/pendingState","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"pendingState"},{"type":"text","text":" signal."}],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"text":"pendingState","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"title":"pendingState"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/readSnapshotsType":{"type":"topic","role":"symbol","kind":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/readsnapshotstype","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/readSnapshotsType","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"ReadSnapshots_t"},{"type":"text","text":" type."}],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"text":"readSnapshotsType","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"title":"readSnapshotsType"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/setInternalSignals":{"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"setInternalSignals","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"kind":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/setinternalsignals","title":"setInternalSignals","type":"topic","abstract":[{"text":"The ","type":"text"},{"code":"setInternalSignals","type":"codeVoice"},{"text":" signal.","type":"text"}],"role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/setInternalSignals"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/readSnapshotSignal":{"type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/readSnapshotSignal","kind":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/readsnapshotsignal","abstract":[{"text":"The ","type":"text"},{"type":"codeVoice","code":"readSnapshot"},{"text":" signal.","type":"text"}],"title":"readSnapshotSignal","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"text":" ","kind":"text"},{"text":"readSnapshotSignal","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/booleanTypesT":{"type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/booleanTypesT","kind":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/booleantypest","abstract":[{"text":"The ","type":"text"},{"type":"codeVoice","code":"BooleanTypes_t"},{"text":" type.","type":"text"}],"title":"booleanTypesT","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"text":" ","kind":"text"},{"text":"booleanTypesT","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/targetStatesBRAMEnabledType":{"title":"targetStatesBRAMEnabledType","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/targetstatesbramenabledtype","kind":"symbol","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targetStatesBRAMEnabledType","type":"topic","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"targetStatesBRAMEnabledType","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"abstract":[{"text":"The ","type":"text"},{"code":"TargetStatesBRAMEnabled_t","type":"codeVoice"},{"text":" type.","type":"text"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/waitForStart":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/waitForStart","kind":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/waitforstart","abstract":[{"text":"The ","type":"text"},{"code":"WaitForStart","type":"codeVoice"},{"text":" constant.","type":"text"}],"role":"symbol","type":"topic","title":"waitForStart","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"waitForStart","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/rawType":{"abstract":[{"text":"The ","type":"text"},{"code":"Raw_t","type":"codeVoice"},{"text":" type.","type":"text"}],"fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"rawType","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/rawtype","role":"symbol","title":"rawType","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/rawType","kind":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/waitForMachineStart":{"abstract":[{"text":"The ","type":"text"},{"code":"WaitForMachineStart","type":"codeVoice"},{"text":" constant.","type":"text"}],"kind":"symbol","type":"topic","title":"waitForMachineStart","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/waitformachinestart","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/waitForMachineStart","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"waitForMachineStart","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/currentIndex":{"title":"currentIndex","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"currentIndex"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"kind":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/currentindex","abstract":[{"text":"The ","type":"text"},{"code":"currentIndex","type":"codeVoice"},{"text":" signal.","type":"text"}],"type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/currentIndex","role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/vector":{"title":"vector","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"vector"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"kind":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/vector","abstract":[{"text":"The ","type":"text"},{"code":"vector","type":"codeVoice"},{"text":" signal.","type":"text"}],"type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/vector","role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/ringletCounter":{"abstract":[{"text":"The ","type":"text"},{"code":"ringlet_counter","type":"codeVoice"},{"text":" signal.","type":"text"}],"kind":"symbol","title":"ringletCounter","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ringletCounter","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"}],"role":"symbol","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/ringletcounter","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/ringletCounter"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/previousRingletIn(for:)":{"title":"previousRingletIn(for:)","type":"topic","abstract":[{"text":"The ","type":"text"},{"code":"previousRingletIn","type":"codeVoice"},{"text":" signal.","type":"text"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/previousRingletIn(for:)","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"previousRingletIn","kind":"identifier"},{"text":"<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"for","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/previousringletin(for:)","role":"symbol","kind":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/internalStateOut(for:)":{"abstract":[{"text":"The ","type":"text"},{"code":"internalStateOut","type":"codeVoice"},{"text":" signal.","type":"text"}],"title":"internalStateOut(for:)","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"internalStateOut"},{"kind":"text","text":"<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"for"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/internalStateOut(for:)","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/internalstateout(for:)","role":"symbol","kind":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/previousReadAddress":{"abstract":[{"text":"The ","type":"text"},{"code":"previousReadAddress","type":"codeVoice"},{"text":" signal.","type":"text"}],"title":"previousReadAddress","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"previousReadAddress","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/previousReadAddress","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/previousreadaddress","role":"symbol","kind":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/tracker":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/tracker","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"tracker","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"}],"abstract":[{"text":"The ","type":"text"},{"code":"tracker","type":"codeVoice"},{"text":" signal.","type":"text"}],"type":"topic","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/tracker","title":"tracker"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/waitForNewDataType":{"title":"waitForNewDataType","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/waitfornewdatatype","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"waitForNewDataType","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"role":"symbol","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"WaitForNewData"},{"type":"text","text":" type."}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/waitForNewDataType","kind":"symbol","type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/error":{"title":"error","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/error","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"error","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"role":"symbol","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"Error"},{"type":"text","text":" constant."}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/error","kind":"symbol","type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/lastEnabled":{"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"lastEnabled"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/lastenabled","title":"lastEnabled","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/lastEnabled","abstract":[{"text":"The ","type":"text"},{"code":"lastEnabled","type":"codeVoice"},{"text":" signal.","type":"text"}],"type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/encodedToStdLogic":{"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"encodedToStdLogic"},{"kind":"text","text":": "},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/encodedtostdlogic","title":"encodedToStdLogic","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/encodedToStdLogic","abstract":[{"text":"The ","type":"text"},{"code":"encodedToStdLogic","type":"codeVoice"},{"text":" function.","type":"text"}],"type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/setNextTargetState":{"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"setNextTargetState"},{"kind":"text","text":": "},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/setnexttargetstate","title":"setNextTargetState","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/setNextTargetState","abstract":[{"text":"The ","type":"text"},{"code":"SetNextTargetState","type":"codeVoice"},{"text":" constant.","type":"text"}],"type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/setRingletValue":{"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"setRingletValue"},{"kind":"text","text":": "},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/setringletvalue","title":"setRingletValue","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/setRingletValue","abstract":[{"text":"The ","type":"text"},{"code":"SetRingletValue","type":"codeVoice"},{"text":" constant.","type":"text"}],"type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/index":{"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"index"},{"kind":"text","text":": "},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/index","title":"index","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/index","abstract":[{"text":"The ","type":"text"},{"code":"index","type":"codeVoice"},{"text":" signal.","type":"text"}],"type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/writeSnapshotState":{"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"writeSnapshotState"},{"kind":"text","text":": "},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/writesnapshotstate","title":"writeSnapshotState","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/writeSnapshotState","abstract":[{"text":"The ","type":"text"},{"code":"writeSnapshotState","type":"codeVoice"},{"text":" signal.","type":"text"}],"type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/targetStateOut":{"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"targetStateOut"},{"kind":"text","text":": "},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/targetstateout","title":"targetStateOut","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targetStateOut","abstract":[{"text":"The ","type":"text"},{"code":"targetStateOut","type":"codeVoice"},{"text":" signal.","type":"text"}],"type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/remainder":{"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"remainder"},{"kind":"text","text":": "},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/remainder","title":"remainder","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/remainder","abstract":[{"text":"The ","type":"text"},{"code":"remainder","type":"codeVoice"},{"text":" signal.","type":"text"}],"type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/toUnsigned":{"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"toUnsigned"},{"kind":"text","text":": "},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/tounsigned","title":"toUnsigned","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/toUnsigned","abstract":[{"text":"The ","type":"text"},{"code":"to_unsigned","type":"codeVoice"},{"text":" function.","type":"text"}],"type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/lastAddress":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/lastaddress","type":"topic","title":"lastAddress","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"text":"lastAddress","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/lastAddress","kind":"symbol","role":"symbol","abstract":[{"type":"text","text":"The "},{"code":"lastAddress","type":"codeVoice"},{"type":"text","text":" signal."}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/pendingStates":{"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"pendingStates"},{"kind":"text","text":": "},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/pendingstates","title":"pendingStates","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/pendingStates","abstract":[{"text":"The ","type":"text"},{"code":"pendingStates","type":"codeVoice"},{"text":" signal.","type":"text"}],"type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/writeSnapshots":{"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"writeSnapshots"},{"kind":"text","text":": "},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/writesnapshots","title":"writeSnapshots","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/writeSnapshots","abstract":[{"text":"The ","type":"text"},{"code":"writeSnapshots","type":"codeVoice"},{"text":" signal.","type":"text"}],"type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/readSnapshot":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/readsnapshot","type":"topic","title":"readSnapshot","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"text":"readSnapshot","kind":"identifier"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/readSnapshot","kind":"symbol","role":"symbol","abstract":[{"type":"text","text":"The "},{"code":"ReadSnapshot","type":"codeVoice"},{"type":"text","text":" constant."}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/lastAccessibleAddress":{"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"lastAccessibleAddress"},{"kind":"text","text":": "},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/lastaccessibleaddress","title":"lastAccessibleAddress","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/lastAccessibleAddress","abstract":[{"text":"The ","type":"text"},{"code":"lastAccessibleAddress","type":"codeVoice"},{"text":" constant.","type":"text"}],"type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/waitToStart":{"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"waitToStart"},{"kind":"text","text":": "},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/waittostart","title":"waitToStart","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/waitToStart","abstract":[{"text":"The ","type":"text"},{"code":"WaitToStart","type":"codeVoice"},{"text":" constant.","type":"text"}],"type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/targetStatesBRAMType":{"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"targetStatesBRAMType"},{"kind":"text","text":": "},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/targetstatesbramtype","title":"targetStatesBRAMType","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/targetStatesBRAMType","abstract":[{"text":"The ","type":"text"},{"code":"TargetStatesBRAM_t","type":"codeVoice"},{"text":" type.","type":"text"}],"type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/waitForNewRinglets":{"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"waitForNewRinglets"},{"kind":"text","text":": "},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/waitfornewringlets","title":"waitForNewRinglets","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/waitForNewRinglets","abstract":[{"text":"The ","type":"text"},{"code":"WaitForNewRinglets","type":"codeVoice"},{"text":" constant.","type":"text"}],"type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/init(pre:name:post:)":{"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/init(pre:name:post:)","type":"topic","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/init(pre:name:post:)","kind":"symbol","title":"init(pre:name:post:)","abstract":[{"type":"text","text":"Adds strings to the beginning and end of a "},{"code":"VariableName","type":"codeVoice"},{"type":"text","text":"."}],"role":"symbol","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"pre"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:SS","text":"String"},{"kind":"text","text":", "},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"},{"kind":"text","text":", "},{"kind":"externalParam","text":"post"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:SS","text":"String"},{"kind":"text","text":")"}]},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/internalStateIn(for:)":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/internalStateIn(for:)","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"internalStateIn"},{"kind":"text","text":"<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"for"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"}],"kind":"symbol","title":"internalStateIn(for:)","abstract":[{"text":"The ","type":"text"},{"code":"internalStateIn","type":"codeVoice"},{"text":" signal.","type":"text"}],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/variablename\/internalstatein(for:)","role":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/booleanTypes":{"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"booleanTypes"},{"kind":"text","text":": "},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/booleantypes","title":"booleanTypes","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/booleanTypes","abstract":[{"text":"The ","type":"text"},{"code":"booleanTypes","type":"codeVoice"},{"text":" constant.","type":"text"}],"type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing","kind":"symbol","title":"VHDLParsing","abstract":[],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/i":{"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"i"},{"kind":"text","text":": "},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/i","title":"i","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/i","abstract":[{"text":"The ","type":"text"},{"code":"i","type":"codeVoice"},{"text":" signal.","type":"text"}],"type":"topic"},"doc://Utilities/documentation/Utilities/VHDLParsing/VariableName/ready":{"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"ready"},{"kind":"text","text":": "},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"}],"url":"\/documentation\/utilities\/vhdlparsing\/variablename\/ready","title":"ready","role":"symbol","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/VariableName\/ready","abstract":[{"text":"The ","type":"text"},{"code":"ready","type":"codeVoice"},{"text":" signal.","type":"text"}],"type":"topic"}}}