\BOOKMARK [0][-]{chapter.1}{PC to CRU serial interface}{}% 1
\BOOKMARK [1][-]{section.1.1}{ISSP and the GBT Control Signals}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{Readily Available Standards}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.3}{User Defined Communication}{chapter.1}% 4
\BOOKMARK [1][-]{section.1.4}{Duplex Systems}{chapter.1}% 5
\BOOKMARK [1][-]{section.1.5}{Choosing Communication Protocol}{chapter.1}% 6
\BOOKMARK [0][-]{chapter.2}{Hardware Design on the FPGA Side}{}% 7
\BOOKMARK [1][-]{section.2.1}{Specification}{chapter.2}% 8
\BOOKMARK [1][-]{section.2.2}{Transmission Protocol: RS-232}{chapter.2}% 9
\BOOKMARK [1][-]{section.2.3}{Hardware Components}{chapter.2}% 10
\BOOKMARK [2][-]{subsection.2.3.1}{UART}{section.2.3}% 11
\BOOKMARK [2][-]{subsection.2.3.2}{UART Oversampling and the Baud Rate Generator}{section.2.3}% 12
\BOOKMARK [2][-]{subsection.2.3.3}{UART Receiver}{section.2.3}% 13
\BOOKMARK [2][-]{subsection.2.3.4}{UART Transmitter}{section.2.3}% 14
\BOOKMARK [2][-]{subsection.2.3.5}{FIFO Buffers}{section.2.3}% 15
\BOOKMARK [2][-]{subsection.2.3.6}{UART Decoder}{section.2.3}% 16
\BOOKMARK [0][-]{chapter.3}{Software on the PC Side}{}% 17
\BOOKMARK [1][-]{section.3.1}{Specification}{chapter.3}% 18
\BOOKMARK [1][-]{section.3.2}{Non-standard Libraries}{chapter.3}% 19
\BOOKMARK [2][-]{subsection.3.2.1}{RS232}{section.3.2}% 20
\BOOKMARK [2][-]{subsection.3.2.2}{Timer}{section.3.2}% 21
\BOOKMARK [2][-]{subsection.3.2.3}{Signals}{section.3.2}% 22
\BOOKMARK [2][-]{subsection.3.2.4}{ncurses}{section.3.2}% 23
\BOOKMARK [1][-]{section.3.3}{Software Structure and Flowchart}{chapter.3}% 24
\BOOKMARK [2][-]{subsection.3.3.1}{Interface module}{section.3.3}% 25
\BOOKMARK [2][-]{subsection.3.3.2}{Send/Receive Module}{section.3.3}% 26
\BOOKMARK [1][-]{section.3.4}{Conclusion and Discussion}{chapter.3}% 27
\BOOKMARK [2][-]{subsection.3.4.1}{Notable Problems}{section.3.4}% 28
