{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543380672276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543380672284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 01:51:11 2018 " "Processing started: Wed Nov 28 01:51:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543380672284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543380672284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta media_movel -c media_movel " "Command: quartus_sta media_movel -c media_movel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543380672284 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1543380672494 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543380672895 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543380672958 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543380672958 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "media_movel.sdc " "Synopsys Design Constraints File file not found: 'media_movel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1543380673397 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1543380673397 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkFPGA clkFPGA " "create_clock -period 1.000 -name clkFPGA clkFPGA" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673428 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name insereDado insereDado " "create_clock -period 1.000 -name insereDado insereDado" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673428 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contadorPWM:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_fjj:auto_generated\|safe_q\[0\] contadorPWM:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_fjj:auto_generated\|safe_q\[0\] " "create_clock -period 1.000 -name contadorPWM:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_fjj:auto_generated\|safe_q\[0\] contadorPWM:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_fjj:auto_generated\|safe_q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673428 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673428 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673459 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1543380673459 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1543380673475 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1543380673497 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543380673575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.350 " "Worst-case setup slack is -9.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.350     -7904.775 clkFPGA  " "   -9.350     -7904.775 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.987       -31.938 insereDado  " "   -0.987       -31.938 insereDado " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.218         0.000 contadorPWM:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_fjj:auto_generated\|safe_q\[0\]  " "    1.218         0.000 contadorPWM:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_fjj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543380673591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.184 " "Worst-case hold slack is -2.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.184       -59.820 contadorPWM:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_fjj:auto_generated\|safe_q\[0\]  " "   -2.184       -59.820 contadorPWM:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_fjj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.133       -15.290 clkFPGA  " "   -2.133       -15.290 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078         0.000 insereDado  " "    0.078         0.000 insereDado " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543380673613 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543380673613 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543380673628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.675 " "Worst-case minimum pulse width slack is -1.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.675      -149.750 contadorPWM:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_fjj:auto_generated\|safe_q\[0\]  " "   -1.675      -149.750 contadorPWM:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_fjj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -4637.692 clkFPGA  " "   -1.627     -4637.692 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222      -161.222 insereDado  " "   -1.222      -161.222 insereDado " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380673628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543380673628 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1543380674045 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1543380674061 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout " "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout " "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout " "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout " "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout " "Cell: inst17\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674201 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1543380674201 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543380674221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.444 " "Worst-case setup slack is -3.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444     -2400.215 clkFPGA  " "   -3.444     -2400.215 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033         0.000 insereDado  " "    0.033         0.000 insereDado " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.962         0.000 contadorPWM:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_fjj:auto_generated\|safe_q\[0\]  " "    0.962         0.000 contadorPWM:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_fjj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543380674231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.443 " "Worst-case hold slack is -1.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.443       -10.188 clkFPGA  " "   -1.443       -10.188 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.871       -22.945 contadorPWM:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_fjj:auto_generated\|safe_q\[0\]  " "   -0.871       -22.945 contadorPWM:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_fjj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114         0.000 insereDado  " "    0.114         0.000 insereDado " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543380674259 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543380674285 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543380674301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -4699.900 clkFPGA  " "   -1.627     -4699.900 clkFPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222      -161.222 insereDado  " "   -1.222      -161.222 insereDado " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.016       -64.080 contadorPWM:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_fjj:auto_generated\|safe_q\[0\]  " "   -1.016       -64.080 contadorPWM:inst17\|lpm_counter:LPM_COUNTER_component\|cntr_fjj:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543380674316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543380674316 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1543380674670 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543380674733 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543380674733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543380674933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 01:51:14 2018 " "Processing ended: Wed Nov 28 01:51:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543380674933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543380674933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543380674933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543380674933 ""}
