

================================================================
== Vitis HLS Report for 'dense_array_ap_fixed_16u_array_ap_fixed_21_10_5_3_0_16u_config15_s'
================================================================
* Date:           Tue Nov  4 16:14:33 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.314 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                          |                                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                 Instance                                 |                             Module                             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config15_s_fu_97  |dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config15_s  |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
        +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|     509|    5381|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      62|    -|
|Register         |        -|     -|     470|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     979|    5445|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+
    |                                 Instance                                 |                             Module                             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config15_s_fu_97  |dense_latency_wrapper_ap_fixed_ap_fixed_21_10_5_3_0_config15_s  |        0|   0|  509|  5381|    0|
    +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                     |                                                                |        0|   0|  509|  5381|    0|
    +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  26|          5|    1|          5|
    |ap_done            |   9|          2|    1|          2|
    |layer14_out_blk_n  |   9|          2|    1|          2|
    |layer15_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  62|         13|    5|         13|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   4|   0|    4|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |data_pack_16_reg_361  |   8|   0|    8|          0|
    |data_pack_17_reg_366  |   8|   0|    8|          0|
    |data_pack_18_reg_371  |   8|   0|    8|          0|
    |data_pack_19_reg_376  |   8|   0|    8|          0|
    |data_pack_20_reg_381  |   8|   0|    8|          0|
    |data_pack_21_reg_386  |   8|   0|    8|          0|
    |data_pack_22_reg_391  |   8|   0|    8|          0|
    |data_pack_23_reg_396  |   8|   0|    8|          0|
    |data_pack_24_reg_401  |   8|   0|    8|          0|
    |data_pack_25_reg_406  |   8|   0|    8|          0|
    |data_pack_26_reg_411  |   8|   0|    8|          0|
    |data_pack_27_reg_416  |   8|   0|    8|          0|
    |data_pack_28_reg_421  |   8|   0|    8|          0|
    |data_pack_29_reg_426  |   8|   0|    8|          0|
    |data_pack_30_reg_431  |   8|   0|    8|          0|
    |data_pack_reg_356     |   8|   0|    8|          0|
    |res_1_reg_441         |  21|   0|   21|          0|
    |res_2_reg_446         |  21|   0|   21|          0|
    |res_31_reg_486        |  21|   0|   21|          0|
    |res_32_reg_491        |  21|   0|   21|          0|
    |res_33_reg_496        |  21|   0|   21|          0|
    |res_34_reg_501        |  21|   0|   21|          0|
    |res_35_reg_506        |  21|   0|   21|          0|
    |res_36_reg_511        |  21|   0|   21|          0|
    |res_3_reg_451         |  21|   0|   21|          0|
    |res_4_reg_456         |  21|   0|   21|          0|
    |res_5_reg_461         |  21|   0|   21|          0|
    |res_6_reg_466         |  21|   0|   21|          0|
    |res_7_reg_471         |  21|   0|   21|          0|
    |res_8_reg_476         |  21|   0|   21|          0|
    |res_9_reg_481         |  21|   0|   21|          0|
    |res_reg_436           |  21|   0|   21|          0|
    |start_once_reg        |   1|   0|    1|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 470|   0|  470|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<21,10,5,3,0>,16u>,config15>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<21,10,5,3,0>,16u>,config15>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<21,10,5,3,0>,16u>,config15>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<21,10,5,3,0>,16u>,config15>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<21,10,5,3,0>,16u>,config15>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<21,10,5,3,0>,16u>,config15>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<21,10,5,3,0>,16u>,config15>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<21,10,5,3,0>,16u>,config15>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<21,10,5,3,0>,16u>,config15>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,16u>,array<ap_fixed<21,10,5,3,0>,16u>,config15>|  return value|
|layer14_out_dout            |   in|  128|     ap_fifo|                                                           layer14_out|       pointer|
|layer14_out_num_data_valid  |   in|    2|     ap_fifo|                                                           layer14_out|       pointer|
|layer14_out_fifo_cap        |   in|    2|     ap_fifo|                                                           layer14_out|       pointer|
|layer14_out_empty_n         |   in|    1|     ap_fifo|                                                           layer14_out|       pointer|
|layer14_out_read            |  out|    1|     ap_fifo|                                                           layer14_out|       pointer|
|layer15_out_din             |  out|  336|     ap_fifo|                                                           layer15_out|       pointer|
|layer15_out_num_data_valid  |   in|    2|     ap_fifo|                                                           layer15_out|       pointer|
|layer15_out_fifo_cap        |   in|    2|     ap_fifo|                                                           layer15_out|       pointer|
|layer15_out_full_n          |   in|    1|     ap_fifo|                                                           layer15_out|       pointer|
|layer15_out_write           |  out|    1|     ap_fifo|                                                           layer15_out|       pointer|
+----------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

