

================================================================
== Vivado HLS Report for 'aesl_mux_load_4_4_x_s'
================================================================
* Date:           Thu May  4 21:41:17 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_minver_float
* Solution:       minver_4b_4x4
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.13|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    100|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       4|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       4|    100|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |sel_tmp2_fu_119_p2  |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_132_p2  |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp_fu_106_p2   |   icmp   |      0|  0|   1|           2|           1|
    |ap_return           |  select  |      0|  0|  32|           1|          32|
    |sel_tmp1_fu_111_p3  |  select  |      0|  0|  32|           1|          32|
    |sel_tmp3_fu_124_p3  |  select  |      0|  0|  32|           1|          32|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 100|           9|         101|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |tmp_64_reg_145           |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------+-----+-----+------------+-----------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | aesl_mux_load_4_4_x_s | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | aesl_mux_load_4_4_x_s | return value |
|ap_start         |  in |    1| ap_ctrl_hs | aesl_mux_load_4_4_x_s | return value |
|ap_done          | out |    1| ap_ctrl_hs | aesl_mux_load_4_4_x_s | return value |
|ap_idle          | out |    1| ap_ctrl_hs | aesl_mux_load_4_4_x_s | return value |
|ap_ready         | out |    1| ap_ctrl_hs | aesl_mux_load_4_4_x_s | return value |
|ap_ce            |  in |    1| ap_ctrl_hs | aesl_mux_load_4_4_x_s | return value |
|ap_return        | out |   32| ap_ctrl_hs | aesl_mux_load_4_4_x_s | return value |
|empty_7_Addr_A   | out |   32|    bram    |        empty_7        |     array    |
|empty_7_EN_A     | out |    1|    bram    |        empty_7        |     array    |
|empty_7_WEN_A    | out |    4|    bram    |        empty_7        |     array    |
|empty_7_Din_A    | out |   32|    bram    |        empty_7        |     array    |
|empty_7_Dout_A   |  in |   32|    bram    |        empty_7        |     array    |
|empty_8_Addr_A   | out |   32|    bram    |        empty_8        |     array    |
|empty_8_EN_A     | out |    1|    bram    |        empty_8        |     array    |
|empty_8_WEN_A    | out |    4|    bram    |        empty_8        |     array    |
|empty_8_Din_A    | out |   32|    bram    |        empty_8        |     array    |
|empty_8_Dout_A   |  in |   32|    bram    |        empty_8        |     array    |
|empty_9_Addr_A   | out |   32|    bram    |        empty_9        |     array    |
|empty_9_EN_A     | out |    1|    bram    |        empty_9        |     array    |
|empty_9_WEN_A    | out |    4|    bram    |        empty_9        |     array    |
|empty_9_Din_A    | out |   32|    bram    |        empty_9        |     array    |
|empty_9_Dout_A   |  in |   32|    bram    |        empty_9        |     array    |
|empty_10_Addr_A  | out |   32|    bram    |        empty_10       |     array    |
|empty_10_EN_A    | out |    1|    bram    |        empty_10       |     array    |
|empty_10_WEN_A   | out |    4|    bram    |        empty_10       |     array    |
|empty_10_Din_A   | out |   32|    bram    |        empty_10       |     array    |
|empty_10_Dout_A  |  in |   32|    bram    |        empty_10       |     array    |
|empty_11         |  in |    2|   ap_none  |        empty_11       |    scalar    |
|empty            |  in |   32|   ap_none  |         empty         |    scalar    |
+-----------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: tmp (7)  [1/1] 0.00ns
entry_ifconv:0  %tmp = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %empty)

ST_1: tmp_64 (8)  [1/1] 0.00ns
entry_ifconv:1  %tmp_64 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %empty_11)

ST_1: p_cast (9)  [1/1] 0.00ns
entry_ifconv:2  %p_cast = sext i32 %tmp to i64

ST_1: p_addr (18)  [1/1] 0.00ns
entry_ifconv:11  %p_addr = getelementptr [4 x float]* %empty_10, i64 0, i64 %p_cast

ST_1: empty_24 (19)  [2/2] 2.39ns
entry_ifconv:12  %empty_24 = load float* %p_addr, align 4

ST_1: p_addr_1 (20)  [1/1] 0.00ns
entry_ifconv:13  %p_addr_1 = getelementptr [4 x float]* %empty_7, i64 0, i64 %p_cast

ST_1: empty_25 (21)  [2/2] 2.39ns
entry_ifconv:14  %empty_25 = load float* %p_addr_1, align 4

ST_1: p_addr_2 (22)  [1/1] 0.00ns
entry_ifconv:15  %p_addr_2 = getelementptr [4 x float]* %empty_8, i64 0, i64 %p_cast

ST_1: empty_26 (23)  [2/2] 2.39ns
entry_ifconv:16  %empty_26 = load float* %p_addr_2, align 4

ST_1: p_addr_3 (24)  [1/1] 0.00ns
entry_ifconv:17  %p_addr_3 = getelementptr [4 x float]* %empty_9, i64 0, i64 %p_cast

ST_1: empty_27 (25)  [2/2] 2.39ns
entry_ifconv:18  %empty_27 = load float* %p_addr_3, align 4


 <State 2>: 5.13ns
ST_2: StgValue_14 (10)  [1/1] 0.00ns
entry_ifconv:3  call void (...)* @_ssdm_op_SpecMemCore([4 x float]* %empty_10, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_15 (11)  [1/1] 0.00ns
entry_ifconv:4  call void (...)* @_ssdm_op_SpecMemCore([4 x float]* %empty_9, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_16 (12)  [1/1] 0.00ns
entry_ifconv:5  call void (...)* @_ssdm_op_SpecMemCore([4 x float]* %empty_8, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_17 (13)  [1/1] 0.00ns
entry_ifconv:6  call void (...)* @_ssdm_op_SpecMemCore([4 x float]* %empty_7, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_18 (14)  [1/1] 0.00ns
entry_ifconv:7  call void (...)* @_ssdm_op_SpecInterface([4 x float]* %empty_10, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_19 (15)  [1/1] 0.00ns
entry_ifconv:8  call void (...)* @_ssdm_op_SpecInterface([4 x float]* %empty_9, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_20 (16)  [1/1] 0.00ns
entry_ifconv:9  call void (...)* @_ssdm_op_SpecInterface([4 x float]* %empty_8, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_21 (17)  [1/1] 0.00ns
entry_ifconv:10  call void (...)* @_ssdm_op_SpecInterface([4 x float]* %empty_7, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: empty_24 (19)  [1/2] 2.39ns
entry_ifconv:12  %empty_24 = load float* %p_addr, align 4

ST_2: empty_25 (21)  [1/2] 2.39ns
entry_ifconv:14  %empty_25 = load float* %p_addr_1, align 4

ST_2: empty_26 (23)  [1/2] 2.39ns
entry_ifconv:16  %empty_26 = load float* %p_addr_2, align 4

ST_2: empty_27 (25)  [1/2] 2.39ns
entry_ifconv:18  %empty_27 = load float* %p_addr_3, align 4

ST_2: sel_tmp (26)  [1/1] 1.54ns
entry_ifconv:19  %sel_tmp = icmp eq i2 %tmp_64, 0

ST_2: sel_tmp1 (27)  [1/1] 0.00ns (grouped into LUT with out node sel_tmp3)
entry_ifconv:20  %sel_tmp1 = select i1 %sel_tmp, float %empty_25, float %empty_24

ST_2: sel_tmp2 (28)  [1/1] 1.54ns
entry_ifconv:21  %sel_tmp2 = icmp eq i2 %tmp_64, 1

ST_2: sel_tmp3 (29)  [1/1] 1.37ns (out node of the LUT)
entry_ifconv:22  %sel_tmp3 = select i1 %sel_tmp2, float %empty_26, float %sel_tmp1

ST_2: sel_tmp4 (30)  [1/1] 1.54ns
entry_ifconv:23  %sel_tmp4 = icmp eq i2 %tmp_64, -2

ST_2: UnifiedRetVal (31)  [1/1] 1.37ns (out node of the LUT)
entry_ifconv:24  %UnifiedRetVal = select i1 %sel_tmp4, float %empty_27, float %sel_tmp3

ST_2: StgValue_32 (32)  [1/1] 0.00ns
entry_ifconv:25  ret float %UnifiedRetVal



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ empty_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ empty_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ empty_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ empty_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp           (read         ) [ 000]
tmp_64        (read         ) [ 011]
p_cast        (sext         ) [ 000]
p_addr        (getelementptr) [ 011]
p_addr_1      (getelementptr) [ 011]
p_addr_2      (getelementptr) [ 011]
p_addr_3      (getelementptr) [ 011]
StgValue_14   (specmemcore  ) [ 000]
StgValue_15   (specmemcore  ) [ 000]
StgValue_16   (specmemcore  ) [ 000]
StgValue_17   (specmemcore  ) [ 000]
StgValue_18   (specinterface) [ 000]
StgValue_19   (specinterface) [ 000]
StgValue_20   (specinterface) [ 000]
StgValue_21   (specinterface) [ 000]
empty_24      (load         ) [ 000]
empty_25      (load         ) [ 000]
empty_26      (load         ) [ 000]
empty_27      (load         ) [ 000]
sel_tmp       (icmp         ) [ 000]
sel_tmp1      (select       ) [ 000]
sel_tmp2      (icmp         ) [ 000]
sel_tmp3      (select       ) [ 000]
sel_tmp4      (icmp         ) [ 000]
UnifiedRetVal (select       ) [ 000]
StgValue_32   (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty_8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty_10">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty_11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="tmp_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_64_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="2" slack="0"/>
<pin id="46" dir="0" index="1" bw="2" slack="0"/>
<pin id="47" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_64/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="2" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="60" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_24/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_addr_1_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_1/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="2" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_25/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_addr_2_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_2/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="2" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_26/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_addr_3_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_3/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="2" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_27/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_cast_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sel_tmp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="2" slack="1"/>
<pin id="108" dir="0" index="1" bw="2" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="sel_tmp1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="sel_tmp2_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="2" slack="1"/>
<pin id="121" dir="0" index="1" bw="2" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sel_tmp3_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp3/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sel_tmp4_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="1"/>
<pin id="134" dir="0" index="1" bw="2" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="UnifiedRetVal_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="UnifiedRetVal/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="tmp_64_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="1"/>
<pin id="147" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="152" class="1005" name="p_addr_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="1"/>
<pin id="154" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_addr "/>
</bind>
</comp>

<comp id="157" class="1005" name="p_addr_1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="1"/>
<pin id="159" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_1 "/>
</bind>
</comp>

<comp id="162" class="1005" name="p_addr_2_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="1"/>
<pin id="164" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="p_addr_3_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="1"/>
<pin id="169" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="12" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="10" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="38" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="103"><net_src comp="98" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="104"><net_src comp="98" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="105"><net_src comp="98" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="106" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="69" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="57" pin="2"/><net_sink comp="111" pin=2"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="119" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="81" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="111" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="132" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="93" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="124" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="148"><net_src comp="44" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="151"><net_src comp="145" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="155"><net_src comp="50" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="160"><net_src comp="62" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="165"><net_src comp="74" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="170"><net_src comp="86" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="93" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: empty_7 | {}
	Port: empty_8 | {}
	Port: empty_9 | {}
	Port: empty_10 | {}
	Port: empty_11 | {}
	Port: empty | {}
 - Input state : 
	Port: aesl_mux_load_4_4_x_s : empty_7 | {1 2 }
	Port: aesl_mux_load_4_4_x_s : empty_8 | {1 2 }
	Port: aesl_mux_load_4_4_x_s : empty_9 | {1 2 }
	Port: aesl_mux_load_4_4_x_s : empty_10 | {1 2 }
	Port: aesl_mux_load_4_4_x_s : empty_11 | {1 }
	Port: aesl_mux_load_4_4_x_s : empty | {1 }
  - Chain level:
	State 1
		p_addr : 1
		empty_24 : 2
		p_addr_1 : 1
		empty_25 : 2
		p_addr_2 : 1
		empty_26 : 2
		p_addr_3 : 1
		empty_27 : 2
	State 2
		sel_tmp1 : 1
		sel_tmp3 : 2
		UnifiedRetVal : 3
		StgValue_32 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    sel_tmp1_fu_111   |    0    |    32   |
|  select  |    sel_tmp3_fu_124   |    0    |    32   |
|          | UnifiedRetVal_fu_137 |    0    |    32   |
|----------|----------------------|---------|---------|
|          |    sel_tmp_fu_106    |    0    |    1    |
|   icmp   |    sel_tmp2_fu_119   |    0    |    1    |
|          |    sel_tmp4_fu_132   |    0    |    1    |
|----------|----------------------|---------|---------|
|   read   |    tmp_read_fu_38    |    0    |    0    |
|          |   tmp_64_read_fu_44  |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |     p_cast_fu_98     |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    99   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|p_addr_1_reg_157|    2   |
|p_addr_2_reg_162|    2   |
|p_addr_3_reg_167|    2   |
| p_addr_reg_152 |    2   |
| tmp_64_reg_145 |    2   |
+----------------+--------+
|      Total     |   10   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   2  |   2  |    4   ||    2    |
| grp_access_fu_69 |  p0  |   2  |   2  |    4   ||    2    |
| grp_access_fu_81 |  p0  |   2  |   2  |    4   ||    2    |
| grp_access_fu_93 |  p0  |   2  |   2  |    4   ||    2    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  6.284  ||    8    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   99   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |    8   |
|  Register |    -   |   10   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   10   |   107  |
+-----------+--------+--------+--------+
