
<html><head><title>Parasitic Aware Design and Diva Verification</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2023-10-30" />
<meta name="CreateTime" content="1698695026" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how Cadence tools are used to perform parasitic aware design on analog signal circuits, in Virtuoso Analog Design Environment and Virtuoso Schematic Editor L/XL" />
<meta name="DocTitle" content="Virtuoso Parasitic Aware Design User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Parasitic Aware Design and Diva Verification" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="parasim" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-10-30" />
<meta name="ModifiedTime" content="1698695026" />
<meta name="NextFile" content="appD.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design,Custom IC Design" />
<meta name="PrevFile" content="appB.html" />
<meta name="c_product" content="Virtuoso Analog Design Environment,Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Analog Design Environment,Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Analog Design Environment,Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Parasitic Aware Design User Guide -- Parasitic Aware Design and Diva Verification" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="parasimIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="parasimTOC.html">Contents</a></li><li><a class="prev" href="appB.html" title="Backannotation of dcOp / Transient Values for M-Factor Devices">Backannotation of dcOp / Trans ...</a></li><li style="float: right;"><a class="viewPrint" href="parasim.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="appD.html" title="Parasitic Aware Design Workspace Configurations">Parasitic Aware Design Workspa ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso Parasitic Aware Design User Guide<br />Product Version IC23.1, November 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>C
<a id="pgfId-1063062"></a></h1>
<h1>
<a id="pgfId-1063064"></a><hr />
<a id="15309"></a>Parasitic Aware Design and Diva Verification<hr />
</h1>

<p>
<a id="pgfId-1058691"></a>This appendix describes parasitic aware design flows for analog and mixed-signal circuits. It comprises of the following sections: </p>
<ul><li>
<a id="pgfId-1059294"></a><a href="appC.html#77136">Diva Flow: Simulating Analog Circuits with Parasitic Aware Design</a></li><li>
<a id="pgfId-1059303"></a><a href="appC.html#33934">Diva Flow: Simulating Mixed-Signal Circuits with Parasitic Aware Design</a></li></ul>

<h2>
<a id="pgfId-1059306"></a><a id="77136"></a>Diva Flow: Simulating Analog Circuits with Parasitic Aware Design</h2>
<p>
<a id="pgfId-1059380"></a>This section describes how you can use Cadence<sup>&#174;</sup> tools to investigate the effect of parasitics on analog circuits. By accounting for the effect of parasitics, you can improve the accuracy of your circuit simulations. If your design includes digital or mixed-signal circuits, skip this section and use <a href="appC.html#33934">Diva Flow: Simulating Mixed-Signal Circuits with Parasitic Aware Design</a>.</p>
<p>
<a id="pgfId-1059950"></a>This section comprises of the following topics:</p>
<ul><li>
<a id="pgfId-1059951"></a><a href="appC.html#37009">Overview</a></li><li>
<a id="pgfId-1059955"></a><a href="appC.html#35041">Preparing Cell Libraries</a></li><li>
<a id="pgfId-1059959"></a><a href="appC.html#23479">Creating Designs</a></li><li>
<a id="pgfId-1059963"></a><a href="appC.html#31755">Creating Extracted Views</a></li><li>
<a id="pgfId-1059967"></a><a href="appC.html#40912">Creating and Using a Configuration</a></li><li>
<a id="pgfId-1059971"></a><a href="appC.html#32257">Simulating the Design</a></li><li>
<a id="pgfId-1059975"></a><a href="appC.html#42242">Probing Parasitic Values</a></li><li>
<a id="pgfId-1059979"></a><a href="appC.html#19685">Backannotating Parasitic Values</a></li></ul>







<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1059983"></a>For more information on Diva see the <em><a actuate="user" class="URL" href="../divaref/divarefTOC.html#firstpage" show="replace" xml:link="simple">Diva Reference</a></em>.</div>

<h3>
<a id="pgfId-1059391"></a><a id="37009"></a>Overview</h3>

<p>
<a id="pgfId-1059393"></a>Simulating an analog circuit with parasitics requires these steps.</p>
<ol><li>
<a id="pgfId-1059394"></a>Preparing cell libraries</li><li>
<a id="pgfId-1059395"></a>Creating an analog_extracted view of your design</li></ol>


<p>
<a id="pgfId-1059396"></a>In this step, the tool calculates parasitics from information in the layout view of your circuit.</p>
<p>
<a id="pgfId-1059400"></a>The following flow diagram illustrates the substeps in creating an analog_extracted view using the Diva<sup>&#174;</sup> physical verification tool. The substeps for the Cadence RC network reducer are shown with dotted lines because they are optional.</p>
<p class="webflare-indent1">
<a id="pgfId-1059472"></a></p>
<div class="webflare-div-image">
<img width="631" height="528" src="images/appC-2.gif" /></div>

<ol><li>
<a id="pgfId-1059473"></a>Creating a configuration for your design.</li><li>
<a id="pgfId-1059474"></a>Simulating the design with parasitics included</li></ol>

<p>
<a id="pgfId-1059475"></a>After a successful simulation, you can select terminals and device pins on the schematic and use plot commands to display the results in a waveform window. The resulting waveforms can be used with all Virtuoso analog design environment (ADE) calculation and analysis tools.</p>

<h3>
<a id="pgfId-1059479"></a><a id="35041"></a><a id="marker-1059477"></a><a id="marker-1059478"></a>Preparing Cell Libraries</h3>

<p>
<a id="pgfId-1059480"></a>Before you can follow the flow outlined in this chapter, you need to provide the following views and component description format (CDF) information for analog primitives and parasitic cells.</p>

<p>
<a id="pgfId-1059502"></a></p>
<table class="webflareTable" id="#id1059481">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1059483">
<a id="pgfId-1059483"></a>Analog primitives must have</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1059485">
<a id="pgfId-1059485"></a>Parasitic cells (such as presistors and pcapacitors) must have</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1059487"></a>symbol cellview</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1059489"></a>symbol cellview</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1059491"></a>layout cellview or extraction rules that the extractor will recognize</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1059493"></a>auLvs cellview for analog primitives</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1059495"></a>Model matching the simulator you use</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1059497"></a>CDF simulation information for auLvs</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1059499"></a>auLvs cellview that provides parameter values used by LVS</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1059501"></a>CDF component parameters for resistance (r) and capacitance (c)</p>
</td>
</tr>
</tbody></table>

<p>
<a id="pgfId-1059506"></a>The <code>analogLib</code> library contains examples of analog primitives and parasitic cells that you can copy to create your cell library.</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1059507"></a>You can find the <code>analogLib</code> in the following hierarchy: </div>
<p>
<a id="pgfId-1059508"></a><code>$CDS_INST_DIR/tools/dfII/etc/cdslib/artist/analogLib</code></p>

<h4>
<a id="pgfId-1062455"></a>Transferring Schematics from Diva to Assura</h4>

<p>
<a id="pgfId-1062460"></a>Any schematics, with placed estimated parasitic devices, that have been used with Diva will not be recognized if transferred to the Assura flow.</p>
<p>
<a id="pgfId-1062478"></a>This is because the LVS (layout versus schematic) checks will ignore the following (shorted) devices: <code>presistor</code>, <code>pinductor</code>, <code>tline2</code>, <code>tline3</code>, <code>tline4</code>, <code>tline4x</code>, <code>tline4p</code>.</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1062472"></a><code>pcapacitor</code>, <code>pdiode</code>, and <code>tline1</code> are opened as expected.</div>

<h4>
<a id="pgfId-1059511"></a>Preparing Technology Files</h4>

<p>
<a id="pgfId-1059513"></a><a id="Technology Files"></a>To prepare a library for parasitic extraction,</p>
<ol><li>
<a id="pgfId-1059514"></a>Describe the technology layers. <br />
<a id="pgfId-1059516"></a>For details about the technology layers, refer to the <em><a actuate="user" class="URL" href="../techfileuser/techfileuserTOC.html#firstpage" show="replace" xml:link="simple">Incremental Technology Databases and Display Resources User Guide</a></em>.</li><li>
<a id="pgfId-1059518"></a>Add or modify the verification rules used by the Diva processes DRC, Extract, and LVS. <br />
<a id="pgfId-1059521"></a>Refer to the <em><a actuate="user" class="URL" href="../divaref/divarefTOC.html#firstpage" show="replace" xml:link="simple">Diva Reference</a></em> for details about creating verification and extraction rules.</li></ol>




<h4>
<a id="pgfId-1059522"></a>Adding Component Description Format Simulation Information</h4>

<p>
<a id="pgfId-1059525"></a>Refer to the <em><a actuate="user" class="URL" href="../cdfuser/cdfuserTOC.html#firstpage" show="replace" xml:link="simple">Component Description Format User Guide</a></em> for more details about the steps in this section.</p>
<p>
<a id="pgfId-1059529"></a>To netlist primitives correctly, you must verify the auLvs CDF parameters for each primitive. </p>
<ol><li>
<a id="pgfId-1059530"></a>Start the Cadence software by typing <code>virtuoso&amp; </code>at the command prompt.</li></ol>

<p>
<a id="pgfId-1059531"></a>For more information about the options you can use with the command to start the software, refer to the <em><a actuate="user" class="URL" href="../wincfg/wincfgTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Design Environment User Guide</a></em>.</p>

<ol><li>
<a id="pgfId-1059533"></a>In the command interpreter window (CIW), choose <em>Tools &#8211; CDF &#8211; Edit</em>.<br />
<a id="pgfId-1059536"></a>The Edit Component CDF form appears.</li><li>
<a id="pgfId-1059537"></a>In the upper portion of the form, choose <em>Cell</em> for <em>CDF Selection</em> and <em>Base</em> for <em>CDF Type</em>.<br />
<a id="pgfId-1059538"></a>You must edit the base-level CDF for changes to be effective.</li><li>
<a id="pgfId-1059539"></a>Fill in the <em>Library Name</em> and <em>Cell Name</em> fields, or click the <em>Browse</em> button to select the cell.<br />
<a id="pgfId-1059540"></a>The Edit Component CDF form expands to display additional information.</li><li>
<a id="pgfId-1059541"></a>In the <em>Simulator Information</em> area of the expanded Edit Component CDF form, click <em>Edit</em>.<br />
<a id="pgfId-1059542"></a>The Edit Simulation Information form appears, displaying existing CDF information about auLvs netlisting.</li><li>
<a id="pgfId-1059543"></a>Select <em>auLvs</em> in the <em>Choose Simulator</em> drop-down list box.</li><li>
<a id="pgfId-1059545"></a>Ensure that the <em>netlistProcedure</em> field specifies <code>ansLvsCompPrim</code>. This is the internal auLvs procedure for netlisting primitives.</li><li>
<a id="pgfId-1059547"></a>In the <em>instParameters</em> field, specify the parameters you want in the netlist.<br />
<a id="pgfId-1059548"></a>A component can have several parameters, such as temperature coefficients, that do not apply to LVS netlist comparison. You LVS comparison rules tell LVS how to handle such parameters.<br />
<a id="pgfId-1059551"></a>If <code>model</code> is included in the <em>instParameters</em> field, auLvs uses the value of the model property in the instance instead of the value of <em>componentName</em> in the netlist.</li><li>
<a id="pgfId-1059552"></a>In the <em>componentName</em> field, type the component name you want included in the netlist.<br />
<a id="pgfId-1059555"></a>This optional field allows you to use a common name in the netlist for different cells. For example, 3-terminal cellviews (with programmable bulk nodes) and 4-terminal cellviews (with a bulk node as a pin) that have distinct names like <code>nmos3</code> and <code>nmos4</code> can be netlisted with the same component name like <code>nmos</code>.<br />
<a id="pgfId-1059561"></a>The component names <code>pcapacitor</code>, <code>presistor</code>, <code>pinductor</code>, and <code>pdiode</code> are used for parasitic devices. All these devices are removed from the netlist before layout versus schematic (LVS) runs, but are used in simulation and backannotation. For presistors and pinductors, the nets are shorted together.</li><li>
<a id="pgfId-1059564"></a>In the <em>termOrder</em> field, type the names of the device terminals as they appear in the symbol cellview.<br />
<a id="pgfId-1059567"></a>This is the order in which the terminals are netlisted.</li><li>
<a id="pgfId-1059569"></a>If <em>termOrder</em> uses programmable nodes, type the names of the terminals in <em>deviceTerminals</em>.<br />
<a id="pgfId-1059570"></a>The input is the same as for <em>termOrder</em>, but programmable nodes are replaced by names in this field.</li><li>
<a id="pgfId-1059573"></a>For existing designs that use older databases, use <em>prop</em> <em>Mapping</em> to change the name of an instance parameter.<br />
<a id="pgfId-1059575"></a>This allows instParameter names that use lowercase letters to be mapped to LVS rules that are defined in uppercase letters.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1059576"></a>Do not use this feature for new designs.</div></li><li>
<a id="pgfId-1059579"></a>In the <em>Permute Rule</em> field, specify the LVS permute rule used to define equivalent pins.</li><li>
<a id="pgfId-1059580"></a>Click <em>OK</em> on the Edit Simulation Information form and <em>Apply</em> on the Edit Component CDF form to accept your changes.</li></ol>
























<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1059583"></a>The CDF parse<em>AsNumber</em> property distinguishes strings from numbers in numeric parameters. String parameters without the <em>parseAsNumber</em> property set to <em>true</em> are netlisted as strings beginning and ending with &#8220;\&#8221;. This feature is <em>not</em> compatible with releases before 4.4.2.</div>

<h3>
<a id="pgfId-1059585"></a><a id="23479"></a>Creating Designs</h3>

<p>
<a id="pgfId-1059588"></a>If you intend to extract parasitic components from the layout view and run a simulation with parasitics, use the following guidelines to avoid problems as you plan your design.</p>
<ul><li>
<a id="pgfId-1059595"></a>Devices with the c<em>omponentName</em> parameter set to <em>pcapacitor</em>, pre<em>sistor</em>, pin<em>ductor</em>, and p<em>diode</em> are automatically removed from the netlist. Do not use these names for your components.</li><li>
<a id="pgfId-1059600"></a>Nets are shorted together for LVS on presistors and pinductors.</li><li>
<a id="pgfId-1059604"></a>Do not use the LVS per<em>muteDevice</em> parameter to match groups of components in a series because that makes it impossible to determine which device is which for waveform probing.</li></ul>



<h3>
<a id="pgfId-1059607"></a><a id="31755"></a>Creating <a id="marker-1059606"></a>Extracted Views</h3>

<p>
<a id="pgfId-1059611"></a>You use the Diva physical verification tool to extract parasitics from the layout view of a block. Then you use LVS to compare the extracted view to the schematic view to identify areas that are not consistent between the views. After a successful LVS run, you create an analog_extracted view of the design.</p>

<h4>
<a id="pgfId-1059615"></a>Extracting Parasitics</h4>

<p>
<a id="pgfId-1059618"></a>To extract parasitics from the layout view of a cell or block,</p>

<div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1059619"></a>
Ensure that the environment variable <code>CDS_Netlisting_Mode</code> is set to <code>Analog</code>:</div>

<ol><li>
<a id="pgfId-1059621"></a>Choose <em>Verify &#8211; Extract</em> from the layout cellview of the cell.<br />
<a id="pgfId-1059624"></a>The Extractor form appears.</li><li>
<a id="pgfId-1059626"></a>Choose <em>flat</em> for <em>Extract Method</em>.<br />
<a id="pgfId-1059627"></a>You need to use flat extraction because parasitic capacitance values can vary between different instances of the same cell. Each cell, therefore, must be extracted.</li><li>
<a id="pgfId-1059628"></a>(Optional) Choose <em>Join Nets With Same Name</em>.<br />
<a id="pgfId-1059629"></a>This ensures that nets with the same name are joined automatically. </li><li>
<a id="pgfId-1059630"></a>To select the types of parasitics you want extracted, click <em>Set Switches</em>.<br />
<a id="pgfId-1059634"></a>The Set Switches form appears. The parasitics displayed vary, depending on the extraction rules file defined for your design. In some cases, you do not need to make any selections.<br />
<a id="pgfId-1059635"></a>To select more than one item, click your first selection, then hold down the <code>Control</code> key and make the rest of your selections.</li><li>
<a id="pgfId-1059636"></a>When you have specified the parasitics you want, click <em>OK</em>.<br />
<a id="pgfId-1059637"></a>The Extractor form reappears with the parasitics you selected in the<em> Switch Names</em> field.</li><li>
<a id="pgfId-1059638"></a>Click <em>OK</em> or <em>Apply</em> to create the extracted views.<br />
<a id="pgfId-1059639"></a>A message in the command interpreter window (CIW) tells you when the extraction process is complete.</li></ol>













<h4>
<a id="pgfId-1059649"></a>Comparing Schematic and Extracted Views</h4>

<p>
<a id="pgfId-1059651"></a>To compare the schematic view with the extracted view created earlier, follow these steps. </p>
<ol><li>
<a id="pgfId-1059653"></a>From a window displaying the extracted view, choose<em> Verify &#8211; LVS</em>.<br />
<a id="pgfId-1059657"></a>The LVS form appears.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1060130"></a>For more information on the LVS form see <a actuate="user" class="URL" href="../divaref/chap14.html#firstpage" show="replace" xml:link="simple">Verify Menu Commands</a> in the Diva Reference.</div></li><li>
<a id="pgfId-1059658"></a>Depending on which views are open, use one of the following procedures to identify the schematic and extracted views that you want to compare.<br />
<a id="pgfId-1059670"></a><table class="webflareTable webflareTableIndent" id="#id1059659">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1059661">
<a id="pgfId-1059661"></a>If both the schematic and extracted views are open</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1059663">
<a id="pgfId-1059663"></a>If only the extracted view is open</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<csf-cell-step1list>
<ol><li>
<a id="pgfId-1059665"></a>Click the <em>Sel by Cursor</em> button below the schematic detail, then click the cursor in the open schematic view.
  </li><li>
<a id="pgfId-1059666"></a>Do the same for the extracted view.
  </li></ol>


</csf-cell-step1list></td>
<td class="webflareTd" colspan="1" rowspan="1">
<csf-cell-step1list>
<ol><li>
<a id="pgfId-1059668"></a>Click the <em>Sel by Cursor</em> button below the extracted detail, then click the cursor in the open extracted view.
  </li><li>
<a id="pgfId-1059669"></a>Click the <em>Browse</em> button below the schematic detail and select the schematic view.
  </li></ol>


</csf-cell-step1list></td>
</tr>
</tbody></table></li><li>
<a id="pgfId-1059672"></a>Enter the names of the rules file and rules library for the Diva LVS rules.</li><li>
<a id="pgfId-1059676"></a>Click the <em>Run</em> button to begin the comparison.</li><li>
<a id="pgfId-1059677"></a>When the comparison finishes, click <em>Info</em>.</li></ol>











<p>
<a id="pgfId-1059678"></a>The Display Run Information form appears.</p>

<ol><li>
<a id="pgfId-1059683"></a>Click <em>Log File</em>.<br />
<a id="pgfId-1059684"></a>Scroll through the log file to the netlist comparison section near the end of the file. This section identifies any mismatches between the two files. Each error is described in the sections following the comparison results.<br />
<a id="pgfId-1059686"></a>Not all mismatches are fatal. Look over the comparison results to determine if you need to correct one of the files and redo the extraction and comparison or if you can proceed with the views as they are.</li><li>
<a id="pgfId-1059687"></a>Choose<em> File &#8211; Close Window</em> in the log file window.</li><li>
<a id="pgfId-1059688"></a>Click <em>Cancel</em> in the Display Run Information form.</li><li>
<a id="pgfId-1059689"></a>Correct any problems in the schematic or extracted views.</li><li>
<a id="pgfId-1059690"></a>If necessary, rerun the comparison.</li></ol>







<h4>
<a id="pgfId-1059691"></a>Building an analog_extracted View<a id="extParSelectAnnot"></a></h4>

<p>
<a id="pgfId-1059692"></a>When the comparison between schematic and extracted views is acceptable, you need to select the parasitics to use for simulation. You also need to build the analog_extracted view.</p>
<ol><li>
<a id="pgfId-1059696"></a>In the LVS form, click <em>Build Analog</em>.<br />
<a id="pgfId-1059697"></a>The Build Analog Extracted View form appears.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1060140"></a>For more information on the LVS form see <a actuate="user" class="URL" href="../divaref/chap14.html#firstpage" show="replace" xml:link="simple">Verify Menu Commands</a> in the Diva Reference.</div></li><li>
<a id="pgfId-1059699"></a>Select one of the following choices to specify the analog parasitics that you want to use for simulation.<br />
<a id="pgfId-1059724"></a><table class="webflareTable webflareTableIndent" id="#id1059700">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1059702">
<a id="pgfId-1059702"></a>Select</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1059704">
<a id="pgfId-1059704"></a>If you want to</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1059706"></a><em>Include All</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1059708"></a>Simulate with all the parasitics that have been extracted.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1059710"></a><em>Set From Schematic<br />  </em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1059712"></a>Select parasitics to include in the simulation by placing special symbols (spresistor, spcapacitor, spinductor, and spcapacitor2) on nets in the schematic view. The spcapacitor2 device is used to include parasitics in the simulation that appear between two specified nets. If you add or remove symbols from the schematic, click <em>Check</em> and <em>Save</em> to save the modified view.</p>
<p>
<a id="pgfId-1059713"></a>The parasitics you select by placing these symbols (which are provided in <code>sbaLib</code>) are the only ones included in the simulation.</p>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1059714"></a>The <code>sbaLib</code> can be found at the following location in the Cadence installation:</div>

<p>
<a id="pgfId-1059715"></a><code>&lt;installation_dir&gt;/tools/dfII/etc/cdslib/artist/sbaLib</code></p>
<p>
<a id="pgfId-1059716"></a>To define this library in your <code>cds.lib</code> you need to set the following:</p>
<p>
<a id="pgfId-1059717"></a><code>DEFINE sbaLib &lt;installation_dir&gt;/tools/dfII/etc/cdslib/artist/sbaLib</code></p>
<p>
<a id="pgfId-1059719"></a>If you choose <em>Set From Schematic</em> and click <em>OK</em> without identifying any nets on the schematic, the Extracted Parasitics Selective Annotation form asks you to confirm your choice.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1059721"></a><em>None</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1059723"></a>Simulate with none of the parasitics.</p>
</td>
</tr>
</tbody></table></li><li>
<a id="pgfId-1059725"></a>Click <em>OK</em> to accept your settings and build the analog_extracted view. </li></ol>









<h3>
<a id="pgfId-1059727"></a><a id="40912"></a>Creating and Using a Configuration</h3>

<p>
<a id="pgfId-1059728"></a>This section explains how to set up a configuration so that the simulator runs with the analog_extracted view created in the previous step. The steps given here for using the Cadence Hierarchy Editor to create a configuration are abbreviated. For complete information, see the <em><a actuate="user" class="URL" href="../cdshiereditor/cdshiereditorTOC.html#firstpage" show="replace" xml:link="simple">Cadence Hierarchy Editor User Guide</a></em>.</p>
<p>
<a id="pgfId-1059734"></a>To create a configuration for your design,</p>
<ol><li>
<a id="pgfId-1059736"></a>From the CIW, choose <em>File &#8211; New &#8211; Cellview</em>.<br />
<a id="pgfId-1059739"></a>The Create New File form appears.</li><li>
<a id="pgfId-1059740"></a>Choose the library for the new file.</li><li>
<a id="pgfId-1059742"></a>Type the name of the cell for which you want to create the configuration. </li></ol>




<p>
<a id="pgfId-1059743"></a>The top-level cell for your design is usually the appropriate cell to use.</p>

<ol><li>
<a id="pgfId-1059744"></a>If you do not want to use <code>config</code> as the view name, type the name you want into the <em>View Name</em> field.</li><li>
<a id="pgfId-1059745"></a>Choose <em>Hierarchy-Editor</em> from the <em>Tool</em> drop-down list box.</li><li>
<a id="pgfId-1059747"></a>Ensure that the <em>Library path file</em> field correctly specifies the <code>cds.lib</code> file that contains the paths to your libraries.</li><li>
<a id="pgfId-1059748"></a>Click <em>OK</em>.</li></ol>




<p>
<a id="pgfId-1059751"></a>The New Configuration form appears.</p>

<ol><li>
<a id="pgfId-1059752"></a>Click the <em>Use Template</em> button located at the bottom of the form.</li></ol>

<p>
<a id="pgfId-1059753"></a>The Use Template form appears.</p>

<ol><li>
<a id="pgfId-1059754"></a>Select a template that is compatible with the simulator you are running from the <em>Name</em> drop-down list box.</li><li>
<a id="pgfId-1059755"></a>Click <em>OK</em> in the Use Template form.<br />
<a id="pgfId-1059757"></a>The New Configuration form redisplays with default data for the <em>Top Cell</em> and <em>Global Bindings</em> sections. This allows you to modify a typical view list and stop list, rather than creating them from scratch.<br />
<a id="pgfId-1059758"></a>Templates exist for each of the simulators. To create templates that provide defaults for these fields, see the <em><a actuate="user" class="URL" href="../cdshiereditor/cdshiereditorTOC.html#firstpage" show="replace" xml:link="simple">Cadence Hierarchy Editor User Guide</a></em>.</li><li>
<a id="pgfId-1059760"></a>In the <em>Top Cell</em> section, enter the library, cell name, and schematic cellview from which to build the configuration.<br />
<a id="pgfId-1059761"></a>Be sure to specify <em>schematic</em> for the view type because the configuration is built from the original schematic of your design.</li><li>
<a id="pgfId-1059762"></a>Click <em>OK</em>.<br />
<a id="pgfId-1059765"></a>The Hierarchy Editor window displays your data. <br />
<a id="pgfId-1059766"></a>The Hierarchy Editor window configures the design by using a default <em>View List</em> and <em>Stop List</em> in the <em>Global Bindings</em> section. You need to modify these lists for your design.</li><li>
<a id="pgfId-1059768"></a>Use one of the following methods to specify the analog_extracted view for the cells or blocks for which you want parasitics simulated.<br />
<a id="pgfId-1059784"></a><table class="webflareTable webflareTableIndent" id="#id1059770">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1059772">
<a id="pgfId-1059772"></a>To specify views for individual blocks</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1059774">
<a id="pgfId-1059774"></a>To specify views for multiple blocks</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<csf-cell-step1list>
<ol><li>
<a id="pgfId-1059776"></a>In the <em>Instance Binding</em> section of the Hierarchy Editor window, position the cursor in the <em>View To Use</em> column of the appropriate block.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1059777"></a>If the <em>Instance Binding</em> section is not visible in the window, choose<em> View &#8211; Instance</em> <em>Table</em> to display this section.</div></li><li>
<a id="pgfId-1059778"></a>Press the right mouse key to display a list of commands.</li><li>
<a id="pgfId-1059779"></a>Choose <em>Select View </em>to display the list of views for this block.</li><li>
<a id="pgfId-1059780"></a>Choose <em>analog_extracted</em> as the view for this block.</li></ol>





</csf-cell-step1list></td>
<td class="webflareTd" colspan="1" rowspan="1">

<ul><li>
<a id="pgfId-1059782"></a>In the <em>Global Bindings</em> section of the Hierarchy Editor window, add <code>analog_extracted</code> as the first view in the <em>View List</em> text field.<br />
<a id="pgfId-1059783"></a>This ensures that the analog_extracted view is the selected view for every cell that has an analog_extracted view.
  </li></ul>


</td>
</tr>
</tbody></table></li><li>
<a id="pgfId-1059785"></a>Choose <em>View &#8211; Update</em> to reconfigure the design to reflect your changes.</li></ol>















<p>
<a id="pgfId-1059786"></a>The Update Sync-up form appears.</p>

<ol><li>
<a id="pgfId-1059787"></a>Click <em>OK</em>.</li><li>
<a id="pgfId-1059788"></a>Choose <em>File &#8211; Save </em>to save the configuration with your changes.</li><li>
<a id="pgfId-1059789"></a>Choose <em>File &#8211; Exit </em>to close the Hierarchy Editor.</li></ol>



<h3>
<a id="pgfId-1059791"></a><a id="32257"></a>Simulating the Design</h3>

<p>
<a id="pgfId-1059794"></a>To run the simulation,</p>
<ol><li>
<a id="pgfId-1059795"></a>In the CIW, choose <em>Tools &#8211; Analog Environment &#8211; Simulation</em>.</li></ol>

<p>
<a id="pgfId-1059796"></a>The Analog Design Environment Simulation window appears.</p>

<ol><li>
<a id="pgfId-1059797"></a>Choose <em>Setup &#8211; Design</em>.</li></ol>

<p>
<a id="pgfId-1059798"></a>The Choosing Design form appears.</p>

<ol><li>
<a id="pgfId-1059799"></a>Select the library and cell name of your design.</li><li>
<a id="pgfId-1059800"></a>Select <em>config</em> from the <em>View Name</em> drop-down list box.</li><li>
<a id="pgfId-1059801"></a>Click <em>OK</em>.<br />
<a id="pgfId-1059802"></a>This view supplies configuration as well as schematic information.</li><li>
<a id="pgfId-1059803"></a>In the Analog Design Environment Simulation window, choose your simulator, model path, environment variables, analyses, and simulator options.</li><li>
<a id="pgfId-1059804"></a>Choose <em>Simulation &#8211; Run</em>.<br />
<a id="pgfId-1059805"></a>When complete, the schematic appears so that you can select outputs and probe the design.</li><li>
<a id="pgfId-1059806"></a>Choose <em>Outputs &#8211; Set from Schematic</em>.</li><li>
<a id="pgfId-1059807"></a>Select the terminals in the schematic, or in the layout views of the blocks where parasitics were extracted, to define outputs.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1059808"></a>The only places where connections on different views are guaranteed to match are on component terminals.</div></li></ol>










<h3>
<a id="pgfId-1059810"></a>Probing Parasitic Values<a id="42242"></a></h3>

<p>
<a id="pgfId-1059814"></a>By probing the schematic or extracted view, you can examine the instances of parasitic components. To probe parasitic values, follow these steps.</p>

<div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1059815"></a>
Parasitic probing in the Diva flow only works for simple nets. For full probing on iterated instances, bus wires, and wire bundles, you should use the parasitic&#8217;s Assura flow. For more information, see </div>

<ol><li>
<a id="pgfId-1059816"></a>In the LVS form, click the <em>Parasitic Probe</em> button.<br />
<a id="pgfId-1059819"></a>The Parasitic Probing form appears.</li><li>
<a id="pgfId-1059820"></a>In the <em>Max list size</em> field, specify how many parasitic instances to display.</li><li>
<a id="pgfId-1059822"></a>Sort parasitics by resistance or capacitance by selecting <em>R </em>or <em>C</em>.</li><li>
<a id="pgfId-1059824"></a>Click the appropriate button to specify which parasitics should be collected.<ul><li>
<a id="pgfId-1059825"></a>Click <em>Whole Net</em> and then select a net in the schematic or extracted view to display an ordered list of all the parasitics on the net. The largest resistances or capacitances appear at the top of the list.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1059826"></a>You can click the <em>Save</em> button in the displayed Parasitics for net... form to save a text file of the parasitic results.</div></li><li>
<a id="pgfId-1059827"></a>Click <em>Point to Point</em> and then select two pins or instance pins (on the same net) in the schematic or extracted view to collect all the parasitics between two points.</li><li>
<a id="pgfId-1059828"></a>Click <em>Net to Net</em> and then select two nets in the schematic or extracted view to collect parasitic capacitances between two different nets.</li></ul><br />
<a id="pgfId-1059829"></a>A list of the collected parasitic instances appears. Select an instance from this list to highlight the component symbol associated with this parasitic on the extracted view.</li></ol>










<h4>
<a id="pgfId-1059830"></a>Probing Using the Diva Probing Form</h4>

<p>
<a id="pgfId-1059831"></a>If you choose to probe on a net by selecting <em>Tools &#8211; Diva &#8211; Verify &#8211; Probe</em>, you should be aware that the only probing option supported here, by parasitic aware design in the Diva flow, is where you choose to select <em>Probing Method: single w/o parasitics</em>, and then click the <em>Add Devs for Net</em> option.</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1059833"></a>For information on using the Probing form, see the <a actuate="user" class="URL" href="../divaref/chap14.html#firstpage" show="replace" xml:link="simple">Verify Menu Commands</a> chapter in the <em><a actuate="user" class="URL" href="../divaref/divarefTOC.html#firstpage" show="replace" xml:link="simple">Diva Reference</a></em>.</div>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1059835"></a>Iterated instances, bus wires, and wire bundles are only partially supported using Diva probe functionality. For full support of these, you should use the Assura flow as described in chapters 1 and 2.</div>

<h4>
<a id="pgfId-1059843"></a><a id="Out of Context Probing"></a><a id="95614"></a>Out of Co<a id="OutOfContextProbing"></a>ntext Probing</h4>

<p>
<a id="pgfId-1059844"></a>A cell view is said to be <em>in context</em> when it is the view that is &#8220;bound&#8221; via the configuration, that is, the view that is picked up by the simulator.</p>
<p>
<a id="pgfId-1059845"></a>A view can therefore be classified as being <em>out of context</em> when it is not the current bound view. For example, if you want to use an analog_extracted view in your simulation, you need to set up a configuration that will override the default view for one or more instances, likely to be schematic, to be &#8220;analog_extracted&#8221;.</p>
<p>
<a id="pgfId-1059846"></a>When you now simulate this design, any views that are bound to &#8220;analog_extracted&#8221; will be netlisted to include the parasitics in them.</p>

<h4><em>
<a id="pgfId-1059847"></a>Performing Out of Context Probing</em></h4>

<p>
<a id="pgfId-1059848"></a>To perform out of context probing, using the above example, you would therefore have to descend into a view that is not analog_extracted, e.g. the schematic view.</p>
<p>
<a id="pgfId-1059849"></a>From here, you would perform simulation probing within that view, for example from the Analog Development Environment (ADE). Within the ADE, you would select either:</p>
<p>
<a id="pgfId-1059850"></a><em>Results &#8211; Direct Plot &#8211; Transient Signal</em></p>
<p>
<a id="pgfId-1059851"></a>or</p>
<p>
<a id="pgfId-1059852"></a><em>Results &#8211; Plot Outputs &#8211; Transient Signal</em>.</p>

<div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1059853"></a>
If you are attempting a full chip simulation of an <code>analog_extracted</code> view, this can occasionally fail during the reading of the design with an &#8220;out of memory&#8221; error. If this happens, it can be due to the chip being too big to simulate. The recommendation, if this occurs, is to break the chip up into smaller blocks and then simulate partially with extracted views and partially with schematic views.</div>
<h3>
<a id="pgfId-1059855"></a><a id="19685"></a>Backannotating Parasitic Values<a id="auLvsBackAnnotPrintForm"></a></h3>

<ol><li>
<a id="pgfId-1059859"></a>Click the <em>Backannotate</em> button on the LVS form to backannotate the resistances and capacitances to the schematic.<br />
<a id="pgfId-1059862"></a>The Parasitic Backannotation form appears.</li><li>
<a id="pgfId-1059863"></a>Select the font size and label offsets that you want and click the <em>Add Parasitics</em> button. <br />
<a id="pgfId-1059864"></a>Resistance and capacitance labels appear on the schematic view. To see them, you might need to zoom in on a portion of the schematic. </li></ol>



<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1064013"></a>The new information displayed on the schematic is for viewing only. Using the <em>Add Parasitics</em> button does not include the parasitics in the schematic.</div>
<ol><li>
<a id="pgfId-1059866"></a>Click the <em>Remove Parasitics</em> button to remove these labels.</li><li>
<a id="pgfId-1059869"></a>Choose <em>Print All</em> to write all of the parasitics to a file.<br />
<a id="pgfId-1059870"></a>The Print All Parasitics form appears.</li><li>
<a id="pgfId-1059871"></a>Click the appropriate <em>Sort Parasitics by</em> button.<br />
<a id="pgfId-1059872"></a>Select <em>R</em> for a list sorted by resistance or <em>C</em> for a list sorted by capacitance.</li><li>
<a id="pgfId-1060203"></a>Specify the filename for the printed listing.</li></ol>





<h2>
<a id="pgfId-1059304"></a><a id="33934"></a>Diva Flow: Simulating Mixed-Signal Circuits with Parasitic Aware Design</h2>
<p>
<a id="pgfId-1059365"></a>The information in this section describes how you can use Cadence<sup>&#174;</sup> tools to investigate the effect of parasitics on mixed-signal circuits. By accounting for the effect of parasitics, you can improve the accuracy of your circuit simulations. If your design includes only analog circuits, go to <a href="appC.html#77136">Diva Flow: Simulating Analog Circuits with Parasitic Aware Design</a>.</p>
<p>
<a id="pgfId-1061786"></a>This section comprises of the following topics:</p>
<ul><li>
<a id="pgfId-1061787"></a><a href="appC.html#14574">Overview</a></li><li>
<a id="pgfId-1061835"></a><a href="appC.html#19064">Estimating Delays (Pre-Layout)</a></li><li>
<a id="pgfId-1061839"></a><a href="appC.html#15792">Calculating Delays (Post-Layout)</a></li><li>
<a id="pgfId-1061843"></a><a href="appC.html#20530">Preparing for Post-Layout Mixed-Signal Parasitic Aware Design</a></li><li>
<a id="pgfId-1061847"></a><a href="appC.html#14234">Probing Parasitic Values</a></li></ul>




<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1062184"></a>For more information on Diva see the <em><a actuate="user" class="URL" href="../divaref/divarefTOC.html#firstpage" show="replace" xml:link="simple">Diva Reference</a></em>.</div>

<h3>
<a id="pgfId-1060209"></a><a id="14574"></a>Overview</h3>

<p>
<a id="pgfId-1060211"></a>The flows in this section describe two ways to calculate delays for mixed-signal circuits. </p>
<ul><li>
<a id="pgfId-1060212"></a>You can estimate delays before layout by using timing library format (TLF) and fan-in and fan-out information. </li><li>
<a id="pgfId-1060213"></a>You can use layout information to determine delays with increased accuracy.</li></ul>

<p>
<a id="pgfId-1060217"></a>The pre-layout flow is discussed in <a href="appC.html#19064">Estimating Delays (Pre-Layout)</a> For information on using layout information to calculate delays, see <a href="appC.html#15792">Calculating Delays (Post-Layout)</a>.</p>

<div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1060221"></a>
Before following any of the flows in this chapter, be sure that the environment variable <code>CDS_Netlisting_Mode</code> is set to <code>Analog</code>. To ensure that all the tools for the flow are available, start your session with the command <code>virtuoso</code>.</div>

<p>
<a id="pgfId-1060222"></a>For more information about the options you can use with the command to start the software, refer to the <em><a actuate="user" class="URL" href="../wincfg/wincfgTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Design Environment User Guide</a></em>.</p>

<h3>
<a id="pgfId-1060225"></a><a id="19064"></a>Estimating Delays (Pre-Layout)</h3>

<p>
<a id="pgfId-1060226"></a>Even without layout information, you can obtain useful delay estimates of digital partitions by following the pre-layout mixed-signal parasitic aware design. The figure below illustrates how the Pearl timing analyzer operates on the digital netlist to produce a standard delay format (SDF) file. The parasitic aware design flow then annotates the SDF file to the top-level cell instance.</p>

<p>
<a id="pgfId-1060308"></a></p>
<div class="webflare-div-image">
<img width="668" height="451" src="images/appC-4.gif" /></div>
<h4>
<a id="pgfId-1060313"></a><a id="21750"></a>Setting Up for Pre-Layout Delay Estimation</h4>

<p>
<a id="pgfId-1060317"></a>To specify that delays are to be estimated, set up the Mixed Signal Options form as described in the following steps.</p>
<ol><li>
<a id="pgfId-1060318"></a>Choose <em>Simulation</em> &#8211; <em>Options</em> &#8211; <em>Mixed Signal</em> in the Analog Design Environment Simulation window.<br />
<a id="pgfId-1060319"></a>The Mixed Signal Options form appears.</li><li>
<a id="pgfId-1060322"></a>If necessary, set the <em>DC</em> <em>Interval</em> and <em>Max DC Iterations</em> fields.</li><li>
<a id="pgfId-1060327"></a>Choose the <em>Estimate (Pre-Layout)</em> button.<br />
<a id="pgfId-1060328"></a>The MIxed Signal Options form expands to reveal related options.</li><li>
<a id="pgfId-1060329"></a>Edit the delay calculator files as necessary.</li></ol>






<p>
<a id="pgfId-1060333"></a>For guidance, see <a href="appC.html#33471">Preparing the pearl.cmd and gcfConstraints.gcf Files</a>.</p>

<ol><li>
<a id="pgfId-1060336"></a>Ensure that you have a correctly set up the SDF annotator file (<code>sdf.cfg</code>). </li></ol>

<p>
<a id="pgfId-1060340"></a>For more information, see <a href="appC.html#28861">Editing the SDF Annotator File</a>.</p>
<h4><em>
<a id="pgfId-1060342"></a><a id="33471"></a>Preparing the pearl.cmd and gcfConstraints.gcf Files</em></h4>

<p>
<a id="pgfId-1060343"></a>The Pearl timing analyzer requires two control files: <code>pearl.cmd</code> and <code>gcfConstraints.gcf</code>. The <code>pearl.cmd</code> file is the command initialization file for the Pearl timing analyzer. The <code>gcfConstraints.gcf</code> file specifies the boundary and operating conditions for the analysis and lists the compiled timing library format (CTLF) file to be used. You can do either of the following:</p>
<ul><li>
<a id="pgfId-1060346"></a>Provide these files in one of the locations listed in <a href="appC.html#32034">Locations Searched for the pearl.cmd and gcfConstraints.gcf Files</a><br />
<a id="pgfId-1060348"></a>If you provide the files, clicking on the <em>Command</em> and <em>Constraints</em> buttons opens the files for editing.</li><li>
<a id="pgfId-1060349"></a>Create these files from templates by clicking on the <em>Command</em> and <em>Constraints</em> buttons<br />
<a id="pgfId-1060350"></a>If the files do not exist, clicking the buttons copies templates to your run directory and opens the copies for editing.</li></ul>




<h4><em>
<a id="pgfId-1060352"></a><a id="32034"></a>Locations Searched for the pearl.cmd and gcfConstraints.gcf Files</em></h4>

<p>
<a id="pgfId-1060353"></a>The Pearl timing analyzer searches for the <code>pearl.cmd</code> and <code>gcfConstraints.gcf</code> files in the following locations, which are searched in the order given.</p>
<ol><li>
<a id="pgfId-1060354"></a>The run directory<br />
<a id="pgfId-1060355"></a>For example, if the simulation directory is <code>$HOME/simulation</code>, the run directory is<pre class="webflare-pre-block webflare-courier-new" id="#id1060356">
<a id="pgfId-1060356"></a>$HOME/simulation/<code><em>topLevelCellName</em></code>/<code><em>simulatorName</em></code>/<code><em>viewName</em></code>/netlist/digital
</pre></li><li>
<a id="pgfId-1060357"></a>Your working directory (where you start <code>virtuoso</code> or <code>icms</code>)</li><li>
<a id="pgfId-1060358"></a>Your home directory <code>($HOME)</code></li><li>
<a id="pgfId-1060359"></a>Your installation path (<code>$CDS_INST_DIR/tools/dfII/etc/tools/mmsimenv</code>)</li></ol>






<h4><em>
<a id="pgfId-1060360"></a>Editing the pearl.cmd and gcfConstraints.gcf Files<a id="commandOpts"></a></em></h4>

<p>
<a id="pgfId-1060361"></a>You can change the contents of the <code>gcfConstraints.gcf</code> and <code>pearl.cmd</code> files as necessary. </p>
<ol><li>
<a id="pgfId-1060365"></a>To change the <code>gcfConstraints.gcf</code> file, click the <em>Constraints</em> button in the Mixed Signal Options form. Your default text editor opens, displaying the contents of the file. For example, the file might contain information llike this.<br />
<a id="pgfId-1060387"></a><div class="webflare-div-image">
<img width="645" height="318" src="images/appC-5.gif" /></div><div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1060388"></a>
Change the design name to the name of your top-level design. Ensure that the path to the CTLF files is specified with one of the following.</div><ul><li>
<a id="pgfId-1060389"></a>An absolute path</li><li>
<a id="pgfId-1060390"></a>A relative path defined with respect to the run directory</li></ul></li></ol>








<p>
<a id="pgfId-1060393"></a>For more information about the run directory, see <a href="appC.html#32034">Locations Searched for the pearl.cmd and gcfConstraints.gcf Files</a>.</p>

<p class="webflare-indent1">
<a id="pgfId-1060395"></a><strong>Do</strong> <strong>not</strong> use a tilde (~) to specify the path.</p>
<p class="webflare-indent1">
<a id="pgfId-1060396"></a>When you finish editing the file, save it.</p>
<ol><li>
<a id="pgfId-1060400"></a>To change the contents of the <code>pearl.cmd</code> file, click the <em>Command</em> button in the Mixed Signal Options form. The Command Options form appears.</li><li>
<a id="pgfId-1060401"></a>Set the options as required.</li><li>
<a id="pgfId-1060406"></a>Click <em>OK</em>.</li></ol>



<h4><em>
<a id="pgfId-1060409"></a><a id="28861"></a>Editing the <a id="marker-1060408"></a>SDF Annotator File<a id="SDFAnnotConfig"></a></em></h4>

<p>
<a id="pgfId-1060411"></a>The simulator uses the <code>sdf.cfg</code> file to control the SDF annotation. An existing <code>sdf.cfg</code> file that you want the simulator to use must be located in one of the following locations, which are searched in the following order. These are the same locations searched for the <code>pearl.cmd</code> and <code>gcfConstraints.gcf</code> files.</p>
<ol><li>
<a id="pgfId-1060412"></a>The run directory<br />
<a id="pgfId-1060413"></a>For example, if the simulation directory is <code>$HOME/simulation</code>, the run directory is<pre class="webflare-pre-block webflare-courier-new" id="#id1060414">
<a id="pgfId-1060414"></a>$HOME/simulation/<code><em>topLevelCellName</em></code>/<code><em>simulatorName</em></code>/<code><em>viewName</em></code>/netlist/digital</pre></li><li>
<a id="pgfId-1060415"></a>Your working directory (where you start <code>virtuoso</code> or <code>icms</code>)</li><li>
<a id="pgfId-1060416"></a>Your home directory <code>($HOME)</code></li><li>
<a id="pgfId-1060417"></a>Your installation path (<code>$CDS_INST_DIR/tools/dfII/etc/tools/mmsimenv</code>)</li></ol>





<p>
<a id="pgfId-1060419"></a>To edit the <code>sdf.cfg</code> file, or to copy a template so that you can create a new <code>sdf.cfg</code> file,</p>
<ol><li>
<a id="pgfId-1060422"></a>Click <em>Config</em> on the Mixed Signal Options form.<br />
<a id="pgfId-1060426"></a>The SDF Annotator Config File form appears.</li><li>
<a id="pgfId-1060427"></a>Change the values as necessary.</li></ol>



<h4>
<a id="pgfId-1060429"></a><a id="32226"></a>Simulating a Design with Pre-Layout Estimation</h4>

<p>
<a id="pgfId-1060431"></a>After you set up the mixed-signal simulation options, you are ready to simulate. Follow the standard mixed-signal simulation process.</p>

<h3>
<a id="pgfId-1060434"></a>Calculating <a id="marker-1060432"></a>Delays (Post-Layout)<a id="15792"></a></h3>

<p>
<a id="pgfId-1060439"></a>Simulating a mixed-signal design with parasitics calculated from layout information involves the following major steps:</p>
<ol><li>
<a id="pgfId-1060440"></a>Preparing cell libraries</li><li>
<a id="pgfId-1060441"></a>Creating a mixed_extracted view of your design</li><li>
<a id="pgfId-1060442"></a>Creating or modifying a configuration for the design so that mixed_extracted views are used for the mixed-signal simulation</li><li>
<a id="pgfId-1060443"></a>Using one of the mixed-signal simulators to simulate the configured schematic with parasitics included</li></ol>



<p>
<a id="pgfId-1060444"></a>The figures below shows the flow for steps 2 and 3 in graphical format. The Cadence RC network reducer steps are shown with dotted lines because they are optional.</p>

<p>
<a id="pgfId-1060549"></a></p>
<div class="webflare-div-image">
<img width="619" height="658" src="images/appC-6.gif" /></div>
<p>
<a id="pgfId-1060633"></a></p>
<div class="webflare-div-image">
<img width="668" height="514" src="images/appC-7.gif" /></div>

<p>
<a id="pgfId-1060635"></a><a id="marker-1060634"></a>Digital parasitics are calculated by the Pearl timing analyzer or can be imported from an external calculator. The SDF file created by the timing analyzer is annotated to the netlist at simulation time.</p>

<h3>
<a id="pgfId-1060638"></a><a id="20530"></a>Preparing for <a id="marker-1060637"></a>Post-Layout Mixed-Signal Parasitic Aware Design</h3>

<p>
<a id="pgfId-1060639"></a>Before you can run a post-layout mixed-signal parasitic aware design, you must ensure that the necessary preliminary steps are complete. The following sections describe the tasks.</p>
<ul><li>
<a id="pgfId-1060643"></a><a href="appC.html#19579">Preparing Libraries for Post-Layout Mixed-Signal Parasitic Aware Design</a></li><li>
<a id="pgfId-1060647"></a><a href="appC.html#35796">Preparing Layout Views for Analog and Digital Cells</a></li><li>
<a id="pgfId-1060651"></a><a href="appC.html#25573">Updating View and Stop Lists for LVS</a></li><li>
<a id="pgfId-1060655"></a><a href="appC.html#37627">Preparing to Create the top.spf File</a></li></ul>




<h4>
<a id="pgfId-1060658"></a><a id="19579"></a>Preparing <a id="marker-1060657"></a>Libraries for Post-Layout Mixed-Signal Parasitic Aware Design</h4>

<p>
<a id="pgfId-1060660"></a><a id="libraries"></a>Ensure that the cells and primitives that you plan to use in a post-layout parasitic aware design have the following required views and information.</p>

<p>
<a id="pgfId-1060681"></a></p>
<table class="webflareTable" id="#id1060661">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060664"></a>Analog cells must have</p>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060668"></a>Analog primitives must have</p>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060670"></a>schematic view</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060672"></a>simulation stopping view</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060674"></a>symbol view</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060676"></a>auLvs view (the default stopping view for auLvs)</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060678"></a>layout view (with ivCellType = &#8220;graphic&#8221; for<br />analog layouts with pins)</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060680"></a>CDF simulation information</p>
</td>
</tr>
</tbody></table>
<p>
<a id="pgfId-1060705"></a></p>
<table class="webflareTable" id="#id1060682">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060685"></a>Digital cells must have</p>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060688"></a>Digital primitives must have</p>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060690"></a>symbol view</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060692"></a>parasitic aware design view</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060694"></a>logic view (verilog, for example)</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060696"></a>CDF simulation information for LVS</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060698"></a>schematic view</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060700"></a>If you are using the Pearl timing analyzer, an entry in a compiled timing library format (CTLF) file</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060702"></a>layout view (with ivCellType = &#8220;graphic&#8221; for<br />hierarchical digital blocks)</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060704"></a></p>
</td>
</tr>
</tbody></table>

<p>
<a id="pgfId-1060706"></a>The following sections describe how to prepare some of this information.</p>

<h4><em>
<a id="pgfId-1060709"></a><a id="32021"></a>Creating an parasitic V<a id="msbCheckCreateForm"></a>iew for a Digital Primitive</em></h4>

<p>
<a id="pgfId-1060713"></a>Each digital primitive must have an msps stopping view, which is required for layout versus schematic (LVS).</p>
<p>
<a id="pgfId-1060717"></a>To create parasitic views:</p>
<ol><li>
<a id="pgfId-1060719"></a>In the CIW, choose <em>Tools &#8211; Mixed Signal Environment &#8211; Prepare Library for MSPS.</em><br />
<a id="pgfId-1060724"></a>The Create msps views &amp; auLvs CDF simInfo form appears.</li><li>
<a id="pgfId-1060729"></a>Select the primitives for which you want to create msps views. As described below, you can either select the primitives manually or select primitives that have certain specified views.</li></ol>



<h4><em>
<a id="pgfId-1060730"></a>Selecting Primitives Manually<a id="selParasitics"></a></em></h4>

<p>
<a id="pgfId-1060731"></a>To select primitives manually,</p>
<ol><li>
<a id="pgfId-1060732"></a>Choose a cell from the<em> Not in the Selected List</em> list box, and click the right-arrow button to add it to the <em>In the Selected List</em> list box.<br />
<a id="pgfId-1060733"></a>To select more than one cell, click your first selection, then hold down the <code>Control</code> key and click the rest of your selections.</li><li>
<a id="pgfId-1060734"></a>To create an msps view for each cell in the <em>In the Selected List</em> list box, click <em>OK</em> or <em>Apply</em> <em>
and then click 
<em>Yes</em> in the create msps views confirmation form.</em></li></ol>



<h4><em>
<a id="pgfId-1060737"></a><a id="selectViews"></a>Selecting <a id="marker-1060736"></a>Primitives with Specified Views<a id="msbCheckSelectView"></a></em></h4>

<p>
<a id="pgfId-1060738"></a>To select primitives that have specified views,</p>
<ol><li>
<a id="pgfId-1060739"></a>Click <em>Select Cells.</em><br />
<a id="pgfId-1060743"></a>The Select Cell Views form appears.</li><li>
<a id="pgfId-1060748"></a>Change the <em>View Choice List</em> field as necessary.<br />
<a id="pgfId-1060749"></a>The views specified in the <em>View Must List</em> field and the <em>View Choice List</em> field become the selection criteria for digital primitives. To be selected, a cell must have all the views specified in the <em>View Must List</em> field and at least one of the views specified in the <em>View Choice List</em> field. <br />
<a id="pgfId-1060750"></a>For example, assume that <em>View Must List</em> contains <code>layout</code> and <code>symbol</code> and that <em>View Choice List</em> contains <code>behavioral</code> and <code>auLvs</code>. Then any cell that has a layout view, a symbol view, and either a behavioral view or an auLvs view meets the search criteria.</li><li>
<a id="pgfId-1060751"></a><em>
Click 
<em>OK</em> or<em>
 
<em>Apply</em><em>
.
<br />
<a id="pgfId-1060752"></a>The search results appear in the <em>In the Selected List</em> list box on the Create msps views &amp; auLvs CDF simInfo form.</em></em></em></li><li>
<a id="pgfId-1060753"></a><em>
In the 
Create msps views &amp; auLvs CDF simInfo form<em>
, click 
<em>OK</em><em>
 or 
<em>Apply</em> <em>
to create an msps view for each cell in 
<em>In the Selected List</em><em>
.
</em></em></em></em></em></li><li>
<a id="pgfId-1060755"></a>Confirm your actions by clicking <em>Yes</em> in the create msps views confirmation dialog box.</li><li>
<a id="pgfId-1060757"></a>If any of the selected cells have existing auLvs CDF siminfo, the create auLvs Siminfo confirmation dialog box asks you to confirm the overwrite.</li></ol>










<h4><em>
<a id="pgfId-1060759"></a><a id="35796"></a>Preparing Layout Views for Analog and Digital Cells</em></h4>

<p>
<a id="pgfId-1060763"></a>In macro mode, the extractor treats any cell with pins as a macro cell and stops expanding it. If a block is an analog block or a hierarchical digital block and requires further expansion, you need to add the property <code>ivCellType = &quot;graphic&quot;</code> to the layout master of the block. With this property set, the extractor expands the cell even though pins exist.</p>
<p>
<a id="pgfId-1060766"></a>You can set the <code>ivCellType</code> property at the instance level or for multiple cells in the <code>macroCellFile</code>. Refer to the <em><a actuate="user" class="URL" href="../divaref/chap2.html#firstpage" show="replace" xml:link="simple">Diva Reference</a></em> for details on either of these methods. </p>
<p>
<a id="pgfId-1060769"></a>For example, the following procedure sets the<code> ivCellType</code> property at the instance level for a cell. With this method, every instance of this cell in the design has the same setting.</p>
<ol><li>
<a id="pgfId-1060770"></a>Open in edit mode the layout view of the instance you want expanded to the transistor level.</li><li>
<a id="pgfId-1060772"></a>From the Layout window, choose <em>Design &#8211; Properties</em>.<br />
<a id="pgfId-1060773"></a>The Edit Cellview Properties form appears.</li><li>
<a id="pgfId-1060774"></a>Choose <em>Property</em>.<br />
<a id="pgfId-1060775"></a>The Edit Cellview Properties form expands.</li><li>
<a id="pgfId-1060776"></a>Click the <em>Add</em> button.</li></ol>






<p>
<a id="pgfId-1060777"></a>The Add Property form appears.</p>

<ol><li>
<a id="pgfId-1060778"></a>Type <code>ivCelltype</code> in the <em>Name</em> field.</li><li>
<a id="pgfId-1060779"></a>Set the <em>Type</em> drop-down list box to <em>String</em>.</li><li>
<a id="pgfId-1060780"></a>Type <code>graphic</code> in the <em>Value</em> field.</li><li>
<a id="pgfId-1060781"></a>Click <em>OK</em> to add the new property and its value.</li></ol>




<h4><em>
<a id="pgfId-1060783"></a><a id="25573"></a>Updating View and Stop Lists for LVS</em></h4>

<p>
<a id="pgfId-1060792"></a>The <code>.simrc</code> file contains the view lists and stop lists for Diva<sup>&#174;</sup> LVS. For mixed-signal parasitic aware design, you must update these lists with the msps view before you run LVS.</p>
<p>
<a id="pgfId-1060793"></a>To update the lists,</p>
<ol><li>
<a id="pgfId-1060798"></a>Open the <code>.simrc</code> file using any text editor.</li><li>
<a id="pgfId-1060799"></a>Add or update the following variable definitions in the <code>.simrc</code> file so that the msps view appears at the beginning of each list. For example, after you update the file, the definitions might look like this:
  <br /><pre class="webflare-pre-block webflare-courier-new" id="#id1060801">
<a id="pgfId-1060801"></a><a id="marker-1060800"></a>lvsSchematicViewList = 
 &#39;( &quot;msps&quot; &quot;auLvs&quot;
 &quot;schematic&quot; &quot;symbol&quot;)</pre><pre class="webflare-pre-block webflare-courier-new" id="#id1060803">
<a id="pgfId-1060803"></a><a id="marker-1060802"></a>lvsSchematicStopList = 
 &#39;( &quot;msps&quot; &quot;auLvs&quot;)</pre><pre class="webflare-pre-block webflare-courier-new" id="#id1060805">
<a id="pgfId-1060805"></a><a id="marker-1060804"></a>lvsLayoutViewList = 
 &#39;( &quot;msps&quot; &quot;auLvs&quot;
 &quot;extracted&quot;)</pre><pre class="webflare-pre-block webflare-courier-new" id="#id1060807">
<a id="pgfId-1060807"></a><a id="marker-1060806"></a>lvsLayoutStopList = 
 &#39;( &quot;msps&quot; &quot;auLvs&quot;)
  </pre>
<a id="pgfId-1060809"></a>For standard settings for these variables, refer to the <em><a actuate="user" class="URL" href="../divaref/divarefTOC.html#firstpage" show="replace" xml:link="simple">Diva Reference</a></em>.</li><li>
<a id="pgfId-1060810"></a>Save the <code>.simrc</code> file.</li></ol>








<h4><em>
<a id="pgfId-1060813"></a><a id="37627"></a>Preparing to Create the <a id="marker-1060812"></a>top.spf File</em></h4>

<p>
<a id="pgfId-1060814"></a>The Pearl timing analyzer uses a standard parasitic format (SPF) file called <code>top.spf</code>, which contains the parasitic information for your design. In preparation for creating this file, you must ensure that the property names for resistance and capacitance are set to <span class="webflare-courier-new" style="white-space:pre"><em>r</em></span> and <span class="webflare-courier-new" style="white-space:pre"><em>c</em></span>.</p>
<ul><li>
<a id="pgfId-1060819"></a>In the CDF Simulation Information section of the presistor or pcapacitor component, specify the resistance and capacitance parameter names as <span class="webflare-courier-new" style="white-space:pre"><em>r</em></span> and <span class="webflare-courier-new" style="white-space:pre"><em>c</em></span>.</li></ul>

<h4>
<a id="pgfId-1060822"></a><a id="42051"></a>Creating <a id="marker-1060821"></a>mixed_extracted Views</h4>

<p>
<a id="pgfId-1060824"></a>For mixed-signal blocks, the extraction process consists of </p>
<ol><li>
<a id="pgfId-1060825"></a>Verifying consistent pin direction in schematic and layout views</li><li>
<a id="pgfId-1060826"></a>Extracting parasitics and creating extracted views</li><li>
<a id="pgfId-1060828"></a>Comparing the schematic and extracted views</li><li>
<a id="pgfId-1060829"></a>Creating mixed_extracted views and (optional) using the Pearl timing analyzer to generate delay calculation files</li></ol>



<p>
<a id="pgfId-1060830"></a>The mixed_extracted views and the optional SDF files become input to the simulation of the top-level design.</p>
<p>
<a id="pgfId-1060831"></a>You can run the extraction process on selected blocks within the design or on the entire design.</p>

<h4><em>
<a id="pgfId-1060833"></a>Verifying Consistent <a id="marker-1060832"></a>Pin Direction<a id="MSPScheckPins"></a></em></h4>

<p>
<a id="pgfId-1060834"></a>To verify that pin directions on the schematic and layout views are consistent,</p>
<ol><li>
<a id="pgfId-1060835"></a>From a window displaying the layout or extracted view, choose<em> Verify &#8211; MSPS Check Pins</em>.<br />
<a id="pgfId-1060837"></a>The MSPS Check Pins form appears.</li><li>
<a id="pgfId-1060842"></a>Click <em>OK</em>.<br />
<a id="pgfId-1060843"></a>The CIW displays a list of any discrepancies. Fix them before you extract the parasitics.</li></ol>




<h4><em>
<a id="pgfId-1060844"></a>Extracting Parasitics and Creating Extracted Views</em></h4>

<p>
<a id="pgfId-1060848"></a>To extract parasitics and create extracted views,</p>
<ol><li>
<a id="pgfId-1060849"></a>From a window displaying a layout view of the cell, choose<em> Verify &#8211; Extract</em>.</li></ol>

<p>
<a id="pgfId-1060851"></a>The Extractor form appears.</p>

<ol><li>
<a id="pgfId-1060857"></a>Choose <em>macro cell</em> for <em>Extract Method</em>.<br />
<a id="pgfId-1060858"></a>This allows the digital cells to be extracted at the macro level. <br />
<a id="pgfId-1060859"></a>Be sure that any analog blocks have the <code>ivCellType</code><em> </em>property set to <code>graphic</code>. This ensures that the analog blocks are flattened. For more information, see <a href="appC.html#35796">&#8220;Preparing Layout Views for Analog and Digital Cells&#8221;</a>.</li><li>
<a id="pgfId-1060863"></a>Choose <em>Join Nets With Same Name</em> (optional).<br />
<a id="pgfId-1060864"></a>This ensures that nets with the same name are joined automatically.</li><li>
<a id="pgfId-1060865"></a>Click <em>Set Switches </em>to select the type of parasitics you want extracted.<br />
<a id="pgfId-1060868"></a>The Set Switches form appears. The parasitics displayed vary, depending on the extraction rules file defined for your design. In some cases, you do not need to make any selections.<br />
<a id="pgfId-1060869"></a>To select more than one item, click your first selection, then hold down the <code>Control</code> key and click the rest of your selections.</li><li>
<a id="pgfId-1060870"></a>Click <em>OK</em>.<br />
<a id="pgfId-1060871"></a>The Extractor form reappears with the parasitics you selected in the<em> Switch Names</em> field.</li><li>
<a id="pgfId-1060876"></a>Click <em>OK</em> or <em>Apply</em> to create the extracted views.<br />
<a id="pgfId-1060877"></a>A message in the CIW tells you when the extraction process is complete.</li></ol>












<h4>
<a id="pgfId-1060888"></a>Comparing Schematic and Extracted Views</h4>

<p>
<a id="pgfId-1060890"></a>To compare the schematic view with the extracted view created earlier, follow these steps. </p>
<ol><li>
<a id="pgfId-1060892"></a>From a window displaying the extracted view, choose<em> Verify &#8211; LVS</em>.<br />
<a id="pgfId-1060896"></a>The LVS form appears.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1061814"></a>For more information on the LVS form see <a actuate="user" class="URL" href="../divaref/chap14.html#firstpage" show="replace" xml:link="simple">Verify Menu Commands</a> in the Diva Reference.</div></li><li>
<a id="pgfId-1060901"></a>Depending on which views are open, use one of the following procedures to identify the schematic and extracted views that you want to compare.<br />
<a id="pgfId-1060913"></a><table class="webflareTable webflareTableIndent" id="#id1060902">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1060904">
<a id="pgfId-1060904"></a>If both the schematic and extracted views are open</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1060906">
<a id="pgfId-1060906"></a>If only the extracted view is open</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<csf-cell-step1list>
<ol><li>
<a id="pgfId-1060908"></a>Click the <em>Sel by Cursor</em> button below the schematic detail, then click the cursor in the open schematic view.
  </li><li>
<a id="pgfId-1060909"></a>Do the same for the extracted view.
  </li></ol>


</csf-cell-step1list></td>
<td class="webflareTd" colspan="1" rowspan="1">
<csf-cell-step1list>
<ol><li>
<a id="pgfId-1060911"></a>Click the <em>Sel by Cursor</em> button below the extracted detail, then click the cursor in the open extracted view.
  </li><li>
<a id="pgfId-1060912"></a>Click the <em>Browse</em> button below the schematic detail and select the schematic view.
  </li></ol>


</csf-cell-step1list></td>
</tr>
</tbody></table></li><li>
<a id="pgfId-1060915"></a>Fill in the names of the rules file and rules library for the Diva LVS rules.</li><li>
<a id="pgfId-1060919"></a>Click the <em>Run</em> button near the bottom of the form to begin the comparison.</li><li>
<a id="pgfId-1060920"></a>When the comparison finishes, click <em>Info</em>.</li></ol>











<p>
<a id="pgfId-1060921"></a>The Display Run Information dialog box appears.</p>

<ol><li>
<a id="pgfId-1060922"></a>Click <em>Log File</em>.<br />
<a id="pgfId-1060923"></a>Scroll through the log file to the netlist comparison section near the end of the file. This section identifies any mismatches between the two files. Each error is described in the sections following the comparison results.<br />
<a id="pgfId-1060925"></a>Not all mismatches are fatal. Look over the comparison results to determine if you need to correct one of the files and redo the extraction and comparison, or if you can proceed with the views as they are.</li><li>
<a id="pgfId-1060926"></a>Choose<em> File &#8211; Close Window</em> in the log file window.</li><li>
<a id="pgfId-1060927"></a>Click <em>Cancel</em> in the Display Run Information dialog box.</li><li>
<a id="pgfId-1060928"></a>Correct any problems in the schematic or extracted views.</li><li>
<a id="pgfId-1060929"></a>If necessary, rerun the comparison and compare the results.</li></ol>







<h4>
<a id="pgfId-1060931"></a><a id="34174"></a>Building a Mixed_Extracted View<a id="mixExtView"></a></h4>

<p>
<a id="pgfId-1060933"></a>When the comparison between schematic and extracted views is acceptable, you need to select the parasitics to use for simulation. You also need to build the mixed_extracted view.</p>
<ol><li>
<a id="pgfId-1060938"></a>In the LVS form, click <em>Build Mixed</em>.<br />
<a id="pgfId-1060942"></a>The Build Mixed Extracted View form appears. </li><li>
<a id="pgfId-1060947"></a>Verify that the <em>Library</em>, <em>Cell</em>, and <em>View</em> fields correctly specify the configuration view that you want to use. <br />
<a id="pgfId-1060949"></a>If your design does not have a configuration view associated with it, refer to the <em><a actuate="user" class="URL" href="../cdshiereditor/cdshiereditorTOC.html#firstpage" show="replace" xml:link="simple">Cadence Hierarchy Editor User Guide</a></em> and create a configuration.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1060953"></a>The msps view, used as the digital stopping view for LVS, is also used as the internal stopping view for SPF generation when the build mixed process runs. Be sure the configuration stopping view stops at digital cells that have an msps view.</div></li><li>
<a id="pgfId-1060958"></a>Select one of the following options to specify the analog parasitics that you want to use for simulation.<br />
<a id="pgfId-1060981"></a><table class="webflareTable webflareTableIndent" id="#id1060959">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1060961">
<a id="pgfId-1060961"></a>Select</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1060963">
<a id="pgfId-1060963"></a>If you want to</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060965"></a><em>Include All</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060967"></a>Simulate with all the parasitics that have been extracted</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060969"></a><em>Set From Schematic<br />  </em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060971"></a>Select parasitics to include in the simulation by placing special symbols (spresistors and spcapacitors) on nets in the schematic view.</p>
<p>
<a id="pgfId-1060972"></a>The parasitics you select are the only ones included in the simulation.</p>
<p>
<a id="pgfId-1060974"></a>The special symbols are available in the <code>sbaLib</code> library.</p>
<p>
<a id="pgfId-1060976"></a>If you choose <em>Set From Schematic</em> and click <em>OK</em> without identifying any nets on the schematic, the Analog Parasitics Selective Annotation form asks you to confirm your choice.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060978"></a><em>None</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1060980"></a>Simulate with none of the parasitics</p>
</td>
</tr>
</tbody></table></li><li>
<a id="pgfId-1060984"></a>Ensure that the <code>pearl.cmd</code> and <code>gcfConstraints.gcf</code> files are ready and available in one of the following locations, which are searched in the order given.<ul><li>
<a id="pgfId-1060985"></a>The run directory<br /><pre class="webflare-pre-block webflare-courier-new" id="#id1060986">
<a id="pgfId-1060986"></a><code><em>library_path</em></code>/<code><em>cell</em></code>/<code><em>view</em></code>/mixed_extracted/layout_msb</pre></li><li>
<a id="pgfId-1060987"></a>Your working directory (where you start <code>virtuoso</code> or <code>icms</code>)</li><li>
<a id="pgfId-1060988"></a>Your home directory</li><li>
<a id="pgfId-1060989"></a>Your installation path (<code>$CDS_INST_DIR/tools/dfII/etc/tools/mmsimenv</code>)</li></ul><br />
<a id="pgfId-1060994"></a>For guidance on using the <em>Command</em> and <em>Constraints</em> buttons to view or change these files, see <a href="appC.html#33471">Preparing the pearl.cmd and gcfConstraints.gcf Files</a>. When the files are ready, turn on the <em>Calculate</em> button in the <em>Digital Delays</em> section.<br />
<a id="pgfId-1061002"></a>If you click <em>OK</em> without editing the <code>pearl.cmd</code> and <code>gcfConstraints.gcf</code> files or without ensuring that the files are available in the searched directories, the Delay Calculator Option Files message window is displayed.</li><li>
<a id="pgfId-1061005"></a>Click <em>Yes</em> if you want to use the default templates for the option files.</li><li>
<a id="pgfId-1061007"></a>To build the mixed_extracted view, click <em>OK</em> in the Build Mixed Extracted View form.</li></ol>





















<p>
<a id="pgfId-1061010"></a>The build mixed process removes all digital parasitics and places them in the SPF file. The Pearl timing analyzer uses the SPF file to calculate the delays and generate an SDF file. The mixed_extracted view contains analog parasitics and analog and digital instances for netlisting and simulation.</p>
<p>
<a id="pgfId-1061013"></a>The build mixed process creates or places the following files in the <code>layout_msb</code> directory.</p>

<p>
<a id="pgfId-1061059"></a> </p>
<table class="webflareTable" id="#id1061014">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1061016">
<a id="pgfId-1061016"></a>Filename</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1061018">
<a id="pgfId-1061018"></a>Description</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061021"></a><code>msbCheckFile</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061023"></a>Timestamp file specifying the SPF creation time</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061026"></a><code>msbEnableFlag</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061028"></a>Zero-length file that indicates the Pearl timing analyzer is on, and enables sdfAnnotate</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061031"></a><code>pearl.cmd</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061033"></a>Command initialization file for the Pearl timing analyzer</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061036"></a><code>gcfConstraints.gcf</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061038"></a>File that defines constraints, operating conditions, and compiled timing library format (CTLF) files used by the Pearl timing analyzer</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061041"></a><code>top.spf</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061043"></a>Detailed SPF file with digital parasitics</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061046"></a><code>top.tmp.sdf</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061048"></a>SDF file generated by the Pearl timing analyzer delay calculation</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061051"></a><code>annotate.com</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061053"></a>File that contains a <code>$sdf_annotate</code> command with the location of the <code>top.sdf</code> file</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061056"></a><code>runPearl.log</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061058"></a>Error and log file</p>
</td>
</tr>
</tbody></table>
<h4>
<a id="pgfId-1061061"></a><a id="23294"></a>Modifying the Configuration</h4>

<p>
<a id="pgfId-1061063"></a>To use parasitic aware design, you must specify mixed_extracted as the <em>View To Use</em> for each cell in your top-level design for which you want the extracted parasitics simulated. </p>
<p>
<a id="pgfId-1061065"></a>To specify mixed_extracted as the <em>View To Use, </em>you modify the configuration for your top-level design. If your design does not have a configuration, refer to the <h-hot><a actuate="user" class="URL" href="../cdshiereditor/cdshiereditorTOC.html#firstpage" show="replace" xml:link="simple"></a></h-hot><em>Cadence Hierarchy Editor User Guide</em> to create one.</p>
<p>
<a id="pgfId-1061070"></a>To modify a configuration,</p>
<ol><li>
<a id="pgfId-1061072"></a>Open the Hierarchy Editor and specify the configuration for your top-level design.</li><li>
<a id="pgfId-1061074"></a>Use one of the following methods to specify the mixed_extracted view for the cells or blocks for which you want parasitics simulated.<br />
<a id="pgfId-1061088"></a><table class="webflareTable webflareTableIndent" id="#id1061075">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1061077">
<a id="pgfId-1061077"></a>To specify views for individual blocks</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1061079">
<a id="pgfId-1061079"></a>To specify views for multiple blocks</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<csf-cell-step1list>
<ol><li>
<a id="pgfId-1061081"></a>In the<em> Instance Binding</em> section of the Hierarchy Editor window, position the cursor in the <em>View To Use</em> column of the appropriate block.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1061082"></a>If the <em>Instance Binding</em> section is not visible in the window, choose<em> View &#8211; Instance</em> <em>Table</em> to display this section.</div></li><li>
<a id="pgfId-1061083"></a>Press the right mouse key to display a list of commands. </li><li>
<a id="pgfId-1061084"></a>Choose <em>Select View</em> to display the list of views for this block. </li><li>
<a id="pgfId-1061085"></a>Select <em>mixed_extracted</em> as the view for this block to update the <em>View Found</em> and <em>View To Use</em> fields. </li></ol>





</csf-cell-step1list></td>
<td class="webflareTd" colspan="1" rowspan="1">
<csf-cell-step1list>
<ol><li>
<a id="pgfId-1061087"></a>Add <code>mixed_extracted</code> as the first view in the <em>Global Bindings</em> <em>View List</em> text field. This ensures that the mixed_extracted view is the selected view for every cell that has a mixed_extracted view.
  </li></ol>

</csf-cell-step1list></td>
</tr>
</tbody></table></li><li>
<a id="pgfId-1061089"></a>Choose <em>View &#8211; Update</em> to reconfigure the design to reflect your changes.</li><li>
<a id="pgfId-1061090"></a>To save the configuration with your changes, choose<em> File &#8211; Save</em>.</li><li>
<a id="pgfId-1061091"></a>To close the Hierarchy Editor, choose<em> File &#8211; Exit</em>.</li></ol>








<p>
<a id="pgfId-1061094"></a>Partitioning is done automatically by comparing the <em>Global Bindings Stop List</em> field and the Analog and Digital Stop View Sets.</p>

<h4>
<a id="pgfId-1061098"></a><a id="32922"></a>Setting the Mixed-Signal Simulation Options</h4>

<p>
<a id="pgfId-1061100"></a>To set up the Mixed Signal Options form for post-layout delay calculations,</p>
<ol><li>
<a id="pgfId-1061101"></a>Choose<em> Simulation</em> &#8211; <em>Options</em> &#8211; <em>Mixed Signal</em> in the Analog Design Environment Simulation window.</li></ol>

<p>
<a id="pgfId-1061102"></a>The Mixed Signal Options form is displayed.</p>

<ol><li>
<a id="pgfId-1061105"></a>If necessary, set the <em>DC Interval</em> and <em>Max DC Iterations</em>.</li><li>
<a id="pgfId-1061110"></a>Click the <em>Use Existing (Layout)</em> radio button.<br />
<a id="pgfId-1061111"></a>The form expands to allow you to use SDF files created during the build mixed process and to import SDF files.</li><li>
<a id="pgfId-1061114"></a>To use the SDF files created during the build mixed process, turn on the <em>SDF From Mixed Extracted View</em> button.</li><li>
<a id="pgfId-1061117"></a>To import SDF files created by a different tool, turn on the <em>Import SDF Files</em> button and fill in the associated fields.<ul><li>
<a id="pgfId-1061118"></a>In the <em>File</em> field, type the path to and filename of the SDF file that you want to import. The name you enter must be a legal Verilog<sup>&#174;</sup> language name.</li><li>
<a id="pgfId-1061119"></a>In the <em>Scope</em> field, type the hierarchical scope of the instance for which the delay file is to be annotated during simulation. For example, you might type something like <code>I1/I3</code> to indicate an instance one level down in the hierarchy.</li></ul></li><li>
<a id="pgfId-1061123"></a>If you want to import more SDF files, click the <em>Import More</em> button and fill in the Import SDF Files form as described in <a href="appC.html#25363">Importing Additional SDF Files</a>.</li></ol>








<h4><em>
<a id="pgfId-1061128"></a><a id="25363"></a>Importing Additional SDF Files<a id="importSDFform"></a></em></h4>

<p>
<a id="pgfId-1061130"></a>The Mixed Signal Options form provides space for you to enter the name of one SDF file to be imported. If you want to import more than one SDF file, click the <em>Import More</em> button to open the Import SDF Files form.</p>
<p>
<a id="pgfId-1061133"></a>To use the form,</p>
<ol><li>
<a id="pgfId-1061134"></a>Type a number from 2 to 10 in the <em>Number of Additional Files To Import</em> field.<br />
<a id="pgfId-1061135"></a>The form expands to accommodate the information that you want to enter.</li><li>
<a id="pgfId-1061136"></a>For each additional file, type the name of the SDF file to be imported.</li><li>
<a id="pgfId-1061137"></a>For each additional file, type the hierarchical scope of the instance for which the delay file is to be annotated during simulation.</li></ol>




<h4>
<a id="pgfId-1061139"></a><a id="15078"></a>Simulating a Design (Post-Layout)</h4>

<p>
<a id="pgfId-1061141"></a>After you set up the configuration for the parasitic cells, you are ready to simulate the configured schematic using one of the mixed-signal simulators. Follow the standard mixed-signal simulation process.</p>

<h3>
<a id="pgfId-1061143"></a><a id="14234"></a>Probing Parasitic Values<a id="paraProbing"></a></h3>

<p>
<a id="pgfId-1061146"></a>Although it is not required, you might want to probe the instances of parasitic components.</p>
<p>
<a id="pgfId-1061147"></a>To probe parasitic values in the schematic or extracted views,</p>
<ol><li>
<a id="pgfId-1061150"></a>In the LVS form, click the <em>Parasitic Probe</em> button.<br />
<a id="pgfId-1061153"></a>The Parasitic Probing form appears.</li><li>
<a id="pgfId-1061160"></a>In the <em>Max list size</em> field, specify how many parasitic instances to display.</li><li>
<a id="pgfId-1061162"></a>Sort parasitics by resistance or capacitance by selecting <em>R</em> or <em>C</em>.</li><li>
<a id="pgfId-1061163"></a>Click the appropriate button to specify the parasitics to be collected.<ul><li>
<a id="pgfId-1061167"></a>Click <em>Whole Net</em> and then select a net in the schematic or extracted view to display an ordered list of all the parasitics on the net. The largest resistances or capacitances appear at the top of the list.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1061168"></a>You can click the <em>Save</em> button in the displayed Parasitics for net... form to save a text file of the parasitic results.</div></li><li>
<a id="pgfId-1061172"></a>Click <em>Point to Point</em> and then select two pins or instance pins (on the same net) in the schematic or extracted view to collect all the parasitics between two points.</li><li>
<a id="pgfId-1061176"></a>Click <em>Net to Net</em> and then click two nets in the schematic or extracted view to collect parasitic capacitances between two different nets.</li></ul><br />
<a id="pgfId-1061178"></a>A list of the collected parasitic instances appears.<br />
<a id="pgfId-1061179"></a>Select an instance from this list to highlight the component symbol associated with this parasitic on the extracted view.</li><li>
<a id="pgfId-1061183"></a>To backannotate the resistances and capacitances to the schematic view, click the <em>Backannotate</em> button on the LVS form.<br />
<a id="pgfId-1061188"></a>The Parasitic Backannotation form appears.</li><li>
<a id="pgfId-1061195"></a>Select the font size and label placement that you want and click the <em>Add Parasitics</em> button.<br />
<a id="pgfId-1061198"></a>Resistance and capacitance labels appear on the schematic view. To see them, you might need to zoom in on a portion of the schematic. The new information displayed on the schematic is for viewing only. Using the <em>Add Parasitics</em> button does not include the parasitics in the schematic.</li><li>
<a id="pgfId-1061201"></a>To remove these labels, click the <em>Remove Parasitics</em> button.</li><li>
<a id="pgfId-1061204"></a>To write all of the lumped parasitics to a file, click <em>Print All</em>.<br />
<a id="pgfId-1061205"></a>The Print All Parasitics form appears:</li><li>
<a id="pgfId-1061210"></a>Click the appropriate <em>Sort parasitics by</em> button.<br />
<a id="pgfId-1061211"></a>Select <em>R</em> for a list sorted by resistance or <em>C</em> for a list sorted by capacitance.</li><li>
<a id="pgfId-1061212"></a>Specify the filename for the printed listing.Even though you are simulating from the mixed_extracted view of the design, you can probe signals from the schematic view. This is called out-of-context probing. You can also probe the <code>mixed_extracted</code> view directly for analog and mixed nets.<br /><div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1061214"></a>
When you probe different types of signals (analog, digital, or mixed), keep in mind which nets exist in the mixed_extracted view. Probing a net or a terminal at a level of the schematic that does not have a simulation waveform causes a probing error.</div><br />
<a id="pgfId-1061218"></a>Because analog components are flat in the mixed_extracted view, you cannot probe nets connected to terminals of hierarchical analog blocks. You must descend to the transistor level of the schematic to probe these nets. It is only at the transistor level that the program can map terminals from the schematic to the mixed_extracted view.</li></ol>
























<p>
<a id="pgfId-1061224"></a>To probe a signal, click the wire at a point close to the terminal. The probe automatically jumps to the closest terminal on that net. An X appears on the selected terminal as shown in the following figure. </p>

<p>
<a id="pgfId-1061229"></a></p>
<div class="webflare-div-image">
<img width="637" height="377" src="images/appC-8.gif" /></div>

<p>
<a id="pgfId-1061230"></a>You can select several terminals on the same net. Each selected terminal is marked with a different color X. The associated waveform displays in the same color as the X on the schematic.</p>
<p>
<a id="pgfId-1061232"></a>You can select and probe only real geometries from a mixed_extracted view. For example, if the metal layer is broken up into resistors, the geometries do not have connectivity. In this case, you need to probe the metal layer at contacts and vias.</p>
<p>
<a id="pgfId-1061233"></a>If you are unable to select a geometry on the mixed_extracted view, the layer might be invalid. Set valid layers from the <em>Edit</em> menu of the LSW form.</p>
<p>
<a id="pgfId-1061235"></a>If you probe a net that cannot be mapped to a terminal in the mixed_extracted view, warnings similar to the following appear:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1061236"></a>*WARNING* Could not obtain the external name</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1061237"></a>*WARNING* Unable to map net &#39;VBG&#39;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1061238"></a>*Warning* no valid full path name for net &quot;VBG&quot;, selection not taken</pre>

<p>
<a id="pgfId-1061240"></a>You can probe mixed-nets connected to terminals of hierarchical analog blocks near the digital terminal, but not near analog terminals, as shown in the following figure. </p>

<p>
<a id="pgfId-1061333"></a></p>
<div class="webflare-div-image">
<img width="557" height="452" src="images/appC-9.gif" /></div>

<p>
<a id="pgfId-1061334"></a>The D2A and A2D elements are attached to the digital components in the netlist. The output of the D2A element or the input of the A2D element, therefore, is a valid analog net in the extracted view. </p>
<p>
<a id="pgfId-1061337"></a>Because digital parasitics are removed from the mixed_extracted view, digital nets can be probed anywhere and do not have to be associated with terminals. An X is placed in the middle of the net indicating its selection.</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1061495"></a>For information on probing views that are out of context, see <a href="appC.html#95614">Out of Context Probing</a>.</div>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="appB.html" id="prev" title="Backannotation of dcOp / Transient Values for M-Factor Devices">Backannotation of dcOp / Trans ...</a></em></b><b><em><a href="appD.html" id="nex" title="Parasitic Aware Design Workspace Configurations">Parasitic Aware Design Workspa ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160; </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>