Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Tue Apr 16 23:04:27 2024
| Host             : Desktop-qUBECk running 64-bit major release  (build 9200)
| Command          : report_power -file tangerineSOCMA7Top_power_routed.rpt -pb tangerineSOCMA7Top_power_summary_routed.pb -rpx tangerineSOCMA7Top_power_routed.rpx
| Design           : tangerineSOCMA7Top
| Device           : xc7a50tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.997        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.923        |
| Device Static (W)        | 0.075        |
| Effective TJA (C/W)      | 2.8          |
| Max Ambient (C)          | 82.2         |
| Junction Temperature (C) | 27.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.035 |       28 |       --- |             --- |
| Slice Logic              |     0.011 |    13721 |       --- |             --- |
|   LUT as Logic           |     0.010 |     5936 |     32600 |           18.21 |
|   Register               |    <0.001 |     5098 |     65200 |            7.82 |
|   CARRY4                 |    <0.001 |      308 |      8150 |            3.78 |
|   LUT as Distributed RAM |    <0.001 |      396 |      9600 |            4.13 |
|   LUT as Shift Register  |    <0.001 |       18 |      9600 |            0.19 |
|   F7/F8 Muxes            |    <0.001 |       10 |     32600 |            0.03 |
|   Others                 |     0.000 |      194 |       --- |             --- |
| Signals                  |     0.013 |    10963 |       --- |             --- |
| Block RAM                |     0.006 |        9 |        75 |           12.00 |
| MMCM                     |     0.308 |        3 |         5 |           60.00 |
| PLL                      |     0.092 |        1 |         5 |           20.00 |
| DSPs                     |     0.001 |        4 |       120 |            3.33 |
| I/O                      |     0.318 |       68 |       250 |           27.20 |
| PHASER                   |     0.134 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.075 |          |           |                 |
| Total                    |     0.997 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.121 |       0.110 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.345 |       0.333 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.042 |       0.041 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.052 |       0.051 |      0.001 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                            | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_in_100                                                                                                                                                | clk_in_100                                                                                                                                                                                        |            10.0 |
| clk_out1_125_clockingHDMI                                                                                                                                 | clockingHDMIInst/inst/clk_out1_125_clockingHDMI                                                                                                                                                   |             8.0 |
| clk_out1_50_clockingSystem                                                                                                                                | clockingSystemInst/inst/clk_out1_50_clockingSystem                                                                                                                                                |            20.0 |
| clk_out2_100_clockingSystem                                                                                                                               | clockingSystemInst/inst/clk_out2_100_clockingSystem                                                                                                                                               |            10.0 |
| clk_out3_200_clockingSystem                                                                                                                               | clockingSystemInst/inst/clk_out3_200_clockingSystem                                                                                                                                               |             5.0 |
| clk_out3_25_clockingHDMI                                                                                                                                  | clockingHDMIInst/inst/clk_out3_25_clockingHDMI                                                                                                                                                    |            40.0 |
| clk_pll_i                                                                                                                                                 | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                         |            10.0 |
| clkfbout_clockingHDMI                                                                                                                                     | clockingHDMIInst/inst/clkfbout_clockingHDMI                                                                                                                                                       |            10.0 |
| clkfbout_clockingSystem                                                                                                                                   | clockingSystemInst/inst/clkfbout_clockingSystem                                                                                                                                                   |            10.0 |
| freq_refclk                                                                                                                                               | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                       |             1.3 |
| iserdes_clkdiv                                                                                                                                            | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv            |            10.0 |
| iserdes_clkdiv_1                                                                                                                                          | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv            |            10.0 |
| mem_refclk                                                                                                                                                | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                        |             2.5 |
| oserdes_clk                                                                                                                                               | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk               |             2.5 |
| oserdes_clk_1                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk               |             2.5 |
| oserdes_clk_2                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk               |             2.5 |
| oserdes_clk_3                                                                                                                                             | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk               |             2.5 |
| oserdes_clkdiv                                                                                                                                            | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv            |             5.0 |
| oserdes_clkdiv_1                                                                                                                                          | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv            |            10.0 |
| oserdes_clkdiv_2                                                                                                                                          | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv            |             5.0 |
| oserdes_clkdiv_3                                                                                                                                          | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv            |            10.0 |
| pll_clk3_out                                                                                                                                              | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                      |            10.0 |
| pll_clkfbout                                                                                                                                              | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                      |             5.0 |
| sync_pulse                                                                                                                                                | migDDR3Inst/u_migDDR3_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                        |            40.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in_0 |             2.5 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | migDDR3Inst/u_migDDR3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in_0 |             2.5 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| tangerineSOCMA7Top               |     0.923 |
|   UARTInst                       |     0.002 |
|   clockingHDMIInst               |     0.107 |
|     inst                         |     0.107 |
|   clockingSystemInst             |     0.108 |
|     inst                         |     0.108 |
|   dvidInst                       |     0.002 |
|   migDDR3Inst                    |     0.554 |
|     u_migDDR3_mig                |     0.552 |
|       temp_mon_enabled.u_tempmon |     0.007 |
|       u_ddr3_infrastructure      |     0.188 |
|       u_memc_ui_top_std          |     0.357 |
|   picorv32Inst                   |     0.006 |
|     pcpi_mul                     |     0.002 |
|   systemRamInst                  |     0.006 |
|     U0                           |     0.006 |
|       inst_blk_mem_gen           |     0.006 |
+----------------------------------+-----------+


