--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf vga_test.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Logical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: video_pll_m0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Logical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: video_pll_m0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.385ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: video_pll_m0/dcm_sp_inst/CLKFX
  Logical resource: video_pll_m0/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: video_pll_m0/clkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" 
TS_sys_clk_pin *         1.3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 884 paths analyzed, 208 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.790ns.
--------------------------------------------------------------------------------

Paths for end point color_bar_m0/active_x_4 (SLICE_X24Y46.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_bar_m0/h_cnt_1 (FF)
  Destination:          color_bar_m0/active_x_4 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.503ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.312 - 0.310)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_bar_m0/h_cnt_1 to color_bar_m0/active_x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y38.BQ      Tcko                  0.430   color_bar_m0/h_cnt<3>
                                                       color_bar_m0/h_cnt_1
    SLICE_X25Y45.B2      net (fanout=5)        1.467   color_bar_m0/h_cnt<1>
    SLICE_X25Y45.B       Tilo                  0.259   N42
                                                       color_bar_m0/n0015_inv3_SW0
    SLICE_X25Y45.A5      net (fanout=1)        0.230   N42
    SLICE_X25Y45.A       Tilo                  0.259   N42
                                                       color_bar_m0/n0015_inv3
    SLICE_X24Y46.CE      net (fanout=3)        0.544   color_bar_m0/n0015_inv
    SLICE_X24Y46.CLK     Tceck                 0.314   color_bar_m0/active_x<7>
                                                       color_bar_m0/active_x_4
    -------------------------------------------------  ---------------------------
    Total                                      3.503ns (1.262ns logic, 2.241ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_bar_m0/h_cnt_0 (FF)
  Destination:          color_bar_m0/active_x_4 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.374ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.312 - 0.310)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_bar_m0/h_cnt_0 to color_bar_m0/active_x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y38.AQ      Tcko                  0.430   color_bar_m0/h_cnt<3>
                                                       color_bar_m0/h_cnt_0
    SLICE_X25Y45.B4      net (fanout=5)        1.338   color_bar_m0/h_cnt<0>
    SLICE_X25Y45.B       Tilo                  0.259   N42
                                                       color_bar_m0/n0015_inv3_SW0
    SLICE_X25Y45.A5      net (fanout=1)        0.230   N42
    SLICE_X25Y45.A       Tilo                  0.259   N42
                                                       color_bar_m0/n0015_inv3
    SLICE_X24Y46.CE      net (fanout=3)        0.544   color_bar_m0/n0015_inv
    SLICE_X24Y46.CLK     Tceck                 0.314   color_bar_m0/active_x<7>
                                                       color_bar_m0/active_x_4
    -------------------------------------------------  ---------------------------
    Total                                      3.374ns (1.262ns logic, 2.112ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_bar_m0/h_cnt_4 (FF)
  Destination:          color_bar_m0/active_x_4 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.341ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.312 - 0.308)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_bar_m0/h_cnt_4 to color_bar_m0/active_x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.AQ      Tcko                  0.430   color_bar_m0/h_cnt<7>
                                                       color_bar_m0/h_cnt_4
    SLICE_X25Y45.B1      net (fanout=5)        1.305   color_bar_m0/h_cnt<4>
    SLICE_X25Y45.B       Tilo                  0.259   N42
                                                       color_bar_m0/n0015_inv3_SW0
    SLICE_X25Y45.A5      net (fanout=1)        0.230   N42
    SLICE_X25Y45.A       Tilo                  0.259   N42
                                                       color_bar_m0/n0015_inv3
    SLICE_X24Y46.CE      net (fanout=3)        0.544   color_bar_m0/n0015_inv
    SLICE_X24Y46.CLK     Tceck                 0.314   color_bar_m0/active_x<7>
                                                       color_bar_m0/active_x_4
    -------------------------------------------------  ---------------------------
    Total                                      3.341ns (1.262ns logic, 2.079ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point color_bar_m0/active_x_0 (SLICE_X24Y45.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_bar_m0/h_cnt_1 (FF)
  Destination:          color_bar_m0/active_x_0 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.487ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.311 - 0.310)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_bar_m0/h_cnt_1 to color_bar_m0/active_x_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y38.BQ      Tcko                  0.430   color_bar_m0/h_cnt<3>
                                                       color_bar_m0/h_cnt_1
    SLICE_X25Y45.B2      net (fanout=5)        1.467   color_bar_m0/h_cnt<1>
    SLICE_X25Y45.B       Tilo                  0.259   N42
                                                       color_bar_m0/n0015_inv3_SW0
    SLICE_X25Y45.A5      net (fanout=1)        0.230   N42
    SLICE_X25Y45.A       Tilo                  0.259   N42
                                                       color_bar_m0/n0015_inv3
    SLICE_X24Y45.CE      net (fanout=3)        0.528   color_bar_m0/n0015_inv
    SLICE_X24Y45.CLK     Tceck                 0.314   color_bar_m0/active_x<3>
                                                       color_bar_m0/active_x_0
    -------------------------------------------------  ---------------------------
    Total                                      3.487ns (1.262ns logic, 2.225ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_bar_m0/h_cnt_0 (FF)
  Destination:          color_bar_m0/active_x_0 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.358ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.311 - 0.310)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_bar_m0/h_cnt_0 to color_bar_m0/active_x_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y38.AQ      Tcko                  0.430   color_bar_m0/h_cnt<3>
                                                       color_bar_m0/h_cnt_0
    SLICE_X25Y45.B4      net (fanout=5)        1.338   color_bar_m0/h_cnt<0>
    SLICE_X25Y45.B       Tilo                  0.259   N42
                                                       color_bar_m0/n0015_inv3_SW0
    SLICE_X25Y45.A5      net (fanout=1)        0.230   N42
    SLICE_X25Y45.A       Tilo                  0.259   N42
                                                       color_bar_m0/n0015_inv3
    SLICE_X24Y45.CE      net (fanout=3)        0.528   color_bar_m0/n0015_inv
    SLICE_X24Y45.CLK     Tceck                 0.314   color_bar_m0/active_x<3>
                                                       color_bar_m0/active_x_0
    -------------------------------------------------  ---------------------------
    Total                                      3.358ns (1.262ns logic, 2.096ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_bar_m0/h_cnt_4 (FF)
  Destination:          color_bar_m0/active_x_0 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.325ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.311 - 0.308)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_bar_m0/h_cnt_4 to color_bar_m0/active_x_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.AQ      Tcko                  0.430   color_bar_m0/h_cnt<7>
                                                       color_bar_m0/h_cnt_4
    SLICE_X25Y45.B1      net (fanout=5)        1.305   color_bar_m0/h_cnt<4>
    SLICE_X25Y45.B       Tilo                  0.259   N42
                                                       color_bar_m0/n0015_inv3_SW0
    SLICE_X25Y45.A5      net (fanout=1)        0.230   N42
    SLICE_X25Y45.A       Tilo                  0.259   N42
                                                       color_bar_m0/n0015_inv3
    SLICE_X24Y45.CE      net (fanout=3)        0.528   color_bar_m0/n0015_inv
    SLICE_X24Y45.CLK     Tceck                 0.314   color_bar_m0/active_x<3>
                                                       color_bar_m0/active_x_0
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (1.262ns logic, 2.063ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point color_bar_m0/active_x_8 (SLICE_X24Y47.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_bar_m0/h_cnt_1 (FF)
  Destination:          color_bar_m0/active_x_8 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.482ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.313 - 0.310)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_bar_m0/h_cnt_1 to color_bar_m0/active_x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y38.BQ      Tcko                  0.430   color_bar_m0/h_cnt<3>
                                                       color_bar_m0/h_cnt_1
    SLICE_X25Y45.B2      net (fanout=5)        1.467   color_bar_m0/h_cnt<1>
    SLICE_X25Y45.B       Tilo                  0.259   N42
                                                       color_bar_m0/n0015_inv3_SW0
    SLICE_X25Y45.A5      net (fanout=1)        0.230   N42
    SLICE_X25Y45.A       Tilo                  0.259   N42
                                                       color_bar_m0/n0015_inv3
    SLICE_X24Y47.CE      net (fanout=3)        0.523   color_bar_m0/n0015_inv
    SLICE_X24Y47.CLK     Tceck                 0.314   color_bar_m0/active_x<10>
                                                       color_bar_m0/active_x_8
    -------------------------------------------------  ---------------------------
    Total                                      3.482ns (1.262ns logic, 2.220ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_bar_m0/h_cnt_0 (FF)
  Destination:          color_bar_m0/active_x_8 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.353ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.313 - 0.310)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_bar_m0/h_cnt_0 to color_bar_m0/active_x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y38.AQ      Tcko                  0.430   color_bar_m0/h_cnt<3>
                                                       color_bar_m0/h_cnt_0
    SLICE_X25Y45.B4      net (fanout=5)        1.338   color_bar_m0/h_cnt<0>
    SLICE_X25Y45.B       Tilo                  0.259   N42
                                                       color_bar_m0/n0015_inv3_SW0
    SLICE_X25Y45.A5      net (fanout=1)        0.230   N42
    SLICE_X25Y45.A       Tilo                  0.259   N42
                                                       color_bar_m0/n0015_inv3
    SLICE_X24Y47.CE      net (fanout=3)        0.523   color_bar_m0/n0015_inv
    SLICE_X24Y47.CLK     Tceck                 0.314   color_bar_m0/active_x<10>
                                                       color_bar_m0/active_x_8
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (1.262ns logic, 2.091ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_bar_m0/h_cnt_4 (FF)
  Destination:          color_bar_m0/active_x_8 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.320ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (0.313 - 0.308)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_bar_m0/h_cnt_4 to color_bar_m0/active_x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.AQ      Tcko                  0.430   color_bar_m0/h_cnt<7>
                                                       color_bar_m0/h_cnt_4
    SLICE_X25Y45.B1      net (fanout=5)        1.305   color_bar_m0/h_cnt<4>
    SLICE_X25Y45.B       Tilo                  0.259   N42
                                                       color_bar_m0/n0015_inv3_SW0
    SLICE_X25Y45.A5      net (fanout=1)        0.230   N42
    SLICE_X25Y45.A       Tilo                  0.259   N42
                                                       color_bar_m0/n0015_inv3
    SLICE_X24Y47.CE      net (fanout=3)        0.523   color_bar_m0/n0015_inv
    SLICE_X24Y47.CLK     Tceck                 0.314   color_bar_m0/active_x<10>
                                                       color_bar_m0/active_x_8
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (1.262ns logic, 2.058ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" TS_sys_clk_pin *
        1.3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point color_bar_m0/h_active (SLICE_X23Y43.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               color_bar_m0/h_active (FF)
  Destination:          color_bar_m0/h_active (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: color_bar_m0/h_active to color_bar_m0/h_active
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y43.AQ      Tcko                  0.198   color_bar_m0/h_active
                                                       color_bar_m0/h_active
    SLICE_X23Y43.A6      net (fanout=5)        0.027   color_bar_m0/h_active
    SLICE_X23Y43.CLK     Tah         (-Th)    -0.215   color_bar_m0/h_active
                                                       color_bar_m0/h_active_rstpot
                                                       color_bar_m0/h_active
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point color_bar_m0/rgb_g_reg_0 (SLICE_X27Y47.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               color_bar_m0/rgb_g_reg_0 (FF)
  Destination:          color_bar_m0/rgb_g_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: color_bar_m0/rgb_g_reg_0 to color_bar_m0/rgb_g_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.DQ      Tcko                  0.198   color_bar_m0/rgb_g_reg<0>
                                                       color_bar_m0/rgb_g_reg_0
    SLICE_X27Y47.D6      net (fanout=7)        0.027   color_bar_m0/rgb_g_reg<0>
    SLICE_X27Y47.CLK     Tah         (-Th)    -0.215   color_bar_m0/rgb_g_reg<0>
                                                       color_bar_m0/rgb_g_reg_0_rstpot
                                                       color_bar_m0/rgb_g_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point color_bar_m0/v_cnt_6 (SLICE_X21Y36.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               color_bar_m0/v_cnt_6 (FF)
  Destination:          color_bar_m0/v_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: color_bar_m0/v_cnt_6 to color_bar_m0/v_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y36.AQ      Tcko                  0.198   color_bar_m0/v_cnt<7>
                                                       color_bar_m0/v_cnt_6
    SLICE_X21Y36.A6      net (fanout=3)        0.032   color_bar_m0/v_cnt<6>
    SLICE_X21Y36.CLK     Tah         (-Th)    -0.215   color_bar_m0/v_cnt<7>
                                                       color_bar_m0/v_cnt_6_dpot
                                                       color_bar_m0/v_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      0.445ns (0.413ns logic, 0.032ns route)
                                                       (92.8% logic, 7.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" TS_sys_clk_pin *
        1.3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: video_pll_m0/clkout1_buf/I0
  Logical resource: video_pll_m0/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: video_pll_m0/clkfx
--------------------------------------------------------------------------------
Slack: 14.904ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: color_bar_m0/v_cnt<3>/CLK
  Logical resource: color_bar_m0/v_cnt_2/CK
  Location pin: SLICE_X22Y35.CLK
  Clock network: video_clk
--------------------------------------------------------------------------------
Slack: 14.904ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.384ns
  High pulse: 7.692ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: color_bar_m0/v_cnt<3>/SR
  Logical resource: color_bar_m0/v_cnt_2/SR
  Location pin: SLICE_X22Y35.SR
  Clock network: rst_n_INV_1_o
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      8.000ns|      4.927ns|            0|            0|            0|          884|
| TS_video_pll_m0_clkfx         |     15.385ns|      3.790ns|          N/A|            0|            0|          884|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.790|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 884 paths, 0 nets, and 358 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 20 13:07:22 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



