========== Cache Configuration ==========
Create cache: cache_l1_D	size: 128	blocksize: 64	ReadLatency: 3	WriteLatency: 3
Create cache: Buffercache_l2		size: 4096	blocksize:128
	Buffer: 	Entry: 20	readlatnecy: 9	writelatency: 8
	STTRAM: 	size: 4096	blocksize: 128	ReadLatency: 9	WriteLatency: 13
Create cache: cache_l3		size: 8192	blocksize: 128	ReadLatency: 25	WriteLatency: 25
========== End of Cache Configuration ==========

========== L1 info ==========
w_access: 96241399	w_miss: 324680	w_miss_rate: 0.337360%
r_access: 203742138	r_miss: 2362265	r_miss_rate: 1.159439%
t_access: 299983537	t_miss: 2686945	t_miss_rate: 0.895697%
Read_Latency: 639573594	Write_Latency: 292620357
========== End of L1 ==========

========== L2 info ==========
Buffer info : 
w_access: 2684786	w_miss: 2568902	w_miss_rate: 95.683678%
r_access: 2686945	r_miss: 2686945	r_miss_rate: 100.000000%
t_access: 5371731	t_miss: 5255847	t_miss_rate: 97.842707%
Cache info :
w_access: 2568901	w_miss: 1	w_miss_rate: 0.000039%
r_access: 2686945	r_miss: 1511	r_miss_rate: 0.056235%
t_access: 5255846	t_miss: 1512	t_miss_rate: 0.028768%
Buffer Latency:
ReadLatency: 0	WriteLatency: 927072
STTRAM Latency:
ReadLatency: 24239923	WriteLatency: 33395751
Total Latency:
ReadLatency: 24239923	WriteLatency: 34322823
========== End of L2 ==========

========== L3 info ==========
w_access: 0	w_miss: 0	w_miss_rate: -nan%
r_access: 1512	r_miss: 32	r_miss_rate: 2.116402%
t_access: 1512	t_miss: 32	t_miss_rate: 2.116402%
Read_Latency: 40200	Write_Latency: 0
========== End of L3 ==========

