// Seed: 4164923819
module module_0 #(
    parameter id_13 = 32'd59,
    parameter id_14 = 32'd44
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_9 = 1;
  defparam id_13.id_14 = 1 < 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_18 = id_15;
  assign id_3 = 1;
  module_0(
      id_16, id_17, id_18, id_2, id_16, id_3, id_6, id_11, id_12, id_18, id_5, id_16
  );
  wire id_19;
  or (id_16, id_4, id_5, id_12, id_13, id_10, id_14, id_11, id_7, id_15, id_2, id_1, id_18);
endmodule
