#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May 19 15:18:02 2022
# Process ID: 2965433
# Current directory: /home/anubhav/xilinx_projects
# Command line: vivado
# Log file: /home/anubhav/xilinx_projects/vivado.log
# Journal file: /home/anubhav/xilinx_projects/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/anubhav/xilinx_projects/relu_test/relu_test.xpr
open_bd_design {/home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:relu_combined:1.0 [get_ips  design_1_relu_combined_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_relu_combined_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_relu_combined_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_4] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_3] }
export_ip_user_files -of_objects [get_files /home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_relu_combined_0_1_synth_1 -jobs 10
wait_on_run design_1_relu_combined_0_1_synth_1
export_simulation -of_objects [get_files /home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/anubhav/xilinx_projects/relu_test/relu_test.ip_user_files/sim_scripts -ip_user_files_dir /home/anubhav/xilinx_projects/relu_test/relu_test.ip_user_files -ipstatic_source_dir /home/anubhav/xilinx_projects/relu_test/relu_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/modelsim} {questa=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/questa} {ies=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/ies} {xcelium=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/xcelium} {vcs=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/vcs} {riviera=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_cells system_ila_0]
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { InputLayer_0_m_axi_gmem } ]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { InputLayer_0_bram_x_PORTA } ]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
file copy -force /home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/relu_test/relu_test.bit
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_InputLayer_0_0 design_1_InputLayer_1_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_InputLayer_0_0 design_1_InputLayer_1_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_InputLayer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_InputLayer_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_4] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_3] }
export_ip_user_files -of_objects [get_files /home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_InputLayer_0_0_synth_1 design_1_InputLayer_1_0_synth_1 -jobs 10
wait_on_run design_1_InputLayer_0_0_synth_1
wait_on_run design_1_InputLayer_1_0_synth_1
export_simulation -of_objects [get_files /home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/anubhav/xilinx_projects/relu_test/relu_test.ip_user_files/sim_scripts -ip_user_files_dir /home/anubhav/xilinx_projects/relu_test/relu_test.ip_user_files -ipstatic_source_dir /home/anubhav/xilinx_projects/relu_test/relu_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/modelsim} {questa=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/questa} {ies=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/ies} {xcelium=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/xcelium} {vcs=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/vcs} {riviera=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
file copy -force /home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/relu_test/relu_test.bit
close_project
open_project /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.xpr
open_bd_design {/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets OutputLayer_0_m_axi_gmem] [get_bd_intf_nets OutputLayer_0_bram_y_PORTA] [get_bd_intf_nets OutputLayer_0_bram_dy_PORTA] [get_bd_cells OutputLayer_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:InputLayer:1.0 InputLayer_1
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_dy" }  [get_bd_intf_pins InputLayer_1/bram_dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_y" }  [get_bd_intf_pins InputLayer_1/bram_x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/InputLayer_1/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins InputLayer_1/m_axi_gmem]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/InputLayer_1/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins InputLayer_1/s_axi_control]
endgroup
delete_bd_objs [get_bd_intf_nets fcc_combined_0_dx_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets fcc_combined_0_m_axi_gmem] [get_bd_intf_nets fcc_combined_0_x_PORTA] [get_bd_intf_nets fcc_combined_0_y_PORTA] [get_bd_intf_nets fcc_combined_0_dy_PORTA] [get_bd_cells fcc_combined_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:fcc_combined:1.0 fcc_combined_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_dx" }  [get_bd_intf_pins fcc_combined_0/dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_dy" }  [get_bd_intf_pins fcc_combined_0/dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/fcc_combined_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins fcc_combined_0/m_axi_gmem]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/fcc_combined_0/s_axi_CRTL_BUS} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins fcc_combined_0/s_axi_CRTL_BUS]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_x" }  [get_bd_intf_pins fcc_combined_0/x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_y" }  [get_bd_intf_pins fcc_combined_0/y_PORTA]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets conv_combined_0_m_axi_gmem] [get_bd_intf_nets conv_combined_0_x_PORTA] [get_bd_intf_nets conv_combined_0_dx_PORTA] [get_bd_intf_nets conv_combined_0_y_PORTA] [get_bd_intf_nets conv_combined_0_dy_PORTA] [get_bd_cells conv_combined_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:conv_combined:1.0 conv_combined_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_dy" }  [get_bd_intf_pins conv_combined_0/dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/conv_dy" }  [get_bd_intf_pins conv_combined_0/dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/conv_combined_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins conv_combined_0/m_axi_gmem]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/conv_combined_0/s_axi_CRTL_BUS} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins conv_combined_0/s_axi_CRTL_BUS]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_y" }  [get_bd_intf_pins conv_combined_0/x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/conv_y" }  [get_bd_intf_pins conv_combined_0/y_PORTA]
endgroup
report_ip_status -name ip_status 
upgrade_ip [get_ips  {nn_InputLayer_0_0 nn_relu_combined_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {nn_InputLayer_0_0 nn_relu_combined_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/InputLayer_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins InputLayer_0/s_axi_control]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/relu_combined_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins relu_combined_0/s_axi_control]
endgroup
reset_run nn_relu_y_0_synth_1
reset_run nn_conv_dy_0_synth_1
reset_run nn_relu_dy_0_synth_1
reset_run nn_fcc_x_0_synth_1
reset_run nn_conv_y_0_synth_1
reset_run nn_fcc_dy_0_synth_1
reset_run nn_fcc_dx_0_synth_1
reset_run nn_fcc_y_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 10
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_dy]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_y]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_x]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_dx]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_y]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_dy]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_dy]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_y]
endgroup
report_ip_status -name ip_status 
save_bd_design
launch_runs impl_1 -jobs 10
wait_on_run impl_1
report_ip_status -name ip_status 
regenerate_bd_layout
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
file copy -force /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper.bit /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.bit
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {nn_InputLayer_1_0 nn_InputLayer_0_0 nn_conv_combined_0_1 nn_fcc_combined_0_1 nn_relu_combined_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {nn_InputLayer_1_0 nn_InputLayer_0_0 nn_conv_combined_0_1 nn_fcc_combined_0_1 nn_relu_combined_0_0}] -no_script -sync -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd]
set_property synth_checkpoint_mode None [get_files  /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd]
generate_target all [get_files  /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd]
export_ip_user_files -of_objects [get_files /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd] -directory /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files/sim_scripts -ip_user_files_dir /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files -ipstatic_source_dir /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/modelsim} {questa=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/questa} {ies=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/ies} {xcelium=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/xcelium} {vcs=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/vcs} {riviera=/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
file copy -force /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper.bit /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.bit
close_project
open_project /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.xpr
open_bd_design {/home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets OutputLayer_0_m_axi_gmem] [get_bd_intf_nets OutputLayer_0_bram_y_PORTA] [get_bd_intf_nets OutputLayer_0_bram_dy_PORTA] [get_bd_cells OutputLayer_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:InputLayer:1.0 InputLayer_1
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_dy" }  [get_bd_intf_pins InputLayer_1/bram_dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_y" }  [get_bd_intf_pins InputLayer_1/bram_x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/InputLayer_1/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins InputLayer_1/m_axi_gmem]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/InputLayer_1/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins InputLayer_1/s_axi_control]
endgroup
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_InputLayer_0_0 design_1_fcc_combined_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_InputLayer_0_0 design_1_fcc_combined_0_0}] -no_script -sync -force -quiet
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/InputLayer_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins InputLayer_0/s_axi_control]
regenerate_bd_layout
reset_run design_1_fcc_dy_0_synth_1
reset_run design_1_fcc_y_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 10
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_dy]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_y]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Depth_A {1024}] [get_bd_cells fcc_dx]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Depth_A {1024}] [get_bd_cells fcc_x]
endgroup
report_ip_status -name ip_status 
reset_run design_1_fcc_dx_0_synth_1
reset_run design_1_fcc_x_0_synth_1
save_bd_design
launch_runs impl_1 -jobs 10
wait_on_run impl_1
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
close_project
open_project /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.srcs/sources_1/bd/nn/nn.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:loss_derivative:1.0 loss_derivative_0
endgroup
