# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../tpFinal.srcs/sources_1/new/IF.v" \
"../../../../tpFinal.srcs/sources_1/new/Interface_PC.v" \
"../../../../tpFinal.srcs/sources_1/new/PC.v" \
"../../../../tpFinal.srcs/sources_1/new/instruction_mem.v" \
"../../../../tpFinal.srcs/sim_IF/new/tb_IF.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
