HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:top
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_97 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(92);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/92||FIFO_INPUT_SAVE.v(1324);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1324
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_82 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(93);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/93||FIFO_INPUT_SAVE.v(1322);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1322
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_9 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(94);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/94||FIFO_INPUT_SAVE.v(1320);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1320
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(95);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/95||FIFO_INPUT_SAVE.v(1317);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1317
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1E1C0_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(96);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/96||FIFO_INPUT_SAVE.v(1311);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1311
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[9] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(97);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/97||FIFO_INPUT_SAVE.v(1306);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1306
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_69 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(98);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/98||FIFO_INPUT_SAVE.v(1304);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1304
Implementation;Synthesis|| CL168 ||@W:Removing instance INV_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(99);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/99||FIFO_INPUT_SAVE.v(1298);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1298
Implementation;Synthesis|| CL168 ||@W:Removing instance INV_27 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(100);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/100||FIFO_INPUT_SAVE.v(1297);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1297
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_25 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(101);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/101||FIFO_INPUT_SAVE.v(1296);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1296
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_36 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(102);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/102||FIFO_INPUT_SAVE.v(1292);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1292
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_91 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(103);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/103||FIFO_INPUT_SAVE.v(1290);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1290
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_41 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(104);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/104||FIFO_INPUT_SAVE.v(1243);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1243
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_73 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(105);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/105||FIFO_INPUT_SAVE.v(1239);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1239
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[4] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(106);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/106||FIFO_INPUT_SAVE.v(1210);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1210
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_8 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(107);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/107||FIFO_INPUT_SAVE.v(1205);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1205
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_67 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(108);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/108||FIFO_INPUT_SAVE.v(1200);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1200
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_30 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(109);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/109||FIFO_INPUT_SAVE.v(1190);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1190
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[7] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(110);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/110||FIFO_INPUT_SAVE.v(1186);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1186
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_79 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(111);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/111||FIFO_INPUT_SAVE.v(1184);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1184
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[6] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(112);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/112||FIFO_INPUT_SAVE.v(1182);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1182
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_95 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(113);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/113||FIFO_INPUT_SAVE.v(1177);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1177
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_60 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(114);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/114||FIFO_INPUT_SAVE.v(1173);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1173
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_55 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(115);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/115||FIFO_INPUT_SAVE.v(1168);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1168
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_48 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(116);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/116||FIFO_INPUT_SAVE.v(1166);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1166
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(117);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/117||FIFO_INPUT_SAVE.v(1164);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1164
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_41 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(118);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/118||FIFO_INPUT_SAVE.v(1158);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1158
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(119);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/119||FIFO_INPUT_SAVE.v(1156);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1156
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_38 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(120);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/120||FIFO_INPUT_SAVE.v(1145);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1145
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(121);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/121||FIFO_INPUT_SAVE.v(1142);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1142
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_16 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(122);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/122||FIFO_INPUT_SAVE.v(1136);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1136
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(123);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/123||FIFO_INPUT_SAVE.v(1130);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1130
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_68 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(124);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/124||FIFO_INPUT_SAVE.v(1126);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1126
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_97 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(125);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/125||FIFO_INPUT_SAVE.v(1124);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1124
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_20 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(126);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/126||FIFO_INPUT_SAVE.v(1122);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1122
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[2] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/127||FIFO_INPUT_SAVE.v(1120);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1120
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_48 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/128||FIFO_INPUT_SAVE.v(1112);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1112
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_24 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(129);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/129||FIFO_INPUT_SAVE.v(1111);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1111
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_99 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(130);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/130||FIFO_INPUT_SAVE.v(1110);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1110
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_19 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(131);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/131||FIFO_INPUT_SAVE.v(1102);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1102
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(132);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/132||FIFO_INPUT_SAVE.v(1096);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1096
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[10] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(133);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/133||FIFO_INPUT_SAVE.v(1094);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1094
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_82 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/134||FIFO_INPUT_SAVE.v(1091);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1091
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_64 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/135||FIFO_INPUT_SAVE.v(1088);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1088
Implementation;Synthesis|| CL168 ||@W:Removing instance INV_26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(136);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/136||FIFO_INPUT_SAVE.v(1082);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1082
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_62 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/137||FIFO_INPUT_SAVE.v(1076);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1076
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_12 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(138);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/138||FIFO_INPUT_SAVE.v(1066);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1066
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(139);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/139||FIFO_INPUT_SAVE.v(1060);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1060
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_99 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(140);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/140||FIFO_INPUT_SAVE.v(1053);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1053
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(141);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/141||FIFO_INPUT_SAVE.v(1048);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1048
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[4] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(142);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/142||FIFO_INPUT_SAVE.v(1041);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1041
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_90 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/143||FIFO_INPUT_SAVE.v(1036);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1036
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_47 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(144);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/144||FIFO_INPUT_SAVE.v(1034);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1034
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_103 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/145||FIFO_INPUT_SAVE.v(1024);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1024
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[7] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(146);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/146||FIFO_INPUT_SAVE.v(1015);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1015
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[6] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(147);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/147||FIFO_INPUT_SAVE.v(1009);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1009
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/148||FIFO_INPUT_SAVE.v(1007);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1007
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[3] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/149||FIFO_INPUT_SAVE.v(1005);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/1005
Implementation;Synthesis|| CL168 ||@W:Removing instance INV_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(150);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/150||FIFO_INPUT_SAVE.v(999);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/999
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_35 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(151);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/151||FIFO_INPUT_SAVE.v(997);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/997
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_95 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(152);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/152||FIFO_INPUT_SAVE.v(957);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/957
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_86 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(153);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/153||FIFO_INPUT_SAVE.v(949);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/949
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_13 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(154);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/154||FIFO_INPUT_SAVE.v(946);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/946
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/155||FIFO_INPUT_SAVE.v(944);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/944
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/156||FIFO_INPUT_SAVE.v(933);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/933
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_46 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(157);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/157||FIFO_INPUT_SAVE.v(919);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/919
Implementation;Synthesis|| CL168 ||@W:Removing instance BUFF_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(158);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/158||FIFO_INPUT_SAVE.v(902);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/902
Implementation;Synthesis|| CL168 ||@W:Removing instance INV_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(159);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/159||FIFO_INPUT_SAVE.v(896);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/896
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_29 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(160);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/160||FIFO_INPUT_SAVE.v(885);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/885
Implementation;Synthesis|| CL168 ||@W:Removing instance BUFF_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(161);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/161||FIFO_INPUT_SAVE.v(884);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/884
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_32 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(162);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/162||FIFO_INPUT_SAVE.v(882);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/882
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_87 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(163);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/163||FIFO_INPUT_SAVE.v(880);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/880
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_10 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(164);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/164||FIFO_INPUT_SAVE.v(878);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/878
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(165);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/165||FIFO_INPUT_SAVE.v(872);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/872
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_25 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(166);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/166||FIFO_INPUT_SAVE.v(870);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/870
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_68 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(167);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/167||FIFO_INPUT_SAVE.v(868);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/868
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_68 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(168);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/168||FIFO_INPUT_SAVE.v(858);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/858
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_83 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(169);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/169||FIFO_INPUT_SAVE.v(855);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/855
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(170);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/170||FIFO_INPUT_SAVE.v(849);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/849
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_71 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(171);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/171||FIFO_INPUT_SAVE.v(848);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/848
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(172);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/172||FIFO_INPUT_SAVE.v(843);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/843
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[12] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(173);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/173||FIFO_INPUT_SAVE.v(839);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/839
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_13 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(174);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/174||FIFO_INPUT_SAVE.v(837);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/837
Implementation;Synthesis|| CL168 ||@W:Removing instance INV_18 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(175);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/175||FIFO_INPUT_SAVE.v(836);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/836
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_88 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/176||FIFO_INPUT_SAVE.v(825);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/825
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[10] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/177||FIFO_INPUT_SAVE.v(823);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/823
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(178);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/178||FIFO_INPUT_SAVE.v(821);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/821
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[3] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(179);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/179||FIFO_INPUT_SAVE.v(815);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/815
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(180);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/180||FIFO_INPUT_SAVE.v(807);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/807
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_101 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/181||FIFO_INPUT_SAVE.v(778);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/778
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_73 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(182);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/182||FIFO_INPUT_SAVE.v(764);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/764
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[11] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/183||FIFO_INPUT_SAVE.v(762);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/762
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_18 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(184);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/184||FIFO_INPUT_SAVE.v(751);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/751
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_74 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(185);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/185||FIFO_INPUT_SAVE.v(745);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/745
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_14 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(186);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/186||FIFO_INPUT_SAVE.v(743);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/743
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_27 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/187||FIFO_INPUT_SAVE.v(741);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/741
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_32 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(188);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/188||FIFO_INPUT_SAVE.v(729);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/729
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(189);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/189||FIFO_INPUT_SAVE.v(712);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/712
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_85 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(190);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/190||FIFO_INPUT_SAVE.v(711);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/711
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_29 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/191||FIFO_INPUT_SAVE.v(709);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/709
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(192);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/192||FIFO_INPUT_SAVE.v(703);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/703
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_67 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(193);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/193||FIFO_INPUT_SAVE.v(702);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/702
Implementation;Synthesis|| CL168 ||@W:Removing instance INV_25 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(194);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/194||FIFO_INPUT_SAVE.v(698);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/698
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_80 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(195);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/195||FIFO_INPUT_SAVE.v(693);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/693
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_52 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(196);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/196||FIFO_INPUT_SAVE.v(691);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/691
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_52 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(197);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/197||FIFO_INPUT_SAVE.v(688);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/688
Implementation;Synthesis|| CL168 ||@W:Removing instance INV_20 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(198);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/198||FIFO_INPUT_SAVE.v(684);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/684
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_58 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(199);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/199||FIFO_INPUT_SAVE.v(681);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/681
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1E1C0_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(200);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/200||FIFO_INPUT_SAVE.v(660);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/660
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_84 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(201);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/201||FIFO_INPUT_SAVE.v(657);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/657
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_22 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(202);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/202||FIFO_INPUT_SAVE.v(652);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/652
Implementation;Synthesis|| CL168 ||@W:Removing instance BUFF_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(203);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/203||FIFO_INPUT_SAVE.v(648);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/648
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_65 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(204);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/204||FIFO_INPUT_SAVE.v(646);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/646
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_31 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(205);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/205||FIFO_INPUT_SAVE.v(643);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/643
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1E1C0_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(206);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/206||FIFO_INPUT_SAVE.v(606);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/606
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_DVLDX because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(207);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/207||FIFO_INPUT_SAVE.v(605);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/605
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_93 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(208);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/208||FIFO_INPUT_SAVE.v(574);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/574
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_66 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(209);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/209||FIFO_INPUT_SAVE.v(568);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/568
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_53 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(210);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/210||FIFO_INPUT_SAVE.v(564);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/564
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_76 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(211);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/211||FIFO_INPUT_SAVE.v(561);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/561
Implementation;Synthesis|| CL168 ||@W:Removing instance INV_22 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(212);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/212||FIFO_INPUT_SAVE.v(546);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/546
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_70 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(213);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/213||FIFO_INPUT_SAVE.v(541);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/541
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_10 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(214);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/214||FIFO_INPUT_SAVE.v(539);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/539
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_60 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(215);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/215||FIFO_INPUT_SAVE.v(533);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/533
Implementation;Synthesis|| CL168 ||@W:Removing instance INV_24 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(216);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/216||FIFO_INPUT_SAVE.v(532);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/532
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_9 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(217);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/217||FIFO_INPUT_SAVE.v(525);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/525
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[5] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/218||FIFO_INPUT_SAVE.v(520);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/520
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_8 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/219||FIFO_INPUT_SAVE.v(512);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/512
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_27 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(220);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/220||FIFO_INPUT_SAVE.v(510);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/510
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(221);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/221||FIFO_INPUT_SAVE.v(481);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/481
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_19 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(222);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/222||FIFO_INPUT_SAVE.v(477);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/477
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(223);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/223||FIFO_INPUT_SAVE.v(475);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/475
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[12] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(224);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/224||FIFO_INPUT_SAVE.v(472);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/472
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_31 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(225);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/225||FIFO_INPUT_SAVE.v(465);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/465
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_54 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(226);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/226||FIFO_INPUT_SAVE.v(452);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/452
Implementation;Synthesis|| CL168 ||@W:Removing instance INV_15 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(227);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/227||FIFO_INPUT_SAVE.v(451);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/451
Implementation;Synthesis|| CL168 ||@W:Removing instance BUFF_6 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(228);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/228||FIFO_INPUT_SAVE.v(450);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/450
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[8] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(229);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/229||FIFO_INPUT_SAVE.v(448);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/448
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(230);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/230||FIFO_INPUT_SAVE.v(446);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/446
Implementation;Synthesis|| CL168 ||@W:Removing instance INV_10 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(231);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/231||FIFO_INPUT_SAVE.v(436);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/436
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_37 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(232);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/232||FIFO_INPUT_SAVE.v(433);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/433
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(233);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/233||FIFO_INPUT_SAVE.v(431);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/431
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_6 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(234);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/234||FIFO_INPUT_SAVE.v(421);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/421
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_16 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(235);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/235||FIFO_INPUT_SAVE.v(413);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/413
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_96 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(236);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/236||FIFO_INPUT_SAVE.v(401);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/401
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_62 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(237);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/237||FIFO_INPUT_SAVE.v(399);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/399
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_38 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(238);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/238||FIFO_INPUT_SAVE.v(395);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/395
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_56 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(239);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/239||FIFO_INPUT_SAVE.v(394);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/394
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_30 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(240);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/240||FIFO_INPUT_SAVE.v(389);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/389
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_31 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(241);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/241||FIFO_INPUT_SAVE.v(386);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/386
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_18 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(242);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/242||FIFO_INPUT_SAVE.v(382);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/382
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(243);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/243||FIFO_INPUT_SAVE.v(381);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/381
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(244);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/244||FIFO_INPUT_SAVE.v(380);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/380
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_6 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(245);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/245||FIFO_INPUT_SAVE.v(371);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/371
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[9] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(246);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/246||FIFO_INPUT_SAVE.v(366);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/366
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[11] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(247);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/247||FIFO_INPUT_SAVE.v(364);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/364
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_90 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(248);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/248||FIFO_INPUT_SAVE.v(362);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/362
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(249);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/249||FIFO_INPUT_SAVE.v(350);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/350
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_50 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(250);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/250||FIFO_INPUT_SAVE.v(349);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/349
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_25 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(251);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/251||FIFO_INPUT_SAVE.v(337);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/337
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_14 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(252);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/252||FIFO_INPUT_SAVE.v(324);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/324
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_53 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(253);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/253||FIFO_INPUT_SAVE.v(319);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/319
Implementation;Synthesis|| CL168 ||@W:Removing instance INV_14 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(254);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/254||FIFO_INPUT_SAVE.v(318);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/318
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_21 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(255);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/255||FIFO_INPUT_SAVE.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/317
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[5] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(256);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/256||FIFO_INPUT_SAVE.v(312);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/312
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_85 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(257);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/257||FIFO_INPUT_SAVE.v(311);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/311
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_61 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(258);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/258||FIFO_INPUT_SAVE.v(306);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/306
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(259);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/259||FIFO_INPUT_SAVE.v(295);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/295
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(260);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/260||FIFO_INPUT_SAVE.v(293);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/293
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_40 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(261);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/261||FIFO_INPUT_SAVE.v(287);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/287
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_96 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(262);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/262||FIFO_INPUT_SAVE.v(280);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/280
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_RGRY[8] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(263);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/263||FIFO_INPUT_SAVE.v(273);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/273
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(264);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/264||FIFO_INPUT_SAVE.v(269);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/269
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_65 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(265);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/265||FIFO_INPUT_SAVE.v(267);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/267
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(266);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/266||FIFO_INPUT_SAVE.v(262);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/262
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_55 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(267);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/267||FIFO_INPUT_SAVE.v(259);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/259
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_69 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(268);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/268||FIFO_INPUT_SAVE.v(253);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/253
Implementation;Synthesis|| CL168 ||@W:Removing instance MX2_89 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(269);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/269||FIFO_INPUT_SAVE.v(251);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/251
Implementation;Synthesis|| CL168 ||@W:Removing instance \DFN1C0_WGRY[2] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(270);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/270||FIFO_INPUT_SAVE.v(228);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/228
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_72 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(271);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/271||FIFO_INPUT_SAVE.v(223);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/223
Implementation;Synthesis|| CL168 ||@W:Removing instance BUFF_8 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(272);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/272||FIFO_INPUT_SAVE.v(187);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\smartgen\FIFO_INPUT_SAVE\FIFO_INPUT_SAVE.v'/linenumber/187
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||top.srr(309);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/309||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||top.srr(310);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/310||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(312);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/312||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.||top.srr(313);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/313||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(326);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/326||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CG133 ||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||top.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/338||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.||top.srr(339);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/339||CoreUART.v(376);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v'/linenumber/376
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.||top.srr(340);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/340||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||top.srr(341);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/341||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.||top.srr(342);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/342||CoreUART.v(326);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v'/linenumber/326
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.||top.srr(343);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/343||CoreUART.v(293);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v'/linenumber/293
Implementation;Synthesis|| CL169 ||@W:Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.||top.srr(344);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/344||CoreUART.v(278);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v'/linenumber/278
Implementation;Synthesis|| CL169 ||@W:Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.||top.srr(345);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/345||CoreUART.v(278);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v'/linenumber/278
Implementation;Synthesis|| CL169 ||@W:Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.||top.srr(346);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/346||CoreUART.v(263);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v'/linenumber/263
Implementation;Synthesis|| CL169 ||@W:Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.||top.srr(347);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/347||CoreUART.v(263);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v'/linenumber/263
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.||top.srr(348);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/348||CoreUART.v(159);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\component\work\UART_CORE\UART_CORE_0\rtl\vlog\core\CoreUART.v'/linenumber/159
Implementation;Synthesis|| CL169 ||@W:Pruning unused register w_fifo_count_prev[12:0]. Make sure that there are no unused intermediate registers.||top.srr(370);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/370||mem_command.v(139);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\hdl\mem_command.v'/linenumber/139
Implementation;Synthesis|| MT530 ||@W:Found inferred clock top|CLKA which controls 461 sequential elements including MEM_COMMAND_CONTROLLER.fifo_.RAM4K9_2. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(509);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/509||fifo_input_save.v(1261);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\smartgen\fifo_input_save\fifo_input_save.v'/linenumber/1261
Implementation;Synthesis|| MO160 ||@W:Register bit rx_parity_calc (in view view:work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(593);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/593||rx_async.v(421);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v'/linenumber/421
Implementation;Synthesis|| MO160 ||@W:Register bit xmit_state[4] (in view view:work.UART_CORE_UART_CORE_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(653);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/653||tx_async.v(119);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\tx_async.v'/linenumber/119
Implementation;Synthesis|| MO161 ||@W:Register bit last_bit[3] (in view view:work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(665);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/665||rx_async.v(261);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit last_bit[2] (in view view:work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(666);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/666||rx_async.v(261);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit last_bit[1] (in view view:work.UART_CORE_UART_CORE_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(667);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/667||rx_async.v(261);liberoaction://cross_probe/hdl/file/'c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\component\work\uart_core\uart_core_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MT420 ||@W:Found inferred clock top|CLKA with period 10.00ns. Please declare a user-defined clock on object "p:CLKA"||top.srr(769);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/769||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||top.srr(785);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/785||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||top.srr(787);liberoaction://cross_probe/hdl/file/'C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.srr'/linenumber/787||null;null
Implementation;Compile;RootName:top
Implementation;Compile||(null)||Please refer to the log file for details about 89 Warning(s) , 1 Info(s)||top_compile_log.rpt;liberoaction://open_report/file/top_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (3) out of (4) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:top
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||top_placeroute_log.rpt;liberoaction://open_report/file/top_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:top
