
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.002822    0.062757    0.410874    0.410874 v _2328_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[0] (net)
                      0.062757    0.000000    0.410874 v _1775_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.064168    0.151834    0.562708 v _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.064168    0.000000    0.562708 v _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.562708   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.080771    0.330771   library hold time
                                              0.330771   data required time
---------------------------------------------------------------------------------------------
                                              0.330771   data required time
                                             -0.562708   data arrival time
---------------------------------------------------------------------------------------------
                                              0.231937   slack (MET)


Startpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.002822    0.062757    0.410874    0.410874 v _2342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[0] (net)
                      0.062757    0.000000    0.410874 v _1797_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.064168    0.151834    0.562708 v _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.064168    0.000000    0.562708 v _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.562708   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.080771    0.330771   library hold time
                                              0.330771   data required time
---------------------------------------------------------------------------------------------
                                              0.330771   data required time
                                             -0.562708   data arrival time
---------------------------------------------------------------------------------------------
                                              0.231937   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.008901    0.135315    0.488133    0.488133 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.135315    0.000000    0.488133 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.006605    0.106784    0.087155    0.575289 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.106784    0.000000    0.575289 v _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.575289   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.069126    0.319126   library hold time
                                              0.319126   data required time
---------------------------------------------------------------------------------------------
                                              0.319126   data required time
                                             -0.575289   data arrival time
---------------------------------------------------------------------------------------------
                                              0.256163   slack (MET)


Startpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014467    0.194426    0.522061    0.522061 ^ _2287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[0] (net)
                      0.194426    0.000000    0.522061 ^ _1207_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.088635    0.064979    0.587040 v _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.088635    0.000000    0.587040 v _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.587040   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.074272    0.324272   library hold time
                                              0.324272   data required time
---------------------------------------------------------------------------------------------
                                              0.324272   data required time
                                             -0.587040   data arrival time
---------------------------------------------------------------------------------------------
                                              0.262768   slack (MET)


Startpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.007556    0.090946    0.435630    0.435630 v _2343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[1] (net)
                      0.090946    0.000000    0.435630 v _1798_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.064176    0.159638    0.595268 v _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.064176    0.000000    0.595268 v _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.595268   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.080769    0.330769   library hold time
                                              0.330769   data required time
---------------------------------------------------------------------------------------------
                                              0.330769   data required time
                                             -0.595268   data arrival time
---------------------------------------------------------------------------------------------
                                              0.264499   slack (MET)


Startpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.008910    0.098993    0.442155    0.442155 v _2375_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[4] (net)
                      0.098993    0.000000    0.442155 v _1144_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.008884    0.127614    0.101003    0.543158 ^ _1144_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0561_ (net)
                      0.127614    0.000000    0.543158 ^ _2029_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.074431    0.061654    0.604812 v _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.074431    0.000000    0.604812 v _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.604812   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.078045    0.328045   library hold time
                                              0.328045   data required time
---------------------------------------------------------------------------------------------
                                              0.328045   data required time
                                             -0.604812   data arrival time
---------------------------------------------------------------------------------------------
                                              0.276767   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.011999    0.117319    0.455805    0.455805 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.117319    0.000000    0.455805 v _1794_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004735    0.102476    0.092953    0.548758 ^ _1794_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0166_ (net)
                      0.102476    0.000000    0.548758 ^ _1795_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.065775    0.061031    0.609789 v _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.065775    0.000000    0.609789 v _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.609789   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.080344    0.330344   library hold time
                                              0.330344   data required time
---------------------------------------------------------------------------------------------
                                              0.330344   data required time
                                             -0.609789   data arrival time
---------------------------------------------------------------------------------------------
                                              0.279445   slack (MET)


Startpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.008900    0.098934    0.442111    0.442111 v _2345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[9] (net)
                      0.098934    0.000000    0.442111 v _1806_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.093031    0.084307    0.526418 ^ _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.093031    0.000000    0.526418 ^ _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.094478    0.078489    0.604907 v _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.094478    0.000000    0.604907 v _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.604907   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072720    0.322720   library hold time
                                              0.322720   data required time
---------------------------------------------------------------------------------------------
                                              0.322720   data required time
                                             -0.604907   data arrival time
---------------------------------------------------------------------------------------------
                                              0.282187   slack (MET)


Startpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004166    0.070760    0.417902    0.417902 v _2329_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[1] (net)
                      0.070760    0.000000    0.417902 v _1151_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.013499    0.177245    0.122504    0.540406 ^ _1151_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0568_ (net)
                      0.177245    0.000000    0.540406 ^ _1776_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.099652    0.079614    0.620020 v _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.099652    0.000000    0.620020 v _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.620020   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.071345    0.321345   library hold time
                                              0.321345   data required time
---------------------------------------------------------------------------------------------
                                              0.321345   data required time
                                             -0.620020   data arrival time
---------------------------------------------------------------------------------------------
                                              0.298675   slack (MET)


Startpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015922    0.140593    0.473140    0.473140 v _2360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[24] (net)
                      0.140593    0.000000    0.473140 v _1190_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.004655    0.096219    0.083317    0.556458 ^ _1190_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0607_ (net)
                      0.096219    0.000000    0.556458 ^ _1944_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002439    0.082275    0.073480    0.629937 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.082275    0.000000    0.629937 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.629937   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.075961    0.325961   library hold time
                                              0.325961   data required time
---------------------------------------------------------------------------------------------
                                              0.325961   data required time
                                             -0.629937   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303976   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.023228    0.288485    0.575857    0.575857 ^ _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.288485    0.000000    0.575857 ^ _2015_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.067333    0.065271    0.641128 v _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.067333    0.000000    0.641128 v _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.641128   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079930    0.329930   library hold time
                                              0.329930   data required time
---------------------------------------------------------------------------------------------
                                              0.329930   data required time
                                             -0.641128   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311197   slack (MET)


Startpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012916    0.122760    0.459857    0.459857 v _2374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[3] (net)
                      0.122760    0.000000    0.459857 v _2024_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004447    0.153699    0.123251    0.583108 ^ _2024_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0364_ (net)
                      0.153699    0.000000    0.583108 ^ _2028_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.073433    0.060180    0.643287 v _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.073433    0.000000    0.643287 v _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.643287   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.078310    0.328310   library hold time
                                              0.328310   data required time
---------------------------------------------------------------------------------------------
                                              0.328310   data required time
                                             -0.643287   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314977   slack (MET)


Startpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016662    0.144983    0.476410    0.476410 v _2325_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[6] (net)
                      0.144983    0.000000    0.476410 v _1768_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004486    0.125382    0.112615    0.589025 ^ _1768_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1142_ (net)
                      0.125382    0.000000    0.589025 ^ _1769_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.069060    0.057862    0.646887 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.069060    0.000000    0.646887 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.646887   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079472    0.329472   library hold time
                                              0.329472   data required time
---------------------------------------------------------------------------------------------
                                              0.329472   data required time
                                             -0.646887   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317415   slack (MET)


Startpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016677    0.145072    0.476477    0.476477 v _2324_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[5] (net)
                      0.145072    0.000000    0.476477 v _1765_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004486    0.125397    0.112641    0.589118 ^ _1765_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1140_ (net)
                      0.125397    0.000000    0.589118 ^ _1766_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.069063    0.057862    0.646980 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.069063    0.000000    0.646980 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.646980   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079471    0.329471   library hold time
                                              0.329471   data required time
---------------------------------------------------------------------------------------------
                                              0.329471   data required time
                                             -0.646980   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317509   slack (MET)


Startpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014826    0.134091    0.468297    0.468297 v _2358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[22] (net)
                      0.134091    0.000000    0.468297 v _1922_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.100104    0.093431    0.561728 ^ _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.100104    0.000000    0.561728 ^ _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.095163    0.078932    0.640660 v _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.095163    0.000000    0.640660 v _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.640660   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072538    0.322538   library hold time
                                              0.322538   data required time
---------------------------------------------------------------------------------------------
                                              0.322538   data required time
                                             -0.640660   data arrival time
---------------------------------------------------------------------------------------------
                                              0.318122   slack (MET)


Startpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016632    0.144805    0.476278    0.476278 v _2363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[27] (net)
                      0.144805    0.000000    0.476278 v _1969_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.131365    0.113977    0.590255 ^ _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.131365    0.000000    0.590255 ^ _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.070261    0.058015    0.648270 v _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.070261    0.000000    0.648270 v _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.648270   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079153    0.329153   library hold time
                                              0.329153   data required time
---------------------------------------------------------------------------------------------
                                              0.329153   data required time
                                             -0.648270   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319117   slack (MET)


Startpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016874    0.146241    0.477347    0.477347 v _2349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[13] (net)
                      0.146241    0.000000    0.477347 v _1840_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.131588    0.114390    0.591737 ^ _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.131588    0.000000    0.591737 ^ _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.070306    0.058021    0.649758 v _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.070306    0.000000    0.649758 v _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.649758   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079141    0.329141   library hold time
                                              0.329141   data required time
---------------------------------------------------------------------------------------------
                                              0.329141   data required time
                                             -0.649758   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320617   slack (MET)


Startpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.015532    0.138279    0.471417    0.471417 v _2366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[30] (net)
                      0.138279    0.000000    0.471417 v _1993_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.100969    0.094516    0.565933 ^ _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.100969    0.000000    0.565933 ^ _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.095304    0.078981    0.644914 v _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.095304    0.000000    0.644914 v _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.644914   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072500    0.322500   library hold time
                                              0.322500   data required time
---------------------------------------------------------------------------------------------
                                              0.322500   data required time
                                             -0.644914   data arrival time
---------------------------------------------------------------------------------------------
                                              0.322414   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012829    0.122243    0.459473    0.459473 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.122243    0.000000    0.459473 v _2005_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004166    0.163650    0.127623    0.587095 ^ _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.163650    0.000000    0.587095 ^ _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002439    0.075464    0.064994    0.652089 v _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.075464    0.000000    0.652089 v _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.652089   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.077770    0.327770   library hold time
                                              0.327770   data required time
---------------------------------------------------------------------------------------------
                                              0.327770   data required time
                                             -0.652089   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324318   slack (MET)


Startpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010426    0.107987    0.448854    0.448854 v _2337_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[4] (net)
                      0.107987    0.000000    0.448854 v _1791_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004220    0.163362    0.120813    0.569667 ^ _1791_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0164_ (net)
                      0.163362    0.000000    0.569667 ^ _1792_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.095866    0.078078    0.647745 v _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.095866    0.000000    0.647745 v _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.647745   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072351    0.322351   library hold time
                                              0.322351   data required time
---------------------------------------------------------------------------------------------
                                              0.322351   data required time
                                             -0.647745   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325394   slack (MET)


Startpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016490    0.143963    0.475650    0.475650 v _2361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[25] (net)
                      0.143963    0.000000    0.475650 v _1950_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.102143    0.095988    0.571639 ^ _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.102143    0.000000    0.571639 ^ _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.095519    0.079046    0.650685 v _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.095519    0.000000    0.650685 v _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.650685   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072443    0.322443   library hold time
                                              0.322443   data required time
---------------------------------------------------------------------------------------------
                                              0.322443   data required time
                                             -0.650685   data arrival time
---------------------------------------------------------------------------------------------
                                              0.328242   slack (MET)


Startpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016490    0.143963    0.475650    0.475650 v _2362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[26] (net)
                      0.143963    0.000000    0.475650 v _1961_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.102143    0.095988    0.571639 ^ _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.102143    0.000000    0.571639 ^ _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.095519    0.079046    0.650685 v _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.095519    0.000000    0.650685 v _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.650685   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072443    0.322443   library hold time
                                              0.322443   data required time
---------------------------------------------------------------------------------------------
                                              0.322443   data required time
                                             -0.650685   data arrival time
---------------------------------------------------------------------------------------------
                                              0.328242   slack (MET)


Startpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.010235    0.106854    0.448010    0.448010 v _2334_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[1] (net)
                      0.106854    0.000000    0.448010 v _1782_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003982    0.144298    0.108530    0.556540 ^ _1782_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0158_ (net)
                      0.144298    0.000000    0.556540 ^ _1784_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.103828    0.091775    0.648315 v _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.103828    0.000000    0.648315 v _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.648315   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.070059    0.320059   library hold time
                                              0.320059   data required time
---------------------------------------------------------------------------------------------
                                              0.320059   data required time
                                             -0.648315   data arrival time
---------------------------------------------------------------------------------------------
                                              0.328256   slack (MET)


Startpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018444    0.155555    0.484285    0.484285 v _2322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[3] (net)
                      0.155555    0.000000    0.484285 v _1760_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004486    0.127209    0.115788    0.600073 ^ _1760_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1137_ (net)
                      0.127209    0.000000    0.600073 ^ _1761_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.069427    0.057909    0.657981 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.069427    0.000000    0.657981 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.657981   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079374    0.329374   library hold time
                                              0.329374   data required time
---------------------------------------------------------------------------------------------
                                              0.329374   data required time
                                             -0.657981   data arrival time
---------------------------------------------------------------------------------------------
                                              0.328607   slack (MET)


Startpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016753    0.145523    0.476812    0.476812 v _2357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[21] (net)
                      0.145523    0.000000    0.476812 v _1910_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.102465    0.096393    0.573205 ^ _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.102465    0.000000    0.573205 ^ _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.095578    0.079064    0.652269 v _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.095578    0.000000    0.652269 v _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.652269   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072427    0.322427   library hold time
                                              0.322427   data required time
---------------------------------------------------------------------------------------------
                                              0.322427   data required time
                                             -0.652269   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329842   slack (MET)


Startpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018649    0.156772    0.485191    0.485191 v _2326_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[7] (net)
                      0.156772    0.000000    0.485191 v _1771_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004486    0.127419    0.116153    0.601344 ^ _1771_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0154_ (net)
                      0.127419    0.000000    0.601344 ^ _1772_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.069469    0.057914    0.659258 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.069469    0.000000    0.659258 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.659258   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079363    0.329363   library hold time
                                              0.329363   data required time
---------------------------------------------------------------------------------------------
                                              0.329363   data required time
                                             -0.659258   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329895   slack (MET)


Startpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012176    0.118369    0.456587    0.456587 v _2367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[31] (net)
                      0.118369    0.000000    0.456587 v _2000_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004586    0.101138    0.092202    0.548790 ^ _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      0.101138    0.000000    0.548790 ^ _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.111897    0.100151    0.648940 v _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.111897    0.000000    0.648940 v _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.648940   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.067512    0.317512   library hold time
                                              0.317512   data required time
---------------------------------------------------------------------------------------------
                                              0.317512   data required time
                                             -0.648940   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331429   slack (MET)


Startpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004166    0.070760    0.417902    0.417902 v _2321_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[2] (net)
                      0.070760    0.000000    0.417902 v _1185_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.018212    0.228622    0.152041    0.569943 ^ _1185_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0602_ (net)
                      0.228622    0.000000    0.569943 ^ _1758_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002439    0.083727    0.087377    0.657320 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.083727    0.000000    0.657320 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.657320   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.075576    0.325576   library hold time
                                              0.325576   data required time
---------------------------------------------------------------------------------------------
                                              0.325576   data required time
                                             -0.657320   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331745   slack (MET)


Startpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018689    0.157009    0.485368    0.485368 v _2372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[1] (net)
                      0.157009    0.000000    0.485368 v _2017_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004447    0.132745    0.117160    0.602528 ^ _2017_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0359_ (net)
                      0.132745    0.000000    0.602528 ^ _2019_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.068608    0.059013    0.661540 v _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.068608    0.000000    0.661540 v _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.661540   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079592    0.329592   library hold time
                                              0.329592   data required time
---------------------------------------------------------------------------------------------
                                              0.329592   data required time
                                             -0.661540   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331949   slack (MET)


Startpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004166    0.070760    0.417902    0.417902 v _2320_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[1] (net)
                      0.070760    0.000000    0.417902 v _1184_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.013266    0.174705    0.121044    0.538946 ^ _1184_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0601_ (net)
                      0.174705    0.000000    0.538946 ^ _1756_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.007117    0.106568    0.112506    0.651452 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.106568    0.000000    0.651452 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.651452   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.069194    0.319194   library hold time
                                              0.319194   data required time
---------------------------------------------------------------------------------------------
                                              0.319194   data required time
                                             -0.651452   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332258   slack (MET)


Startpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021395    0.173562    0.496491    0.496491 v _2352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[16] (net)
                      0.173562    0.000000    0.496491 v _1870_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004734    0.113770    0.107811    0.604303 ^ _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.113770    0.000000    0.604303 ^ _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.070536    0.057768    0.662071 v _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.070536    0.000000    0.662071 v _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.662071   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079080    0.329080   library hold time
                                              0.329080   data required time
---------------------------------------------------------------------------------------------
                                              0.329080   data required time
                                             -0.662071   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332991   slack (MET)


Startpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.009920    0.104985    0.446618    0.446618 v _2333_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[0] (net)
                      0.104985    0.000000    0.446618 v _1779_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003982    0.146431    0.115890    0.562508 ^ _1779_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0156_ (net)
                      0.146431    0.000000    0.562508 ^ _1781_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.104392    0.092052    0.654560 v _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.104392    0.000000    0.654560 v _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.654560   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.069881    0.319881   library hold time
                                              0.319881   data required time
---------------------------------------------------------------------------------------------
                                              0.319881   data required time
                                             -0.654560   data arrival time
---------------------------------------------------------------------------------------------
                                              0.334679   slack (MET)


Startpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.019873    0.164220    0.490287    0.490287 v _2356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[20] (net)
                      0.164220    0.000000    0.490287 v _1904_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.134371    0.119564    0.609851 ^ _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.134371    0.000000    0.609851 ^ _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.070864    0.058092    0.667943 v _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.070864    0.000000    0.667943 v _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.667943   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.078992    0.328992   library hold time
                                              0.328992   data required time
---------------------------------------------------------------------------------------------
                                              0.328992   data required time
                                             -0.667943   data arrival time
---------------------------------------------------------------------------------------------
                                              0.338951   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.011999    0.117319    0.455805    0.455805 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.117319    0.000000    0.455805 v _1785_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003982    0.145654    0.111698    0.567503 ^ _1785_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0160_ (net)
                      0.145654    0.000000    0.567503 ^ _1787_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.104187    0.091951    0.659454 v _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.104187    0.000000    0.659454 v _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.659454   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.069946    0.319946   library hold time
                                              0.319946   data required time
---------------------------------------------------------------------------------------------
                                              0.319946   data required time
                                             -0.659454   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339508   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.008901    0.135315    0.488133    0.488133 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.135315    0.000000    0.488133 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.006605    0.106784    0.087155    0.575289 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.106784    0.000000    0.575289 v _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002439    0.068735    0.061450    0.636739 ^ _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.068735    0.000000    0.636739 ^ _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.636739   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.046957    0.296957   library hold time
                                              0.296957   data required time
---------------------------------------------------------------------------------------------
                                              0.296957   data required time
                                             -0.636739   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339782   slack (MET)


Startpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021294    0.172942    0.496080    0.496080 v _2347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[11] (net)
                      0.172942    0.000000    0.496080 v _1825_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.135721    0.122074    0.618154 ^ _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.135721    0.000000    0.618154 ^ _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.071135    0.058127    0.676280 v _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.071135    0.000000    0.676280 v _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.676280   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.078920    0.328920   library hold time
                                              0.328920   data required time
---------------------------------------------------------------------------------------------
                                              0.328920   data required time
                                             -0.676280   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347360   slack (MET)


Startpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.019731    0.163349    0.489708    0.489708 v _2354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[18] (net)
                      0.163349    0.000000    0.489708 v _1887_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.106147    0.101010    0.590718 ^ _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.106147    0.000000    0.590718 ^ _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.096253    0.079269    0.669987 v _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.096253    0.000000    0.669987 v _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.669987   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072248    0.322248   library hold time
                                              0.322248   data required time
---------------------------------------------------------------------------------------------
                                              0.322248   data required time
                                             -0.669987   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347739   slack (MET)


Startpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018149    0.153805    0.482981    0.482981 v _2373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[2] (net)
                      0.153805    0.000000    0.482981 v _1145_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.009102    0.140567    0.116771    0.599752 ^ _1145_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0562_ (net)
                      0.140567    0.000000    0.599752 ^ _2023_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002439    0.091275    0.077417    0.677169 v _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.091275    0.000000    0.677169 v _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.677169   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.073571    0.323571   library hold time
                                              0.323571   data required time
---------------------------------------------------------------------------------------------
                                              0.323571   data required time
                                             -0.677169   data arrival time
---------------------------------------------------------------------------------------------
                                              0.353599   slack (MET)


Startpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009071    0.099948    0.442866    0.442866 v _2323_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[4] (net)
                      0.099948    0.000000    0.442866 v _1186_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.016878    0.214383    0.150906    0.593772 ^ _1186_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0603_ (net)
                      0.214383    0.000000    0.593772 ^ _1763_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002439    0.083206    0.086478    0.680250 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.083206    0.000000    0.680250 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.680250   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.075714    0.325714   library hold time
                                              0.325714   data required time
---------------------------------------------------------------------------------------------
                                              0.325714   data required time
                                             -0.680250   data arrival time
---------------------------------------------------------------------------------------------
                                              0.354536   slack (MET)


Startpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016490    0.143963    0.475650    0.475650 v _2364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[28] (net)
                      0.143963    0.000000    0.475650 v _1978_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.105337    0.098238    0.573889 ^ _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.105337    0.000000    0.573889 ^ _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.113851    0.099737    0.673626 v _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.113851    0.000000    0.673626 v _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.673626   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.066895    0.316895   library hold time
                                              0.316895   data required time
---------------------------------------------------------------------------------------------
                                              0.316895   data required time
                                             -0.673626   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356731   slack (MET)


Startpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016490    0.143963    0.475650    0.475650 v _2365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[29] (net)
                      0.143963    0.000000    0.475650 v _1985_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.105337    0.098238    0.573889 ^ _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.105337    0.000000    0.573889 ^ _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.113851    0.099737    0.673626 v _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.113851    0.000000    0.673626 v _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.673626   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.066895    0.316895   library hold time
                                              0.316895   data required time
---------------------------------------------------------------------------------------------
                                              0.316895   data required time
                                             -0.673626   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356731   slack (MET)


Startpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016461    0.143791    0.475522    0.475522 v _2359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[23] (net)
                      0.143791    0.000000    0.475522 v _1930_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004586    0.106285    0.098886    0.574408 ^ _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.106285    0.000000    0.574408 ^ _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.112474    0.100284    0.674692 v _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.112474    0.000000    0.674692 v _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.674692   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.067329    0.317329   library hold time
                                              0.317329   data required time
---------------------------------------------------------------------------------------------
                                              0.317329   data required time
                                             -0.674692   data arrival time
---------------------------------------------------------------------------------------------
                                              0.357363   slack (MET)


Startpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021395    0.173562    0.496491    0.496491 v _2350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[14] (net)
                      0.173562    0.000000    0.496491 v _1850_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.108256    0.103655    0.600147 ^ _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.108256    0.000000    0.600147 ^ _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.096639    0.079387    0.679534 v _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.096639    0.000000    0.679534 v _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.679534   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072146    0.322146   library hold time
                                              0.322146   data required time
---------------------------------------------------------------------------------------------
                                              0.322146   data required time
                                             -0.679534   data arrival time
---------------------------------------------------------------------------------------------
                                              0.357388   slack (MET)


Startpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016753    0.145523    0.476812    0.476812 v _2351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[15] (net)
                      0.145523    0.000000    0.476812 v _1857_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004586    0.106636    0.099341    0.576154 ^ _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.106636    0.000000    0.576154 ^ _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.112513    0.100293    0.676447 v _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.112513    0.000000    0.676447 v _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.676447   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.067317    0.317317   library hold time
                                              0.317317   data required time
---------------------------------------------------------------------------------------------
                                              0.317317   data required time
                                             -0.676447   data arrival time
---------------------------------------------------------------------------------------------
                                              0.359130   slack (MET)


Startpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016753    0.145523    0.476812    0.476812 v _2353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[17] (net)
                      0.145523    0.000000    0.476812 v _1879_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004586    0.106636    0.099341    0.576154 ^ _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.106636    0.000000    0.576154 ^ _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.112513    0.100293    0.676447 v _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.112513    0.000000    0.676447 v _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.676447   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.067317    0.317317   library hold time
                                              0.317317   data required time
---------------------------------------------------------------------------------------------
                                              0.317317   data required time
                                             -0.676447   data arrival time
---------------------------------------------------------------------------------------------
                                              0.359130   slack (MET)


Startpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.022168    0.178306    0.499643    0.499643 v _2346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[10] (net)
                      0.178306    0.000000    0.499643 v _1817_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.109236    0.104884    0.604527 ^ _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.109236    0.000000    0.604527 ^ _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.096818    0.079441    0.683968 v _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.096818    0.000000    0.683968 v _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.683968   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072098    0.322098   library hold time
                                              0.322098   data required time
---------------------------------------------------------------------------------------------
                                              0.322098   data required time
                                             -0.683968   data arrival time
---------------------------------------------------------------------------------------------
                                              0.361870   slack (MET)


Startpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014825    0.134085    0.468293    0.468293 v _2336_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[3] (net)
                      0.134085    0.000000    0.468293 v _1789_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004220    0.171715    0.147871    0.616163 ^ _1789_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0163_ (net)
                      0.171715    0.000000    0.616163 ^ _1790_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.098144    0.079002    0.695165 v _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.098144    0.000000    0.695165 v _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.695165   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.071746    0.321746   library hold time
                                              0.321746   data required time
---------------------------------------------------------------------------------------------
                                              0.321746   data required time
                                             -0.695165   data arrival time
---------------------------------------------------------------------------------------------
                                              0.373419   slack (MET)


Startpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014467    0.131961    0.466711    0.466711 v _2287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[0] (net)
                      0.131961    0.000000    0.466711 v _1205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014638    0.214738    0.164455    0.631166 ^ _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.214738    0.000000    0.631166 ^ _1211_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.092953    0.065990    0.697155 v _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.092953    0.000000    0.697155 v _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.697155   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.073125    0.323125   library hold time
                                              0.323125   data required time
---------------------------------------------------------------------------------------------
                                              0.323125   data required time
                                             -0.697155   data arrival time
---------------------------------------------------------------------------------------------
                                              0.374030   slack (MET)


Startpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016575    0.144467    0.476026    0.476026 v _2355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[19] (net)
                      0.144467    0.000000    0.476026 v _1893_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004744    0.155914    0.156041    0.632067 ^ _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      0.155914    0.000000    0.632067 ^ _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002439    0.080444    0.072454    0.704521 v _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.080444    0.000000    0.704521 v _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.704521   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.076448    0.326448   library hold time
                                              0.326448   data required time
---------------------------------------------------------------------------------------------
                                              0.326448   data required time
                                             -0.704521   data arrival time
---------------------------------------------------------------------------------------------
                                              0.378073   slack (MET)


Startpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.007556    0.090946    0.435630    0.435630 v _2343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[1] (net)
                      0.090946    0.000000    0.435630 v _1195_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.013508    0.199255    0.145431    0.581062 ^ _1195_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0612_ (net)
                      0.199255    0.000000    0.581062 ^ _1200_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.122435    0.111569    0.692630 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.122435    0.000000    0.692630 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.692630   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.064185    0.314185   library hold time
                                              0.314185   data required time
---------------------------------------------------------------------------------------------
                                              0.314185   data required time
                                             -0.692630   data arrival time
---------------------------------------------------------------------------------------------
                                              0.378446   slack (MET)


Startpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     7    0.029697    0.224517    0.530335    0.530335 v _2368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.sample_en (net)
                      0.224517    0.000000    0.530335 v _2284_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004735    0.120736    0.121062    0.651397 ^ _2284_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0559_ (net)
                      0.120736    0.000000    0.651397 ^ _2285_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.069307    0.061172    0.712569 v _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.069307    0.000000    0.712569 v _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.712569   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079406    0.329406   library hold time
                                              0.329406   data required time
---------------------------------------------------------------------------------------------
                                              0.329406   data required time
                                             -0.712569   data arrival time
---------------------------------------------------------------------------------------------
                                              0.383163   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011784    0.116044    0.454855    0.454855 v _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.116044    0.000000    0.454855 v _1278_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.008901    0.226534    0.196504    0.651359 ^ _1278_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0678_ (net)
                      0.226534    0.000000    0.651359 ^ _1282_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.082991    0.061619    0.712978 v _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.082991    0.000000    0.712978 v _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.712978   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.075771    0.325771   library hold time
                                              0.325771   data required time
---------------------------------------------------------------------------------------------
                                              0.325771   data required time
                                             -0.712978   data arrival time
---------------------------------------------------------------------------------------------
                                              0.387207   slack (MET)


Startpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.016951    0.146698    0.477687    0.477687 v _2341_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[2] (net)
                      0.146698    0.000000    0.477687 v _1201_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004057    0.153038    0.124947    0.602634 ^ _1201_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0616_ (net)
                      0.153038    0.000000    0.602634 ^ _1202_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.124497    0.100571    0.703205 v _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.124497    0.000000    0.703205 v _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.703205   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.063533    0.313533   library hold time
                                              0.313533   data required time
---------------------------------------------------------------------------------------------
                                              0.313533   data required time
                                             -0.703205   data arrival time
---------------------------------------------------------------------------------------------
                                              0.389671   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.021542    0.174464    0.497091    0.497091 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.174464    0.000000    0.497091 v _1777_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002439    0.066468    0.227254    0.724344 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.066468    0.000000    0.724344 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.724344   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.080160    0.330160   library hold time
                                              0.330160   data required time
---------------------------------------------------------------------------------------------
                                              0.330160   data required time
                                             -0.724344   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394184   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021682    0.175324    0.497661    0.497661 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.175324    0.000000    0.497661 v _1773_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002439    0.066468    0.227419    0.725080 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.066468    0.000000    0.725080 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.725080   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.080160    0.330160   library hold time
                                              0.330160   data required time
---------------------------------------------------------------------------------------------
                                              0.330160   data required time
                                             -0.725080   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394920   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012829    0.122243    0.459473    0.459473 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.122243    0.000000    0.459473 v _1194_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.008814    0.211930    0.158502    0.617975 ^ _1194_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0611_ (net)
                      0.211930    0.000000    0.617975 ^ _1197_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.120441    0.100589    0.718564 v _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.120441    0.000000    0.718564 v _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.718564   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.064814    0.314814   library hold time
                                              0.314814   data required time
---------------------------------------------------------------------------------------------
                                              0.314814   data required time
                                             -0.718564   data arrival time
---------------------------------------------------------------------------------------------
                                              0.403750   slack (MET)


Startpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016623    0.144752    0.476238    0.476238 v _2293_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[6] (net)
                      0.144752    0.000000    0.476238 v _1233_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.009733    0.268262    0.188866    0.665104 ^ _1233_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0639_ (net)
                      0.268262    0.000000    0.665104 ^ _1237_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.094080    0.065555    0.730659 v _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.094080    0.000000    0.730659 v _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.730659   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072825    0.322825   library hold time
                                              0.322825   data required time
---------------------------------------------------------------------------------------------
                                              0.322825   data required time
                                             -0.730659   data arrival time
---------------------------------------------------------------------------------------------
                                              0.407833   slack (MET)


Startpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010260    0.107002    0.448120    0.448120 v _2289_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[2] (net)
                      0.107002    0.000000    0.448120 v _1213_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.014561    0.358581    0.228553    0.676673 ^ _1213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0623_ (net)
                      0.358581    0.000000    0.676673 ^ _1216_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.098064    0.064288    0.740961 v _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.098064    0.000000    0.740961 v _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.740961   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.071767    0.321767   library hold time
                                              0.321767   data required time
---------------------------------------------------------------------------------------------
                                              0.321767   data required time
                                             -0.740961   data arrival time
---------------------------------------------------------------------------------------------
                                              0.419194   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012829    0.122243    0.459473    0.459473 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.122243    0.000000    0.459473 v _2002_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.004220    0.267364    0.189696    0.649169 ^ _2002_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0347_ (net)
                      0.267364    0.000000    0.649169 ^ _2003_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.122823    0.086481    0.735649 v _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.122823    0.000000    0.735649 v _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.735649   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.064062    0.314062   library hold time
                                              0.314062   data required time
---------------------------------------------------------------------------------------------
                                              0.314062   data required time
                                             -0.735649   data arrival time
---------------------------------------------------------------------------------------------
                                              0.421588   slack (MET)


Startpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.017915    0.231044    0.543078    0.543078 ^ _2348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[12] (net)
                      0.231044    0.000000    0.543078 ^ _1833_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.004166    0.100160    0.116322    0.659401 v _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                                         _0198_ (net)
                      0.100160    0.000000    0.659401 v _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002439    0.067314    0.060181    0.719582 ^ _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.067314    0.000000    0.719582 ^ _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.719582   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.047069    0.297069   library hold time
                                              0.297069   data required time
---------------------------------------------------------------------------------------------
                                              0.297069   data required time
                                             -0.719582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.422513   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012176    0.170095    0.508096    0.508096 ^ _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.170095    0.000000    0.508096 ^ _1366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004166    0.100565    0.078771    0.586867 v _1366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0754_ (net)
                      0.100565    0.000000    0.586867 v _1367_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.011646    0.157657    0.118571    0.705438 ^ _1367_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0755_ (net)
                      0.157657    0.000000    0.705438 ^ _1377_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.070371    0.063149    0.768587 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.070371    0.000000    0.768587 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.768587   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079123    0.329123   library hold time
                                              0.329123   data required time
---------------------------------------------------------------------------------------------
                                              0.329123   data required time
                                             -0.768587   data arrival time
---------------------------------------------------------------------------------------------
                                              0.439464   slack (MET)


Startpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016563    0.144396    0.475973    0.475973 v _2296_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[9] (net)
                      0.144396    0.000000    0.475973 v _1252_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.013907    0.346328    0.231989    0.707962 ^ _1252_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0655_ (net)
                      0.346328    0.000000    0.707962 ^ _1255_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.075651    0.064460    0.772422 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.075651    0.000000    0.772422 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.772422   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.077721    0.327721   library hold time
                                              0.327721   data required time
---------------------------------------------------------------------------------------------
                                              0.327721   data required time
                                             -0.772422   data arrival time
---------------------------------------------------------------------------------------------
                                              0.444701   slack (MET)


Startpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017081    0.147469    0.478262    0.478262 v _2300_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[13] (net)
                      0.147469    0.000000    0.478262 v _1284_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.014319    0.354076    0.237114    0.715376 ^ _1284_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0683_ (net)
                      0.354076    0.000000    0.715376 ^ _1287_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.076404    0.064351    0.779727 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.076404    0.000000    0.779727 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.779727   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.077521    0.327521   library hold time
                                              0.327521   data required time
---------------------------------------------------------------------------------------------
                                              0.327521   data required time
                                             -0.779727   data arrival time
---------------------------------------------------------------------------------------------
                                              0.452207   slack (MET)


Startpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017081    0.147469    0.478262    0.478262 v _2308_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[21] (net)
                      0.147469    0.000000    0.478262 v _1346_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.014219    0.352197    0.236076    0.714338 ^ _1346_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0737_ (net)
                      0.352197    0.000000    0.714338 ^ _1349_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.087203    0.064377    0.778715 v _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.087203    0.000000    0.778715 v _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.778715   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.074652    0.324652   library hold time
                                              0.324652   data required time
---------------------------------------------------------------------------------------------
                                              0.324652   data required time
                                             -0.778715   data arrival time
---------------------------------------------------------------------------------------------
                                              0.454063   slack (MET)


Startpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016623    0.144752    0.476238    0.476238 v _2301_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[14] (net)
                      0.144752    0.000000    0.476238 v _1290_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.014467    0.356855    0.237907    0.714145 ^ _1290_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0688_ (net)
                      0.356855    0.000000    0.714145 ^ _1297_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.088263    0.064312    0.778457 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.088263    0.000000    0.778457 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.778457   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.074371    0.324371   library hold time
                                              0.324371   data required time
---------------------------------------------------------------------------------------------
                                              0.324371   data required time
                                             -0.778457   data arrival time
---------------------------------------------------------------------------------------------
                                              0.454086   slack (MET)


Startpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011784    0.116044    0.454855    0.454855 v _2290_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[3] (net)
                      0.116044    0.000000    0.454855 v _1218_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014638    0.295087    0.263411    0.718266 ^ _1218_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0627_ (net)
                      0.295087    0.000000    0.718266 ^ _1221_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.101667    0.065179    0.783445 v _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.101667    0.000000    0.783445 v _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.783445   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.070742    0.320742   library hold time
                                              0.320742   data required time
---------------------------------------------------------------------------------------------
                                              0.320742   data required time
                                             -0.783445   data arrival time
---------------------------------------------------------------------------------------------
                                              0.462703   slack (MET)


Startpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010260    0.107002    0.448120    0.448120 v _2291_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[4] (net)
                      0.107002    0.000000    0.448120 v _1223_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.019002    0.442160    0.275219    0.723339 ^ _1223_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0631_ (net)
                      0.442160    0.000000    0.723339 ^ _1226_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.108367    0.061771    0.785111 v _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.108367    0.000000    0.785111 v _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.785111   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.068626    0.318626   library hold time
                                              0.318626   data required time
---------------------------------------------------------------------------------------------
                                              0.318626   data required time
                                             -0.785111   data arrival time
---------------------------------------------------------------------------------------------
                                              0.466485   slack (MET)


Startpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012176    0.170095    0.508096    0.508096 ^ _2294_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[7] (net)
                      0.170095    0.000000    0.508096 ^ _1239_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.009181    0.142135    0.111281    0.619377 v _1239_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0644_ (net)
                      0.142135    0.000000    0.619377 v _1241_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004447    0.156592    0.124019    0.743397 ^ _1241_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0646_ (net)
                      0.156592    0.000000    0.743397 ^ _1244_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.074100    0.060341    0.803737 v _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.074100    0.000000    0.803737 v _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.803737   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.078133    0.328133   library hold time
                                              0.328133   data required time
---------------------------------------------------------------------------------------------
                                              0.328133   data required time
                                             -0.803737   data arrival time
---------------------------------------------------------------------------------------------
                                              0.475604   slack (MET)


Startpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017052    0.147297    0.478134    0.478134 v _2295_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[8] (net)
                      0.147297    0.000000    0.478134 v _1247_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.018328    0.429423    0.278698    0.756831 ^ _1247_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0651_ (net)
                      0.429423    0.000000    0.756831 ^ _1250_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.092680    0.051374    0.808205 v _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.092680    0.000000    0.808205 v _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.808205   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.073197    0.323197   library hold time
                                              0.323197   data required time
---------------------------------------------------------------------------------------------
                                              0.323197   data required time
                                             -0.808205   data arrival time
---------------------------------------------------------------------------------------------
                                              0.485008   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016534    0.144224    0.475845    0.475845 v _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.144224    0.000000    0.475845 v _1351_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.018825    0.438769    0.283058    0.758902 ^ _1351_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0741_ (net)
                      0.438769    0.000000    0.758902 ^ _1358_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.097556    0.061944    0.820846 v _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.097556    0.000000    0.820846 v _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.820846   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.071902    0.321902   library hold time
                                              0.321902   data required time
---------------------------------------------------------------------------------------------
                                              0.321902   data required time
                                             -0.820846   data arrival time
---------------------------------------------------------------------------------------------
                                              0.498945   slack (MET)


Startpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011784    0.165932    0.505707    0.505707 ^ _2297_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[10] (net)
                      0.165932    0.000000    0.505707 ^ _1257_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.008613    0.141622    0.107925    0.613632 v _1257_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0659_ (net)
                      0.141622    0.000000    0.613632 v _1258_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.014467    0.192766    0.147271    0.760903 ^ _1258_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0660_ (net)
                      0.192766    0.000000    0.760903 ^ _1264_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.088282    0.064896    0.825799 v _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.088282    0.000000    0.825799 v _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.825799   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.074366    0.324366   library hold time
                                              0.324366   data required time
---------------------------------------------------------------------------------------------
                                              0.324366   data required time
                                             -0.825799   data arrival time
---------------------------------------------------------------------------------------------
                                              0.501433   slack (MET)


Startpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011784    0.116044    0.454855    0.454855 v _2307_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[20] (net)
                      0.116044    0.000000    0.454855 v _1338_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     4    0.018804    0.345107    0.312049    0.766904 ^ _1338_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0730_ (net)
                      0.345107    0.000000    0.766904 ^ _1344_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.109822    0.064477    0.831381 v _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.109822    0.000000    0.831381 v _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.831381   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.068167    0.318167   library hold time
                                              0.318167   data required time
---------------------------------------------------------------------------------------------
                                              0.318167   data required time
                                             -0.831381   data arrival time
---------------------------------------------------------------------------------------------
                                              0.513214   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014163    0.130158    0.465367    0.465367 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.130158    0.000000    0.465367 v _1408_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.008803    0.235222    0.165043    0.630410 ^ _1408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0791_ (net)
                      0.235222    0.000000    0.630410 ^ _1416_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002818    0.093462    0.071192    0.701602 v _1416_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0798_ (net)
                      0.093462    0.000000    0.701602 v _1419_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.060138    0.149071    0.850673 v _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.060138    0.000000    0.850673 v _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.850673   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.081842    0.331842   library hold time
                                              0.331842   data required time
---------------------------------------------------------------------------------------------
                                              0.331842   data required time
                                             -0.850673   data arrival time
---------------------------------------------------------------------------------------------
                                              0.518831   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012176    0.118369    0.456587    0.456587 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.118369    0.000000    0.456587 v _1306_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     5    0.023559    0.527703    0.325919    0.782506 ^ _1306_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0702_ (net)
                      0.527703    0.000000    0.782506 ^ _1314_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.112868    0.057418    0.839924 v _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.112868    0.000000    0.839924 v _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.839924   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.067205    0.317205   library hold time
                                              0.317205   data required time
---------------------------------------------------------------------------------------------
                                              0.317205   data required time
                                             -0.839924   data arrival time
---------------------------------------------------------------------------------------------
                                              0.522719   slack (MET)


Startpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016623    0.217323    0.535203    0.535203 ^ _2313_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[26] (net)
                      0.217323    0.000000    0.535203 ^ _1386_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.007442    0.138004    0.105758    0.640961 v _1386_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0772_ (net)
                      0.138004    0.000000    0.640961 v _1391_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004220    0.166244    0.130095    0.771057 ^ _1391_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0777_ (net)
                      0.166244    0.000000    0.771057 ^ _1392_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.096652    0.078397    0.849453 v _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.096652    0.000000    0.849453 v _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.849453   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072142    0.322142   library hold time
                                              0.322142   data required time
---------------------------------------------------------------------------------------------
                                              0.322142   data required time
                                             -0.849453   data arrival time
---------------------------------------------------------------------------------------------
                                              0.527311   slack (MET)


Startpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012176    0.170095    0.508096    0.508096 ^ _2315_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[28] (net)
                      0.170095    0.000000    0.508096 ^ _1401_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.012028    0.166009    0.128687    0.636783 v _1401_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0785_ (net)
                      0.166009    0.000000    0.636783 v _1406_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004220    0.167654    0.138755    0.775539 ^ _1406_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0790_ (net)
                      0.167654    0.000000    0.775539 ^ _1407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.097036    0.078553    0.854091 v _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.097036    0.000000    0.854091 v _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.854091   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072040    0.322040   library hold time
                                              0.322040   data required time
---------------------------------------------------------------------------------------------
                                              0.322040   data required time
                                             -0.854091   data arrival time
---------------------------------------------------------------------------------------------
                                              0.532051   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021059    0.171500    0.495122    0.495122 v _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.171500    0.000000    0.495122 v _1334_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007431    0.195407    0.170118    0.665240 ^ _1334_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0727_ (net)
                      0.195407    0.000000    0.665240 ^ _1335_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004220    0.107401    0.081664    0.746904 v _1335_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0728_ (net)
                      0.107401    0.000000    0.746904 v _1336_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.119827    0.100120    0.847024 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.119827    0.000000    0.847024 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.847024   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.044174    0.294174   library hold time
                                              0.294174   data required time
---------------------------------------------------------------------------------------------
                                              0.294174   data required time
                                             -0.847024   data arrival time
---------------------------------------------------------------------------------------------
                                              0.552850   slack (MET)


Startpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.007654    0.091529    0.436143    0.436143 v _2312_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[25] (net)
                      0.091529    0.000000    0.436143 v _1379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.008972    0.145690    0.114792    0.550935 ^ _1379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0766_ (net)
                      0.145690    0.000000    0.550935 ^ _1380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011482    0.149442    0.112821    0.663755 v _1380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0767_ (net)
                      0.149442    0.000000    0.663755 v _1382_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004220    0.167342    0.133632    0.797388 ^ _1382_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0769_ (net)
                      0.167342    0.000000    0.797388 ^ _1383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.096951    0.078518    0.875906 v _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.096951    0.000000    0.875906 v _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.875906   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072063    0.322063   library hold time
                                              0.322063   data required time
---------------------------------------------------------------------------------------------
                                              0.322063   data required time
                                             -0.875906   data arrival time
---------------------------------------------------------------------------------------------
                                              0.553843   slack (MET)


Startpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016026    0.210982    0.531564    0.531564 ^ _2298_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[11] (net)
                      0.210982    0.000000    0.531564 ^ _1266_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.011662    0.173149    0.133029    0.664593 v _1266_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0667_ (net)
                      0.173149    0.000000    0.664593 v _1268_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004220    0.167353    0.140963    0.805556 ^ _1268_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0669_ (net)
                      0.167353    0.000000    0.805556 ^ _1269_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.096954    0.078519    0.884075 v _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.096954    0.000000    0.884075 v _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.884075   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072062    0.322062   library hold time
                                              0.322062   data required time
---------------------------------------------------------------------------------------------
                                              0.322062   data required time
                                             -0.884075   data arrival time
---------------------------------------------------------------------------------------------
                                              0.562014   slack (MET)


Startpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009181    0.100601    0.443352    0.443352 v _2314_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[27] (net)
                      0.100601    0.000000    0.443352 v _1395_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.013710    0.201661    0.149186    0.592538 ^ _1395_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0780_ (net)
                      0.201661    0.000000    0.592538 ^ _1396_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007442    0.107441    0.093117    0.685655 v _1396_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0781_ (net)
                      0.107441    0.000000    0.685655 v _1398_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004220    0.163310    0.120644    0.806299 ^ _1398_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0783_ (net)
                      0.163310    0.000000    0.806299 ^ _1399_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.095851    0.078072    0.884371 v _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.095851    0.000000    0.884371 v _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.884371   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072355    0.322355   library hold time
                                              0.322355   data required time
---------------------------------------------------------------------------------------------
                                              0.322355   data required time
                                             -0.884371   data arrival time
---------------------------------------------------------------------------------------------
                                              0.562016   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021059    0.264933    0.562436    0.562436 ^ _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.264933    0.000000    0.562436 ^ _1322_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.008384    0.148462    0.115356    0.677792 v _1322_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0716_ (net)
                      0.148462    0.000000    0.677792 v _1329_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.008473    0.210098    0.161298    0.839090 ^ _1329_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0723_ (net)
                      0.210098    0.000000    0.839090 ^ _1331_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.084260    0.063320    0.902409 v _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.084260    0.000000    0.902409 v _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.902409   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.075434    0.325434   library hold time
                                              0.325434   data required time
---------------------------------------------------------------------------------------------
                                              0.325434   data required time
                                             -0.902409   data arrival time
---------------------------------------------------------------------------------------------
                                              0.576975   slack (MET)


Startpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009868    0.145584    0.494028    0.494028 ^ _2317_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[30] (net)
                      0.145584    0.000000    0.494028 ^ _1413_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     2    0.007548    0.126721    0.204052    0.698080 ^ _1413_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0795_ (net)
                      0.126721    0.000000    0.698080 ^ _1420_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.004828    0.090929    0.150935    0.849015 ^ _1420_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _0801_ (net)
                      0.090929    0.000000    0.849015 ^ _1423_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.067103    0.058954    0.907970 v _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.067103    0.000000    0.907970 v _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.907970   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079991    0.329991   library hold time
                                              0.329991   data required time
---------------------------------------------------------------------------------------------
                                              0.329991   data required time
                                             -0.907970   data arrival time
---------------------------------------------------------------------------------------------
                                              0.577978   slack (MET)


Startpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004166    0.070760    0.417902    0.417902 v _2320_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[1] (net)
                      0.070760    0.000000    0.417902 v _1184_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.013266    0.174705    0.121044    0.538946 ^ _1184_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0601_ (net)
                      0.174705    0.000000    0.538946 ^ _2031_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.004675    0.066272    0.176982    0.715928 ^ _2031_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0369_ (net)
                      0.066272    0.000000    0.715928 ^ _2032_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002439    0.055166    0.160792    0.876720 ^ _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.055166    0.000000    0.876720 ^ _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.876720   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.048024    0.298025   library hold time
                                              0.298025   data required time
---------------------------------------------------------------------------------------------
                                              0.298025   data required time
                                             -0.876720   data arrival time
---------------------------------------------------------------------------------------------
                                              0.578695   slack (MET)


Startpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012101    0.117924    0.456256    0.456256 v _2302_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[15] (net)
                      0.117924    0.000000    0.456256 v _1300_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.013461    0.200201    0.152475    0.608731 ^ _1300_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0697_ (net)
                      0.200201    0.000000    0.608731 ^ _1301_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007442    0.116496    0.093026    0.701757 v _1301_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0698_ (net)
                      0.116496    0.000000    0.701757 v _1303_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004220    0.164179    0.123445    0.825202 ^ _1303_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0700_ (net)
                      0.164179    0.000000    0.825202 ^ _1304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.096089    0.078168    0.903370 v _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.096089    0.000000    0.903370 v _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.903370   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072292    0.322292   library hold time
                                              0.322292   data required time
---------------------------------------------------------------------------------------------
                                              0.322292   data required time
                                             -0.903370   data arrival time
---------------------------------------------------------------------------------------------
                                              0.581078   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012176    0.118369    0.456587    0.456587 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.118369    0.000000    0.456587 v _1305_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009468    0.154182    0.125611    0.582198 ^ _1305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0701_ (net)
                      0.154182    0.000000    0.582198 ^ _1317_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007273    0.109411    0.093059    0.675257 v _1317_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0712_ (net)
                      0.109411    0.000000    0.675257 v _1318_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004220    0.168071    0.150574    0.825831 ^ _1318_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0713_ (net)
                      0.168071    0.000000    0.825831 ^ _1319_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.097150    0.078599    0.904430 v _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.097150    0.000000    0.904430 v _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.904430   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072010    0.322010   library hold time
                                              0.322010   data required time
---------------------------------------------------------------------------------------------
                                              0.322010   data required time
                                             -0.904430   data arrival time
---------------------------------------------------------------------------------------------
                                              0.582420   slack (MET)


Startpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.013958    0.189020    0.518958    0.518958 ^ _2292_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[5] (net)
                      0.189020    0.000000    0.518958 ^ _1229_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004220    0.168364    0.309614    0.828572 ^ _1229_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0636_ (net)
                      0.168364    0.000000    0.828572 ^ _1230_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.097230    0.078631    0.907203 v _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.097230    0.000000    0.907203 v _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.907203   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.071989    0.321989   library hold time
                                              0.321989   data required time
---------------------------------------------------------------------------------------------
                                              0.321989   data required time
                                             -0.907203   data arrival time
---------------------------------------------------------------------------------------------
                                              0.585215   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014163    0.191197    0.520208    0.520208 ^ _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.191197    0.000000    0.520208 ^ _1411_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004220    0.167058    0.309976    0.830185 ^ _1411_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0794_ (net)
                      0.167058    0.000000    0.830185 ^ _1412_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.096874    0.078487    0.908671 v _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.096874    0.000000    0.908671 v _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.908671   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072083    0.322083   library hold time
                                              0.322083   data required time
---------------------------------------------------------------------------------------------
                                              0.322083   data required time
                                             -0.908671   data arrival time
---------------------------------------------------------------------------------------------
                                              0.586588   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021682    0.271698    0.566291    0.566291 ^ _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.271698    0.000000    0.566291 ^ _2078_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.010026    0.171931    0.126984    0.693275 v _2078_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0409_ (net)
                      0.171931    0.000000    0.693275 v _2079_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004334    0.155199    0.132146    0.825421 ^ _2079_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0410_ (net)
                      0.155199    0.000000    0.825421 ^ _2082_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002439    0.091677    0.090119    0.915540 v _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.091677    0.000000    0.915540 v _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.915540   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.073464    0.323464   library hold time
                                              0.323464   data required time
---------------------------------------------------------------------------------------------
                                              0.323464   data required time
                                             -0.915540   data arrival time
---------------------------------------------------------------------------------------------
                                              0.592076   slack (MET)


Startpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009071    0.099948    0.442866    0.442866 v _2323_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[4] (net)
                      0.099948    0.000000    0.442866 v _2059_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.007317    0.220514    0.153843    0.596709 ^ _2059_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0392_ (net)
                      0.220514    0.000000    0.596709 ^ _2060_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009181    0.131918    0.104512    0.701221 v _2060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0393_ (net)
                      0.131918    0.000000    0.701221 v _2064_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004832    0.162380    0.124856    0.826077 ^ _2064_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0397_ (net)
                      0.162380    0.000000    0.826077 ^ _2068_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.116468    0.087469    0.913547 v _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.116468    0.000000    0.913547 v _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.913547   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.066069    0.316069   library hold time
                                              0.316069   data required time
---------------------------------------------------------------------------------------------
                                              0.316069   data required time
                                             -0.913547   data arrival time
---------------------------------------------------------------------------------------------
                                              0.597478   slack (MET)


Startpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012176    0.118369    0.456587    0.456587 v _2367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[31] (net)
                      0.118369    0.000000    0.456587 v _1997_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.014320    0.354059    0.229140    0.685727 ^ _1997_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0343_ (net)
                      0.354059    0.000000    0.685727 ^ _2248_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004756    0.102491    0.089664    0.775391 v _2248_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0556_ (net)
                      0.102491    0.000000    0.775391 v _2250_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.155812    0.125551    0.900942 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.155812    0.000000    0.900942 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.900942   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.043622    0.293622   library hold time
                                              0.293622   data required time
---------------------------------------------------------------------------------------------
                                              0.293622   data required time
                                             -0.900942   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607320   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016534    0.216377    0.534661    0.534661 ^ _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.216377    0.000000    0.534661 ^ _1350_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004734    0.111351    0.082374    0.617035 v _1350_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0740_ (net)
                      0.111351    0.000000    0.617035 v _1362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007273    0.127826    0.108727    0.725762 ^ _1362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0751_ (net)
                      0.127826    0.000000    0.725762 ^ _1363_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.002822    0.086269    0.082158    0.807920 v _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.086269    0.000000    0.807920 v _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.064175    0.158343    0.966263 v _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.064175    0.000000    0.966263 v _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.966263   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.080769    0.330769   library hold time
                                              0.330769   data required time
---------------------------------------------------------------------------------------------
                                              0.330769   data required time
                                             -0.966263   data arrival time
---------------------------------------------------------------------------------------------
                                              0.635494   slack (MET)


Startpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016677    0.145072    0.476477    0.476477 v _2324_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[5] (net)
                      0.145072    0.000000    0.476477 v _2054_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.010039    0.273846    0.192099    0.668576 ^ _2054_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0388_ (net)
                      0.273846    0.000000    0.668576 ^ _2055_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004674    0.102589    0.108132    0.776708 v _2055_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0389_ (net)
                      0.102589    0.000000    0.776708 v _2056_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.156023    0.128781    0.905490 ^ _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.156023    0.000000    0.905490 ^ _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.075211    0.058647    0.964136 v _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.075211    0.000000    0.964136 v _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.964136   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.077838    0.327838   library hold time
                                              0.327838   data required time
---------------------------------------------------------------------------------------------
                                              0.327838   data required time
                                             -0.964136   data arrival time
---------------------------------------------------------------------------------------------
                                              0.636299   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021682    0.175324    0.497661    0.497661 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.175324    0.000000    0.497661 v _2083_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.012347    0.259184    0.221549    0.719211 ^ _2083_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0413_ (net)
                      0.259184    0.000000    0.719211 ^ _2087_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004756    0.121619    0.088125    0.807336 v _2087_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0417_ (net)
                      0.121619    0.000000    0.807336 v _2089_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.158099    0.128749    0.936085 ^ _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.158099    0.000000    0.936085 ^ _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.936085   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.043587    0.293587   library hold time
                                              0.293587   data required time
---------------------------------------------------------------------------------------------
                                              0.293587   data required time
                                             -0.936085   data arrival time
---------------------------------------------------------------------------------------------
                                              0.642498   slack (MET)


Startpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018444    0.155555    0.484285    0.484285 v _2322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[3] (net)
                      0.155555    0.000000    0.484285 v _2043_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004756    0.114718    0.336005    0.820290 v _2043_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0379_ (net)
                      0.114718    0.000000    0.820290 v _2045_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.157274    0.127595    0.947885 ^ _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.157274    0.000000    0.947885 ^ _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.947885   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.043600    0.293600   library hold time
                                              0.293600   data required time
---------------------------------------------------------------------------------------------
                                              0.293600   data required time
                                             -0.947885   data arrival time
---------------------------------------------------------------------------------------------
                                              0.654285   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088832    0.608684    0.767338    0.767338 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[16] (net)
                      0.608684    0.000000    0.767338 v _1191_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.004828    0.187999    0.159353    0.926691 ^ _1191_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0608_ (net)
                      0.187999    0.000000    0.926691 ^ _2141_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.087268    0.064659    0.991350 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.087268    0.000000    0.991350 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.991350   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.074635    0.324635   library hold time
                                              0.324635   data required time
---------------------------------------------------------------------------------------------
                                              0.324635   data required time
                                             -0.991350   data arrival time
---------------------------------------------------------------------------------------------
                                              0.666715   slack (MET)


Startpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018649    0.156772    0.485191    0.485191 v _2326_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[7] (net)
                      0.156772    0.000000    0.485191 v _2072_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004674    0.096950    0.335652    0.820843 v _2072_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0404_ (net)
                      0.096950    0.000000    0.820843 v _2073_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.155568    0.127740    0.948583 ^ _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.155568    0.000000    0.948583 ^ _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.075120    0.058635    1.007218 v _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.075120    0.000000    1.007218 v _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.007218   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.077862    0.327862   library hold time
                                              0.327862   data required time
---------------------------------------------------------------------------------------------
                                              0.327862   data required time
                                             -1.007218   data arrival time
---------------------------------------------------------------------------------------------
                                              0.679356   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088832    0.608684    0.767338    0.767338 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[24] (net)
                      0.608684    0.000000    0.767338 v _1192_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.004529    0.184281    0.155884    0.923222 ^ _1192_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0609_ (net)
                      0.184281    0.000000    0.923222 ^ _2199_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002439    0.101826    0.081847    1.005069 v _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.101826    0.000000    1.005069 v _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.005069   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.070691    0.320691   library hold time
                                              0.320691   data required time
---------------------------------------------------------------------------------------------
                                              0.320691   data required time
                                             -1.005069   data arrival time
---------------------------------------------------------------------------------------------
                                              0.684377   slack (MET)


Startpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004166    0.070760    0.417902    0.417902 v _2321_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[2] (net)
                      0.070760    0.000000    0.417902 v _1185_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.018212    0.228622    0.152041    0.569943 ^ _1185_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0602_ (net)
                      0.228622    0.000000    0.569943 ^ _2038_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004756    0.179070    0.321336    0.891279 ^ _2038_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0375_ (net)
                      0.179070    0.000000    0.891279 ^ _2040_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119945    0.108260    0.999539 v _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.119945    0.000000    0.999539 v _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.999539   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.064971    0.314970   library hold time
                                              0.314970   data required time
---------------------------------------------------------------------------------------------
                                              0.314970   data required time
                                             -0.999539   data arrival time
---------------------------------------------------------------------------------------------
                                              0.684568   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.085064    0.583810    0.752280    0.752280 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[23] (net)
                      0.583810    0.000000    0.752280 v _2188_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.157293    0.220905    0.973185 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.157293    0.000000    0.973185 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.075466    0.058679    1.031864 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.075466    0.000000    1.031864 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.031864   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.077770    0.327770   library hold time
                                              0.327770   data required time
---------------------------------------------------------------------------------------------
                                              0.327770   data required time
                                             -1.031864   data arrival time
---------------------------------------------------------------------------------------------
                                              0.704094   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087736    0.601449    0.762958    0.762958 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[4] (net)
                      0.601449    0.000000    0.762958 v _2051_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004260    0.192359    0.190748    0.953706 ^ _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.192359    0.000000    0.953706 ^ _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.097731    0.081911    1.035618 v _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.097731    0.000000    1.035618 v _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.035618   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.071856    0.321856   library hold time
                                              0.321856   data required time
---------------------------------------------------------------------------------------------
                                              0.321856   data required time
                                             -1.035618   data arrival time
---------------------------------------------------------------------------------------------
                                              0.713762   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.089284    0.611668    0.769144    0.769144 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[15] (net)
                      0.611668    0.000000    0.769144 v _2130_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.157149    0.226916    0.996060 ^ _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.157149    0.000000    0.996060 ^ _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.075437    0.058676    1.054736 v _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.075437    0.000000    1.054736 v _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.054736   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.077778    0.327778   library hold time
                                              0.327778   data required time
---------------------------------------------------------------------------------------------
                                              0.327778   data required time
                                             -1.054736   data arrival time
---------------------------------------------------------------------------------------------
                                              0.726958   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.084922    0.582873    0.751713    0.751713 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[25] (net)
                      0.582873    0.000000    0.751713 v _2205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.191777    0.189971    0.941684 ^ _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      0.191777    0.000000    0.941684 ^ _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119302    0.108595    1.050279 v _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.119302    0.000000    1.050279 v _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.050279   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.065174    0.315174   library hold time
                                              0.315174   data required time
---------------------------------------------------------------------------------------------
                                              0.315174   data required time
                                             -1.050279   data arrival time
---------------------------------------------------------------------------------------------
                                              0.735106   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021682    0.175324    0.497661    0.497661 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.175324    0.000000    0.497661 v _2083_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.012347    0.259184    0.221549    0.719211 ^ _2083_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0413_ (net)
                      0.259184    0.000000    0.719211 ^ _2092_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.008706    0.129286    0.115946    0.835157 v _2092_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0421_ (net)
                      0.129286    0.000000    0.835157 v _2094_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004832    0.164111    0.129396    0.964553 ^ _2094_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0423_ (net)
                      0.164111    0.000000    0.964553 ^ _2097_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.116794    0.087678    1.052231 v _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.116794    0.000000    1.052231 v _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.052231   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.065965    0.315965   library hold time
                                              0.315965   data required time
---------------------------------------------------------------------------------------------
                                              0.315965   data required time
                                             -1.052231   data arrival time
---------------------------------------------------------------------------------------------
                                              0.736265   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.086350    0.592300    0.757419    0.757419 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[27] (net)
                      0.592300    0.000000    0.757419 v _2219_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.193470    0.191664    0.949083 ^ _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      0.193470    0.000000    0.949083 ^ _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119932    0.108769    1.057852 v _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.119932    0.000000    1.057852 v _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.057852   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.064975    0.314975   library hold time
                                              0.314975   data required time
---------------------------------------------------------------------------------------------
                                              0.314975   data required time
                                             -1.057852   data arrival time
---------------------------------------------------------------------------------------------
                                              0.742877   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087739    0.601469    0.762970    0.762970 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[30] (net)
                      0.601469    0.000000    0.762970 v _2245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.195117    0.193311    0.956281 ^ _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      0.195117    0.000000    0.956281 ^ _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119302    0.108937    1.065218 v _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.119302    0.000000    1.065218 v _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.065218   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.065174    0.315174   library hold time
                                              0.315174   data required time
---------------------------------------------------------------------------------------------
                                              0.315174   data required time
                                             -1.065218   data arrival time
---------------------------------------------------------------------------------------------
                                              0.750044   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093852    0.641838    0.787458    0.787458 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[11] (net)
                      0.641838    0.000000    0.787458 v _2101_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.155459    0.233426    1.020885 ^ _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.155459    0.000000    1.020885 ^ _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.075098    0.058632    1.079517 v _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.075098    0.000000    1.079517 v _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.079517   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.077868    0.327868   library hold time
                                              0.327868   data required time
---------------------------------------------------------------------------------------------
                                              0.327868   data required time
                                             -1.079517   data arrival time
---------------------------------------------------------------------------------------------
                                              0.751649   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089343    0.612058    0.769380    0.769380 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[12] (net)
                      0.612058    0.000000    0.769380 v _2112_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004639    0.154384    0.231440    1.000819 ^ _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      0.154384    0.000000    1.000819 ^ _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002439    0.091677    0.077793    1.078612 v _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.091677    0.000000    1.078612 v _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.078612   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.073464    0.323464   library hold time
                                              0.323464   data required time
---------------------------------------------------------------------------------------------
                                              0.323464   data required time
                                             -1.078612   data arrival time
---------------------------------------------------------------------------------------------
                                              0.755148   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089400    0.612434    0.769608    0.769608 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[28] (net)
                      0.612434    0.000000    0.769608 v _2229_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.197086    0.195280    0.964888 ^ _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      0.197086    0.000000    0.964888 ^ _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119735    0.109139    1.074027 v _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.119735    0.000000    1.074027 v _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.074027   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.065037    0.315037   library hold time
                                              0.315037   data required time
---------------------------------------------------------------------------------------------
                                              0.315037   data required time
                                             -1.074027   data arrival time
---------------------------------------------------------------------------------------------
                                              0.758990   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089403    0.612454    0.769620    0.769620 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[20] (net)
                      0.612454    0.000000    0.769620 v _2170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.197089    0.195284    0.964903 ^ _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      0.197089    0.000000    0.964903 ^ _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119932    0.109139    1.074043 v _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.119932    0.000000    1.074043 v _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.074043   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.064975    0.314975   library hold time
                                              0.314975   data required time
---------------------------------------------------------------------------------------------
                                              0.314975   data required time
                                             -1.074043   data arrival time
---------------------------------------------------------------------------------------------
                                              0.759068   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091474    0.626131    0.777918    0.777918 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[19] (net)
                      0.626131    0.000000    0.777918 v _2162_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004744    0.155914    0.235210    1.013128 ^ _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.155914    0.000000    1.013128 ^ _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002439    0.080444    0.072454    1.085582 v _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.080444    0.000000    1.085582 v _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.085582   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.076448    0.326448   library hold time
                                              0.326448   data required time
---------------------------------------------------------------------------------------------
                                              0.326448   data required time
                                             -1.085582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.759134   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091534    0.626527    0.778159    0.778159 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[29] (net)
                      0.626527    0.000000    0.778159 v _2238_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.199617    0.197811    0.975970 ^ _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      0.199617    0.000000    0.975970 ^ _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119735    0.109398    1.085368 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.119735    0.000000    1.085368 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.085368   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.065037    0.315037   library hold time
                                              0.315037   data required time
---------------------------------------------------------------------------------------------
                                              0.315037   data required time
                                             -1.085368   data arrival time
---------------------------------------------------------------------------------------------
                                              0.770331   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093620    0.640306    0.786527    0.786527 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[26] (net)
                      0.640306    0.000000    0.786527 v _2213_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.202092    0.200285    0.986813 ^ _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      0.202092    0.000000    0.986813 ^ _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.117349    0.109652    1.096465 v _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.117349    0.000000    1.096465 v _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.096465   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.065790    0.315790   library hold time
                                              0.315790   data required time
---------------------------------------------------------------------------------------------
                                              0.315790   data required time
                                             -1.096465   data arrival time
---------------------------------------------------------------------------------------------
                                              0.780675   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093574    0.640002    0.786343    0.786343 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[22] (net)
                      0.640002    0.000000    0.786343 v _2183_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.202037    0.200231    0.986574 ^ _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      0.202037    0.000000    0.986574 ^ _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119302    0.109647    1.096220 v _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.119302    0.000000    1.096220 v _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.096220   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.065174    0.315174   library hold time
                                              0.315174   data required time
---------------------------------------------------------------------------------------------
                                              0.315174   data required time
                                             -1.096220   data arrival time
---------------------------------------------------------------------------------------------
                                              0.781047   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093620    0.640306    0.786527    0.786527 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[14] (net)
                      0.640306    0.000000    0.786527 v _2126_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.202092    0.200285    0.986813 ^ _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.202092    0.000000    0.986813 ^ _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119302    0.109652    1.096465 v _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.119302    0.000000    1.096465 v _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.096465   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.065174    0.315174   library hold time
                                              0.315174   data required time
---------------------------------------------------------------------------------------------
                                              0.315174   data required time
                                             -1.096465   data arrival time
---------------------------------------------------------------------------------------------
                                              0.781291   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094149    0.643800    0.788650    0.788650 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[21] (net)
                      0.643800    0.000000    0.788650 v _2177_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.202719    0.200913    0.989563 ^ _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      0.202719    0.000000    0.989563 ^ _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119302    0.109716    1.099279 v _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.119302    0.000000    1.099279 v _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.099279   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.065174    0.315174   library hold time
                                              0.315174   data required time
---------------------------------------------------------------------------------------------
                                              0.315174   data required time
                                             -1.099279   data arrival time
---------------------------------------------------------------------------------------------
                                              0.784105   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094149    0.643800    0.788650    0.788650 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[17] (net)
                      0.643800    0.000000    0.788650 v _2146_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.202719    0.200913    0.989563 ^ _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.202719    0.000000    0.989563 ^ _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119606    0.109716    1.099279 v _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.119606    0.000000    1.099279 v _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.099279   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.065077    0.315077   library hold time
                                              0.315077   data required time
---------------------------------------------------------------------------------------------
                                              0.315077   data required time
                                             -1.099279   data arrival time
---------------------------------------------------------------------------------------------
                                              0.784201   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094149    0.643800    0.788650    0.788650 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[13] (net)
                      0.643800    0.000000    0.788650 v _2119_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.202719    0.200913    0.989563 ^ _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.202719    0.000000    0.989563 ^ _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119932    0.109716    1.099279 v _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.119932    0.000000    1.099279 v _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.099279   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.064975    0.314975   library hold time
                                              0.314975   data required time
---------------------------------------------------------------------------------------------
                                              0.314975   data required time
                                             -1.099279   data arrival time
---------------------------------------------------------------------------------------------
                                              0.784304   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.098358    0.671602    0.805536    0.805536 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[18] (net)
                      0.671602    0.000000    0.805536 v _2157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.207594    0.205790    1.011326 ^ _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.207594    0.000000    1.011326 ^ _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119302    0.110216    1.121542 v _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.119302    0.000000    1.121542 v _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.121542   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.065174    0.315174   library hold time
                                              0.315174   data required time
---------------------------------------------------------------------------------------------
                                              0.315174   data required time
                                             -1.121542   data arrival time
---------------------------------------------------------------------------------------------
                                              0.806368   slack (MET)


Startpoint: ref_clk (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 v input external delay
     1    0.002822    0.035492    0.011588    4.811588 v ref_clk (in)
                                                         ref_clk (net)
                      0.035492    0.000000    4.811588 v _1796_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.064146    0.144421    4.956009 v _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.064146    0.000000    4.956009 v _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.956009   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.080777    0.330777   library hold time
                                              0.330777   data required time
---------------------------------------------------------------------------------------------
                                              0.330777   data required time
                                             -4.956009   data arrival time
---------------------------------------------------------------------------------------------
                                              4.625232   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.077076    0.531078    0.720359    0.720359 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lock_detect (net)
                      0.531078    0.000000    0.720359 v lock_detect (out)
                                              0.720359   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.720359   data arrival time
---------------------------------------------------------------------------------------------
                                              5.270359   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.084914    0.582820    0.751681    0.751681 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[31] (net)
                      0.582820    0.000000    0.751681 v debug_dco_word[31] (out)
                                              0.751681   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.751681   data arrival time
---------------------------------------------------------------------------------------------
                                              5.301681   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.084922    0.582873    0.751713    0.751713 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[25] (net)
                      0.582873    0.000000    0.751713 v debug_dco_word[25] (out)
                                              0.751713   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.751713   data arrival time
---------------------------------------------------------------------------------------------
                                              5.301713   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.085064    0.583810    0.752280    0.752280 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[23] (net)
                      0.583810    0.000000    0.752280 v debug_dco_word[23] (out)
                                              0.752280   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.752280   data arrival time
---------------------------------------------------------------------------------------------
                                              5.302280   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.086350    0.592300    0.757419    0.757419 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[27] (net)
                      0.592300    0.000000    0.757419 v debug_dco_word[27] (out)
                                              0.757419   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.757419   data arrival time
---------------------------------------------------------------------------------------------
                                              5.307420   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087736    0.601449    0.762958    0.762958 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[2] (net)
                      0.601449    0.000000    0.762958 v debug_dco_word[2] (out)
                                              0.762958   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.762958   data arrival time
---------------------------------------------------------------------------------------------
                                              5.312958   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087736    0.601449    0.762958    0.762958 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[4] (net)
                      0.601449    0.000000    0.762958 v debug_dco_word[4] (out)
                                              0.762958   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.762958   data arrival time
---------------------------------------------------------------------------------------------
                                              5.312958   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087739    0.601469    0.762970    0.762970 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[30] (net)
                      0.601469    0.000000    0.762970 v debug_dco_word[30] (out)
                                              0.762970   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.762970   data arrival time
---------------------------------------------------------------------------------------------
                                              5.312970   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088832    0.608684    0.767338    0.767338 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[16] (net)
                      0.608684    0.000000    0.767338 v debug_dco_word[16] (out)
                                              0.767338   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.767338   data arrival time
---------------------------------------------------------------------------------------------
                                              5.317338   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088832    0.608684    0.767338    0.767338 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[24] (net)
                      0.608684    0.000000    0.767338 v debug_dco_word[24] (out)
                                              0.767338   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.767338   data arrival time
---------------------------------------------------------------------------------------------
                                              5.317338   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.089284    0.611668    0.769144    0.769144 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[15] (net)
                      0.611668    0.000000    0.769144 v debug_dco_word[15] (out)
                                              0.769144   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.769144   data arrival time
---------------------------------------------------------------------------------------------
                                              5.319144   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089343    0.612058    0.769380    0.769380 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[12] (net)
                      0.612058    0.000000    0.769380 v debug_dco_word[12] (out)
                                              0.769380   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.769380   data arrival time
---------------------------------------------------------------------------------------------
                                              5.319380   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089347    0.612084    0.769396    0.769396 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      0.612084    0.000000    0.769396 v debug_dco_word[1] (out)
                                              0.769396   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.769396   data arrival time
---------------------------------------------------------------------------------------------
                                              5.319396   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089400    0.612434    0.769608    0.769608 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[28] (net)
                      0.612434    0.000000    0.769608 v debug_dco_word[28] (out)
                                              0.769608   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.769608   data arrival time
---------------------------------------------------------------------------------------------
                                              5.319608   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089403    0.612454    0.769620    0.769620 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[10] (net)
                      0.612454    0.000000    0.769620 v debug_dco_word[10] (out)
                                              0.769620   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.769620   data arrival time
---------------------------------------------------------------------------------------------
                                              5.319620   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089403    0.612454    0.769620    0.769620 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[20] (net)
                      0.612454    0.000000    0.769620 v debug_dco_word[20] (out)
                                              0.769620   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.769620   data arrival time
---------------------------------------------------------------------------------------------
                                              5.319620   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089403    0.612454    0.769620    0.769620 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[3] (net)
                      0.612454    0.000000    0.769620 v debug_dco_word[3] (out)
                                              0.769620   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.769620   data arrival time
---------------------------------------------------------------------------------------------
                                              5.319620   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089542    0.613371    0.770175    0.770175 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[7] (net)
                      0.613371    0.000000    0.770175 v debug_dco_word[7] (out)
                                              0.770175   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.770175   data arrival time
---------------------------------------------------------------------------------------------
                                              5.320175   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091474    0.626131    0.777918    0.777918 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[19] (net)
                      0.626131    0.000000    0.777918 v debug_dco_word[19] (out)
                                              0.777918   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.777918   data arrival time
---------------------------------------------------------------------------------------------
                                              5.327918   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091534    0.626527    0.778159    0.778159 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[29] (net)
                      0.626527    0.000000    0.778159 v debug_dco_word[29] (out)
                                              0.778159   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.778159   data arrival time
---------------------------------------------------------------------------------------------
                                              5.328159   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091763    0.628040    0.779077    0.779077 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[5] (net)
                      0.628040    0.000000    0.779077 v debug_dco_word[5] (out)
                                              0.779077   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.779077   data arrival time
---------------------------------------------------------------------------------------------
                                              5.329078   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093574    0.640002    0.786343    0.786343 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[22] (net)
                      0.640002    0.000000    0.786343 v debug_dco_word[22] (out)
                                              0.786343   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.786343   data arrival time
---------------------------------------------------------------------------------------------
                                              5.336343   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093620    0.640306    0.786527    0.786527 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[14] (net)
                      0.640306    0.000000    0.786527 v debug_dco_word[14] (out)
                                              0.786527   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.786527   data arrival time
---------------------------------------------------------------------------------------------
                                              5.336527   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093620    0.640306    0.786527    0.786527 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[26] (net)
                      0.640306    0.000000    0.786527 v debug_dco_word[26] (out)
                                              0.786527   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.786527   data arrival time
---------------------------------------------------------------------------------------------
                                              5.336527   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093620    0.640306    0.786527    0.786527 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[6] (net)
                      0.640306    0.000000    0.786527 v debug_dco_word[6] (out)
                                              0.786527   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.786527   data arrival time
---------------------------------------------------------------------------------------------
                                              5.336527   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093690    0.640768    0.786808    0.786808 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[9] (net)
                      0.640768    0.000000    0.786808 v debug_dco_word[9] (out)
                                              0.786808   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.786808   data arrival time
---------------------------------------------------------------------------------------------
                                              5.336809   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093852    0.641838    0.787458    0.787458 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[11] (net)
                      0.641838    0.000000    0.787458 v debug_dco_word[11] (out)
                                              0.787458   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.787458   data arrival time
---------------------------------------------------------------------------------------------
                                              5.337458   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094149    0.643800    0.788650    0.788650 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[13] (net)
                      0.643800    0.000000    0.788650 v debug_dco_word[13] (out)
                                              0.788650   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.788650   data arrival time
---------------------------------------------------------------------------------------------
                                              5.338650   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094149    0.643800    0.788650    0.788650 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[17] (net)
                      0.643800    0.000000    0.788650 v debug_dco_word[17] (out)
                                              0.788650   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.788650   data arrival time
---------------------------------------------------------------------------------------------
                                              5.338650   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094149    0.643800    0.788650    0.788650 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[21] (net)
                      0.643800    0.000000    0.788650 v debug_dco_word[21] (out)
                                              0.788650   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.788650   data arrival time
---------------------------------------------------------------------------------------------
                                              5.338650   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094175    0.643972    0.788754    0.788754 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[8] (net)
                      0.643972    0.000000    0.788754 v debug_dco_word[8] (out)
                                              0.788754   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.788754   data arrival time
---------------------------------------------------------------------------------------------
                                              5.338754   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.098358    0.671602    0.805536    0.805536 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[18] (net)
                      0.671602    0.000000    0.805536 v debug_dco_word[18] (out)
                                              0.805536   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.805536   data arrival time
---------------------------------------------------------------------------------------------
                                              5.355536   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.021542    0.174464    0.497091    0.497091 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.174464    0.000000    0.497091 v _2440_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.072910    0.505080    0.469517    0.966607 v _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         debug_dco_word[0] (net)
                      0.505080    0.000000    0.966607 v debug_dco_word[0] (out)
                                              0.966607   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.966607   data arrival time
---------------------------------------------------------------------------------------------
                                              5.516607   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.094663   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.246921    0.496921   library hold time
                                              0.496921   data required time
---------------------------------------------------------------------------------------------
                                              0.496921   data required time
                                             -6.094663   data arrival time
---------------------------------------------------------------------------------------------
                                              5.597742   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 v input external delay
    45    0.203697    1.367079    0.819754    5.619755 v rst_n (in)
                                                         rst_n (net)
                      1.367079    0.000000    5.619755 v _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.064168    0.401417    6.021172 v _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.064168    0.000000    6.021172 v _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.021172   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.080771    0.330771   library hold time
                                              0.330771   data required time
---------------------------------------------------------------------------------------------
                                              0.330771   data required time
                                             -6.021172   data arrival time
---------------------------------------------------------------------------------------------
                                              5.690401   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    35    0.187536    1.261633    1.163317    1.163317 v _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pll_out (net)
                      1.261633    0.000000    1.163317 v pll_out (out)
                                              1.163317   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.163317   data arrival time
---------------------------------------------------------------------------------------------
                                              5.713317   slack (MET)



