[13:52:43.801] <TB1>     INFO: *** Welcome to pxar ***
[13:52:43.801] <TB1>     INFO: *** Today: 2016/04/07
[13:52:43.807] <TB1>     INFO: *** Version: b2a7-dirty
[13:52:43.808] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C15.dat
[13:52:43.808] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:52:43.808] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//defaultMaskFile.dat
[13:52:43.808] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters_C15.dat
[13:52:43.885] <TB1>     INFO:         clk: 4
[13:52:43.885] <TB1>     INFO:         ctr: 4
[13:52:43.885] <TB1>     INFO:         sda: 19
[13:52:43.885] <TB1>     INFO:         tin: 9
[13:52:43.885] <TB1>     INFO:         level: 15
[13:52:43.885] <TB1>     INFO:         triggerdelay: 0
[13:52:43.885] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:52:43.885] <TB1>     INFO: Log level: DEBUG
[13:52:43.893] <TB1>     INFO: Found DTB DTB_WRECOM
[13:52:43.901] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:52:43.904] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:52:43.907] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:52:45.466] <TB1>     INFO: DUT info: 
[13:52:45.466] <TB1>     INFO: The DUT currently contains the following objects:
[13:52:45.466] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:52:45.466] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:52:45.466] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:52:45.466] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:52:45.466] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:45.467] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:45.467] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:45.467] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:45.467] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:45.467] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:45.467] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:45.467] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:45.467] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:45.467] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:45.467] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:45.467] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:45.467] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:45.467] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:45.467] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:45.467] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:52:45.467] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:52:45.468] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:52:45.469] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:52:45.478] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31875072
[13:52:45.478] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x186d990
[13:52:45.478] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1642770
[13:52:45.478] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fbe91d94010
[13:52:45.478] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fbe97fff510
[13:52:45.478] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31940608 fPxarMemory = 0x7fbe91d94010
[13:52:45.479] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 376.2mA
[13:52:45.481] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 468.7mA
[13:52:45.481] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.2 C
[13:52:45.481] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:52:45.881] <TB1>     INFO: enter 'restricted' command line mode
[13:52:45.881] <TB1>     INFO: enter test to run
[13:52:45.881] <TB1>     INFO:   test: FPIXTest no parameter change
[13:52:45.881] <TB1>     INFO:   running: fpixtest
[13:52:45.881] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:52:45.885] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:52:45.885] <TB1>     INFO: ######################################################################
[13:52:45.885] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:52:45.885] <TB1>     INFO: ######################################################################
[13:52:45.888] <TB1>     INFO: ######################################################################
[13:52:45.888] <TB1>     INFO: PixTestPretest::doTest()
[13:52:45.888] <TB1>     INFO: ######################################################################
[13:52:45.891] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:45.891] <TB1>     INFO:    PixTestPretest::programROC() 
[13:52:45.891] <TB1>     INFO:    ----------------------------------------------------------------------
[13:53:03.908] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:53:03.908] <TB1>     INFO: IA differences per ROC:  17.7 18.5 18.5 18.5 16.9 20.9 18.5 18.5 18.5 16.9 18.5 17.7 17.7 17.7 18.5 17.7
[13:53:03.980] <TB1>     INFO:    ----------------------------------------------------------------------
[13:53:03.980] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:53:03.980] <TB1>     INFO:    ----------------------------------------------------------------------
[13:53:04.082] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 69.2812 mA
[13:53:04.183] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.9188 mA
[13:53:04.285] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.9188 mA
[13:53:04.386] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.9188 mA
[13:53:04.487] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.9188 mA
[13:53:04.589] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.1188 mA
[13:53:04.690] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  83 Ia 23.9188 mA
[13:53:04.791] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 26.3188 mA
[13:53:04.891] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  65 Ia 23.9188 mA
[13:53:04.993] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.7188 mA
[13:53:05.093] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  75 Ia 23.9188 mA
[13:53:05.195] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.1188 mA
[13:53:05.295] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  83 Ia 24.7188 mA
[13:53:05.396] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  80 Ia 24.7188 mA
[13:53:05.497] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  77 Ia 23.1188 mA
[13:53:05.598] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  82 Ia 24.7188 mA
[13:53:05.698] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  79 Ia 23.9188 mA
[13:53:05.800] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.9188 mA
[13:53:05.902] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.3188 mA
[13:53:05.002] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  88 Ia 24.7188 mA
[13:53:06.102] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  85 Ia 23.9188 mA
[13:53:06.204] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.9188 mA
[13:53:06.306] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.1188 mA
[13:53:06.407] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  83 Ia 24.7188 mA
[13:53:06.507] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  80 Ia 23.9188 mA
[13:53:06.609] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.9188 mA
[13:53:06.711] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.1188 mA
[13:53:06.811] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  83 Ia 24.7188 mA
[13:53:06.912] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  80 Ia 23.9188 mA
[13:53:07.013] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.9188 mA
[13:53:07.114] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.1188 mA
[13:53:07.215] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  83 Ia 24.7188 mA
[13:53:07.315] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  80 Ia 23.9188 mA
[13:53:07.345] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  78
[13:53:07.345] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[13:53:07.345] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  78
[13:53:07.345] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[13:53:07.346] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  83
[13:53:07.347] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  65
[13:53:07.347] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  75
[13:53:07.347] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  79
[13:53:07.347] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  78
[13:53:07.347] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  85
[13:53:07.347] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  78
[13:53:07.347] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  80
[13:53:07.348] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[13:53:07.348] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  80
[13:53:07.348] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  78
[13:53:07.348] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  80
[13:53:09.175] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 380.2 mA = 23.7625 mA/ROC
[13:53:09.175] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  20.1  20.1  19.3  19.3  19.3  20.1  19.3  19.3  19.3  19.3  20.1  19.3  19.3
[13:53:09.208] <TB1>     INFO:    ----------------------------------------------------------------------
[13:53:09.208] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:53:09.208] <TB1>     INFO:    ----------------------------------------------------------------------
[13:53:09.344] <TB1>     INFO: Expecting 231680 events.
[13:53:17.413] <TB1>     INFO: 231680 events read in total (7352ms).
[13:53:17.571] <TB1>     INFO: Test took 8360ms.
[13:53:17.771] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 81 and Delta(CalDel) = 58
[13:53:17.775] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 93 and Delta(CalDel) = 61
[13:53:17.778] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 96 and Delta(CalDel) = 59
[13:53:17.782] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:53:17.785] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 88 and Delta(CalDel) = 61
[13:53:17.789] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 93 and Delta(CalDel) = 63
[13:53:17.792] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 80 and Delta(CalDel) = 62
[13:53:17.796] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 91 and Delta(CalDel) = 59
[13:53:17.799] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 86 and Delta(CalDel) = 57
[13:53:17.803] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 94 and Delta(CalDel) = 58
[13:53:17.807] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 89 and Delta(CalDel) = 61
[13:53:17.810] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 104 and Delta(CalDel) = 57
[13:53:17.815] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 93 and Delta(CalDel) = 59
[13:53:17.818] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 66 and Delta(CalDel) = 60
[13:53:17.822] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 95 and Delta(CalDel) = 61
[13:53:17.827] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 84 and Delta(CalDel) = 63
[13:53:17.869] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:53:17.901] <TB1>     INFO:    ----------------------------------------------------------------------
[13:53:17.901] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:53:17.901] <TB1>     INFO:    ----------------------------------------------------------------------
[13:53:18.038] <TB1>     INFO: Expecting 231680 events.
[13:53:26.108] <TB1>     INFO: 231680 events read in total (7356ms).
[13:53:26.113] <TB1>     INFO: Test took 8208ms.
[13:53:26.134] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29.5
[13:53:26.452] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[13:53:26.455] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[13:53:26.459] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[13:53:26.462] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31.5
[13:53:26.466] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[13:53:26.470] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30.5
[13:53:26.473] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 29.5
[13:53:26.477] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 29
[13:53:26.480] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 29.5
[13:53:26.484] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30
[13:53:26.488] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 29.5
[13:53:26.491] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[13:53:26.495] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 30.5
[13:53:26.499] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30.5
[13:53:26.502] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 32
[13:53:26.537] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:53:26.537] <TB1>     INFO: CalDel:      130   132   128   133   145   141   140   131   131   127   134   125   128   149   130   155
[13:53:26.537] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:53:26.540] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C0.dat
[13:53:26.541] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C1.dat
[13:53:26.541] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C2.dat
[13:53:26.541] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C3.dat
[13:53:26.541] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C4.dat
[13:53:26.541] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C5.dat
[13:53:26.541] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C6.dat
[13:53:26.541] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C7.dat
[13:53:26.541] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C8.dat
[13:53:26.542] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C9.dat
[13:53:26.542] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C10.dat
[13:53:26.542] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C11.dat
[13:53:26.542] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C12.dat
[13:53:26.542] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C13.dat
[13:53:26.542] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C14.dat
[13:53:26.542] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters_C15.dat
[13:53:26.542] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:53:26.542] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:53:26.542] <TB1>     INFO: PixTestPretest::doTest() done, duration: 40 seconds
[13:53:26.542] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:53:26.627] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:53:26.627] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:53:26.627] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:53:26.627] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:53:26.630] <TB1>     INFO: ######################################################################
[13:53:26.630] <TB1>     INFO: PixTestTiming::doTest()
[13:53:26.630] <TB1>     INFO: ######################################################################
[13:53:26.630] <TB1>     INFO:    ----------------------------------------------------------------------
[13:53:26.630] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:53:26.630] <TB1>     INFO:    ----------------------------------------------------------------------
[13:53:26.630] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:53:28.526] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:53:30.798] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:53:33.071] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:53:35.345] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:53:37.618] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:53:39.891] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:53:42.165] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:53:44.438] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:53:46.711] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:53:48.984] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:53:51.257] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:53:53.530] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:53:55.803] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:53:58.077] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:54:00.351] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:54:02.623] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:54:04.144] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:54:05.664] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:54:07.183] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:54:08.703] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:54:10.222] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:54:11.742] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:54:13.261] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:54:14.781] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:54:16.302] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:54:17.823] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:54:19.346] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:54:20.869] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:54:22.392] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:54:23.914] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:54:25.437] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:54:26.960] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:54:28.480] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:54:29.000] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:54:31.522] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:54:33.041] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:54:34.562] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:54:36.082] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:54:37.602] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:54:39.122] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:54:40.830] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:54:42.350] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:54:44.624] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:54:46.144] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:54:48.417] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:54:50.691] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:54:52.964] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:54:54.484] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:54:56.759] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:54:59.031] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:55:01.305] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:55:03.579] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:55:05.852] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:55:08.125] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:55:10.398] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:55:12.671] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:55:14.944] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:55:17.218] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:55:19.491] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:55:21.764] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:55:24.037] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:55:26.311] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:55:28.584] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:55:30.857] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:55:33.130] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:55:35.403] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:55:37.676] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:55:39.950] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:55:42.224] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:55:44.497] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:55:46.770] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:55:49.044] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:55:50.563] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:55:52.836] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:55:55.110] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:55:57.383] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:55:59.657] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:56:01.930] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:56:04.204] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:56:06.477] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:56:12.817] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:56:19.879] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:56:25.917] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:56:31.952] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:56:38.368] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:56:44.213] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:56:50.245] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:56:56.281] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:56:57.801] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:56:59.321] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:57:00.842] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:57:02.364] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:57:03.884] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:57:05.410] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:57:06.929] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:57:08.451] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:57:09.971] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:57:11.491] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:57:13.016] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:57:14.545] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:57:16.066] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:57:17.586] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:57:19.105] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:57:20.634] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:57:22.915] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:57:25.188] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:57:27.466] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:57:29.739] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:57:31.260] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:57:33.533] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:57:35.818] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:57:38.092] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:57:40.365] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:57:42.638] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:57:44.911] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:57:47.184] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:57:49.459] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:57:51.731] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:57:53.004] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:57:56.277] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:57:58.550] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:58:00.824] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:58:03.097] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:58:05.370] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:58:07.643] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:58:09.917] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:58:12.192] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L436> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:58:14.850] <TB1>     INFO: TBM Phase Settings: 240
[13:58:14.850] <TB1>     INFO: 400MHz Phase: 4
[13:58:14.850] <TB1>     INFO: 160MHz Phase: 7
[13:58:14.850] <TB1>     INFO: Functional Phase Area: 4
[13:58:14.853] <TB1>     INFO: Test took 288223 ms.
[13:58:14.853] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:58:14.853] <TB1>     INFO:    ----------------------------------------------------------------------
[13:58:14.853] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[13:58:14.853] <TB1>     INFO:    ----------------------------------------------------------------------
[13:58:14.853] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:58:15.994] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:58:19.394] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:58:21.854] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:58:23.938] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:58:26.210] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:58:28.294] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:58:30.942] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:58:33.590] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:58:39.622] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:58:45.655] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:58:51.315] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:58:56.970] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:59:02.627] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:59:08.286] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:59:13.942] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:59:19.599] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:59:21.119] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:59:25.646] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:59:27.923] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:59:30.196] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:59:32.470] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:59:34.743] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:59:37.016] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:59:39.289] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:59:40.809] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:59:45.338] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:59:47.612] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:59:49.885] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:59:52.158] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:59:54.432] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:59:56.705] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:59:58.978] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:00:00.498] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:00:05.402] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:00:07.676] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:00:09.950] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:00:12.223] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:00:14.496] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:00:16.769] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:00:19.044] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:00:20.564] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:00:25.279] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:00:27.552] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:00:29.826] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:00:32.099] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:00:34.372] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:00:36.646] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:00:38.919] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:00:40.439] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:00:44.590] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:00:46.863] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:00:49.136] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:00:51.410] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:00:53.682] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:00:55.956] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:00:58.229] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:00:59.748] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:01:04.652] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:01:06.172] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:01:07.691] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:01:09.211] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:01:10.731] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:01:12.252] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L545> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:01:14.155] <TB1>     INFO: ROC Delay Settings: 228
[14:01:14.155] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[14:01:14.155] <TB1>     INFO: ROC Port 0 Delay: 4
[14:01:14.155] <TB1>     INFO: ROC Port 1 Delay: 4
[14:01:14.155] <TB1>     INFO: Functional ROC Area: 5
[14:01:14.158] <TB1>     INFO: Test took 179305 ms.
[14:01:14.158] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[14:01:14.158] <TB1>     INFO:    ----------------------------------------------------------------------
[14:01:14.158] <TB1>     INFO:    PixTestTiming::TimingTest()
[14:01:14.158] <TB1>     INFO:    ----------------------------------------------------------------------
[14:01:15.297] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4709 4709 4709 4709 4708 4709 4709 4709 e062 c000 a101 80c0 4708 4708 4708 4708 4708 4709 4708 4708 e062 c000 
[14:01:15.297] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4708 4708 4708 4708 4708 4708 4708 4708 e022 c000 a102 8000 4708 4708 4708 4708 4708 4709 4709 4708 e022 c000 
[14:01:15.297] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4708 4708 4708 4708 4709 4708 4708 4708 e022 c000 a103 8040 4708 4708 4708 4708 4708 4708 4709 4708 e022 c000 
[14:01:15.297] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:01:29.508] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:29.508] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:01:43.677] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:43.677] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:01:57.917] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:57.918] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:02:12.088] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:12.088] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:02:26.165] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:26.165] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:02:40.218] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:40.218] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:02:54.279] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:54.279] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:03:08.367] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:08.367] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:03:22.448] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:22.448] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:03:36.467] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:36.848] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:36.860] <TB1>     INFO: Decoding statistics:
[14:03:36.860] <TB1>     INFO:   General information:
[14:03:36.860] <TB1>     INFO: 	 16bit words read:         240000000
[14:03:36.860] <TB1>     INFO: 	 valid events total:       20000000
[14:03:36.860] <TB1>     INFO: 	 empty events:             20000000
[14:03:36.860] <TB1>     INFO: 	 valid events with pixels: 0
[14:03:36.860] <TB1>     INFO: 	 valid pixel hits:         0
[14:03:36.861] <TB1>     INFO:   Event errors: 	           0
[14:03:36.861] <TB1>     INFO: 	 start marker:             0
[14:03:36.861] <TB1>     INFO: 	 stop marker:              0
[14:03:36.861] <TB1>     INFO: 	 overflow:                 0
[14:03:36.861] <TB1>     INFO: 	 invalid 5bit words:       0
[14:03:36.861] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[14:03:36.861] <TB1>     INFO:   TBM errors: 		           0
[14:03:36.861] <TB1>     INFO: 	 flawed TBM headers:       0
[14:03:36.861] <TB1>     INFO: 	 flawed TBM trailers:      0
[14:03:36.861] <TB1>     INFO: 	 event ID mismatches:      0
[14:03:36.861] <TB1>     INFO:   ROC errors: 		           0
[14:03:36.861] <TB1>     INFO: 	 missing ROC header(s):    0
[14:03:36.861] <TB1>     INFO: 	 misplaced readback start: 0
[14:03:36.861] <TB1>     INFO:   Pixel decoding errors:	   0
[14:03:36.861] <TB1>     INFO: 	 pixel data incomplete:    0
[14:03:36.861] <TB1>     INFO: 	 pixel address:            0
[14:03:36.861] <TB1>     INFO: 	 pulse height fill bit:    0
[14:03:36.861] <TB1>     INFO: 	 buffer corruption:        0
[14:03:36.861] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:36.861] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:03:36.861] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:36.861] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:36.861] <TB1>     INFO:    Read back bit status: 1
[14:03:36.861] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:36.861] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:36.861] <TB1>     INFO:    Timings are good!
[14:03:36.861] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:36.861] <TB1>     INFO: Test took 142703 ms.
[14:03:36.861] <TB1>     INFO: PixTestTiming::TimingTest() done.
[14:03:36.861] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:03:36.861] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:03:36.861] <TB1>     INFO: PixTestTiming::doTest took 610234 ms.
[14:03:36.861] <TB1>     INFO: PixTestTiming::doTest() done
[14:03:36.861] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:03:36.861] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[14:03:36.862] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[14:03:36.862] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[14:03:36.862] <TB1>     INFO: Write out ROCDelayScan3_V0
[14:03:36.862] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:03:36.862] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:03:37.216] <TB1>     INFO: ######################################################################
[14:03:37.216] <TB1>     INFO: PixTestAlive::doTest()
[14:03:37.216] <TB1>     INFO: ######################################################################
[14:03:37.220] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:37.221] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:03:37.221] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:37.222] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:03:37.569] <TB1>     INFO: Expecting 41600 events.
[14:03:41.659] <TB1>     INFO: 41600 events read in total (3375ms).
[14:03:41.660] <TB1>     INFO: Test took 4438ms.
[14:03:41.667] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:41.667] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66526
[14:03:41.667] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:03:42.042] <TB1>     INFO: PixTestAlive::aliveTest() done
[14:03:42.042] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    2    0    1    0    0    0    0   21   10    0    0    0    0
[14:03:42.042] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    2    0    1    0    0    0    0   21   10    0    0    0    0
[14:03:42.045] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:42.045] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:03:42.045] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:42.047] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:03:42.390] <TB1>     INFO: Expecting 41600 events.
[14:03:45.365] <TB1>     INFO: 41600 events read in total (2260ms).
[14:03:45.365] <TB1>     INFO: Test took 3318ms.
[14:03:45.365] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:45.365] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:03:45.365] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:03:45.365] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:03:45.771] <TB1>     INFO: PixTestAlive::maskTest() done
[14:03:45.771] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:03:45.774] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:45.774] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:03:45.774] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:45.775] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:03:46.126] <TB1>     INFO: Expecting 41600 events.
[14:03:50.199] <TB1>     INFO: 41600 events read in total (3358ms).
[14:03:50.200] <TB1>     INFO: Test took 4425ms.
[14:03:50.209] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:50.209] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66526
[14:03:50.209] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:03:50.583] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[14:03:50.584] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:03:50.584] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:03:50.584] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:03:50.592] <TB1>     INFO: ######################################################################
[14:03:50.592] <TB1>     INFO: PixTestTrim::doTest()
[14:03:50.592] <TB1>     INFO: ######################################################################
[14:03:50.595] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:50.595] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:03:50.595] <TB1>     INFO:    ----------------------------------------------------------------------
[14:03:50.673] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:03:50.674] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:03:50.687] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:03:50.687] <TB1>     INFO:     run 1 of 1
[14:03:50.687] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:51.029] <TB1>     INFO: Expecting 5025280 events.
[14:04:35.937] <TB1>     INFO: 1407528 events read in total (44193ms).
[14:05:19.866] <TB1>     INFO: 2797216 events read in total (88123ms).
[14:06:04.695] <TB1>     INFO: 4195192 events read in total (132952ms).
[14:06:30.970] <TB1>     INFO: 5025280 events read in total (159226ms).
[14:06:31.008] <TB1>     INFO: Test took 160321ms.
[14:06:31.065] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:31.159] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:32.496] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:33.834] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:35.204] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:36.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:37.904] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:39.252] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:40.572] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:41.928] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:43.285] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:44.617] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:45.972] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:47.335] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:48.713] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:50.051] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:51.430] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:52.717] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242069504
[14:06:52.720] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2277 minThrLimit = 89.2229 minThrNLimit = 109.906 -> result = 89.2277 -> 89
[14:06:52.721] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.0258 minThrLimit = 90.0023 minThrNLimit = 114.245 -> result = 90.0258 -> 90
[14:06:52.721] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.8567 minThrLimit = 97.8535 minThrNLimit = 122.176 -> result = 97.8567 -> 97
[14:06:52.722] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5759 minThrLimit = 94.5705 minThrNLimit = 118.79 -> result = 94.5759 -> 94
[14:06:52.722] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5074 minThrLimit = 90.5066 minThrNLimit = 114.585 -> result = 90.5074 -> 90
[14:06:52.722] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.601 minThrLimit = 96.5987 minThrNLimit = 119.299 -> result = 96.601 -> 96
[14:06:52.723] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5227 minThrLimit = 86.517 minThrNLimit = 107.882 -> result = 86.5227 -> 86
[14:06:52.723] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.9903 minThrLimit = 95.9533 minThrNLimit = 118.239 -> result = 95.9903 -> 95
[14:06:52.724] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.1812 minThrLimit = 94.1621 minThrNLimit = 118.346 -> result = 94.1812 -> 94
[14:06:52.724] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.5726 minThrLimit = 92.5472 minThrNLimit = 113.648 -> result = 92.5726 -> 92
[14:06:52.724] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5886 minThrLimit = 90.5495 minThrNLimit = 115.656 -> result = 90.5886 -> 90
[14:06:52.725] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.8587 minThrLimit = 93.8484 minThrNLimit = 116.833 -> result = 93.8587 -> 93
[14:06:52.725] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.8868 minThrLimit = 94.8808 minThrNLimit = 119.421 -> result = 94.8868 -> 94
[14:06:52.726] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.4721 minThrLimit = 94.4662 minThrNLimit = 114.759 -> result = 94.4721 -> 94
[14:06:52.726] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.262 minThrLimit = 102.037 minThrNLimit = 124.128 -> result = 102.262 -> 102
[14:06:52.726] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.0487 minThrLimit = 84.0458 minThrNLimit = 103.118 -> result = 84.0487 -> 84
[14:06:52.726] <TB1>     INFO: ROC 0 VthrComp = 89
[14:06:52.727] <TB1>     INFO: ROC 1 VthrComp = 90
[14:06:52.727] <TB1>     INFO: ROC 2 VthrComp = 97
[14:06:52.727] <TB1>     INFO: ROC 3 VthrComp = 94
[14:06:52.727] <TB1>     INFO: ROC 4 VthrComp = 90
[14:06:52.727] <TB1>     INFO: ROC 5 VthrComp = 96
[14:06:52.727] <TB1>     INFO: ROC 6 VthrComp = 86
[14:06:52.727] <TB1>     INFO: ROC 7 VthrComp = 95
[14:06:52.727] <TB1>     INFO: ROC 8 VthrComp = 94
[14:06:52.727] <TB1>     INFO: ROC 9 VthrComp = 92
[14:06:52.728] <TB1>     INFO: ROC 10 VthrComp = 90
[14:06:52.728] <TB1>     INFO: ROC 11 VthrComp = 93
[14:06:52.728] <TB1>     INFO: ROC 12 VthrComp = 94
[14:06:52.728] <TB1>     INFO: ROC 13 VthrComp = 94
[14:06:52.728] <TB1>     INFO: ROC 14 VthrComp = 102
[14:06:52.728] <TB1>     INFO: ROC 15 VthrComp = 84
[14:06:52.728] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:06:52.728] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:06:52.741] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:06:52.741] <TB1>     INFO:     run 1 of 1
[14:06:52.741] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:53.088] <TB1>     INFO: Expecting 5025280 events.
[14:07:29.302] <TB1>     INFO: 886928 events read in total (35499ms).
[14:08:03.758] <TB1>     INFO: 1771128 events read in total (69955ms).
[14:08:39.020] <TB1>     INFO: 2654800 events read in total (105217ms).
[14:09:14.235] <TB1>     INFO: 3529672 events read in total (140432ms).
[14:09:49.372] <TB1>     INFO: 4400440 events read in total (175569ms).
[14:10:14.612] <TB1>     INFO: 5025280 events read in total (200809ms).
[14:10:14.683] <TB1>     INFO: Test took 201942ms.
[14:10:14.859] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:15.186] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:16.800] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:18.397] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:20.017] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:21.644] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:23.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:24.860] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:26.473] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:28.095] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:29.702] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:31.321] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:32.921] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:34.552] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:36.173] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:37.855] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:39.536] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:41.178] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299249664
[14:10:41.181] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.8703 for pixel 4/43 mean/min/max = 46.3524/33.797/58.9078
[14:10:41.181] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.0024 for pixel 1/8 mean/min/max = 44.8084/33.3918/56.225
[14:10:41.182] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.0742 for pixel 21/5 mean/min/max = 44.3227/32.4369/56.2086
[14:10:41.182] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.7581 for pixel 22/9 mean/min/max = 45.0863/33.2444/56.9282
[14:10:41.183] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.5016 for pixel 14/0 mean/min/max = 45.2194/33.8865/56.5522
[14:10:41.183] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.6376 for pixel 6/76 mean/min/max = 44.0986/32.3952/55.8021
[14:10:41.183] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.4494 for pixel 8/71 mean/min/max = 45.0975/32.6566/57.5384
[14:10:41.183] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.0928 for pixel 8/7 mean/min/max = 45.4904/32.5468/58.434
[14:10:41.184] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.2131 for pixel 0/19 mean/min/max = 44.2617/32.9899/55.5335
[14:10:41.184] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.5973 for pixel 0/62 mean/min/max = 46.1053/33.4525/58.7581
[14:10:41.184] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.4257 for pixel 15/0 mean/min/max = 45.6809/33.7583/57.6034
[14:10:41.185] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.2402 for pixel 5/4 mean/min/max = 46.0964/32.8801/59.3128
[14:10:41.185] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.3755 for pixel 7/8 mean/min/max = 45.2011/33.9889/56.4132
[14:10:41.185] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 61.0943 for pixel 16/2 mean/min/max = 46.8252/32.4118/61.2387
[14:10:41.186] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 60.7849 for pixel 0/7 mean/min/max = 46.4107/31.9401/60.8813
[14:10:41.186] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.5786 for pixel 8/0 mean/min/max = 43.6801/32.3939/54.9663
[14:10:41.186] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:10:41.318] <TB1>     INFO: Expecting 411648 events.
[14:10:48.961] <TB1>     INFO: 411648 events read in total (6925ms).
[14:10:48.967] <TB1>     INFO: Expecting 411648 events.
[14:10:56.604] <TB1>     INFO: 411648 events read in total (6977ms).
[14:10:56.614] <TB1>     INFO: Expecting 411648 events.
[14:11:04.174] <TB1>     INFO: 411648 events read in total (6902ms).
[14:11:04.185] <TB1>     INFO: Expecting 411648 events.
[14:11:11.795] <TB1>     INFO: 411648 events read in total (6951ms).
[14:11:11.811] <TB1>     INFO: Expecting 411648 events.
[14:11:19.394] <TB1>     INFO: 411648 events read in total (6937ms).
[14:11:19.411] <TB1>     INFO: Expecting 411648 events.
[14:11:26.820] <TB1>     INFO: 411648 events read in total (6756ms).
[14:11:26.839] <TB1>     INFO: Expecting 411648 events.
[14:11:34.218] <TB1>     INFO: 411648 events read in total (6726ms).
[14:11:34.239] <TB1>     INFO: Expecting 411648 events.
[14:11:41.638] <TB1>     INFO: 411648 events read in total (6744ms).
[14:11:41.661] <TB1>     INFO: Expecting 411648 events.
[14:11:49.164] <TB1>     INFO: 411648 events read in total (6849ms).
[14:11:49.189] <TB1>     INFO: Expecting 411648 events.
[14:11:56.795] <TB1>     INFO: 411648 events read in total (6957ms).
[14:11:56.823] <TB1>     INFO: Expecting 411648 events.
[14:12:04.464] <TB1>     INFO: 411648 events read in total (6991ms).
[14:12:04.495] <TB1>     INFO: Expecting 411648 events.
[14:12:12.163] <TB1>     INFO: 411648 events read in total (7027ms).
[14:12:12.197] <TB1>     INFO: Expecting 411648 events.
[14:12:19.764] <TB1>     INFO: 411648 events read in total (6933ms).
[14:12:19.799] <TB1>     INFO: Expecting 411648 events.
[14:12:27.398] <TB1>     INFO: 411648 events read in total (6961ms).
[14:12:27.435] <TB1>     INFO: Expecting 411648 events.
[14:12:34.948] <TB1>     INFO: 411648 events read in total (6883ms).
[14:12:34.987] <TB1>     INFO: Expecting 411648 events.
[14:12:42.612] <TB1>     INFO: 411648 events read in total (6983ms).
[14:12:42.654] <TB1>     INFO: Test took 121468ms.
[14:12:43.140] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4478 < 35 for itrim = 102; old thr = 34.2042 ... break
[14:12:43.184] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2657 < 35 for itrim = 106; old thr = 33.9953 ... break
[14:12:43.218] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3219 < 35 for itrim = 94; old thr = 34.0849 ... break
[14:12:43.261] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2798 < 35 for itrim = 109; old thr = 34.4469 ... break
[14:12:43.299] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1707 < 35 for itrim = 95; old thr = 34.5791 ... break
[14:12:43.333] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7329 < 35 for itrim+1 = 99; old thr = 34.8141 ... break
[14:12:43.361] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0087 < 35 for itrim+1 = 89; old thr = 34.1709 ... break
[14:12:43.392] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7024 < 35 for itrim = 101; old thr = 34.2076 ... break
[14:12:43.429] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3364 < 35 for itrim+1 = 103; old thr = 34.8715 ... break
[14:12:43.453] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5986 < 35 for itrim = 93; old thr = 33.583 ... break
[14:12:43.496] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6989 < 35 for itrim+1 = 101; old thr = 34.9674 ... break
[14:12:43.531] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9018 < 35 for itrim+1 = 104; old thr = 34.8506 ... break
[14:12:43.538] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 180.825 < 35 for itrim+1 = 170; old thr = 19.1175 ... break
[14:12:43.574] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.105 < 35 for itrim = 113; old thr = 34.0705 ... break
[14:12:43.597] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.806 < 35 for itrim+1 = 94; old thr = 34.6573 ... break
[14:12:43.634] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7382 < 35 for itrim+1 = 90; old thr = 34.887 ... break
[14:12:43.709] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:12:43.720] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:12:43.720] <TB1>     INFO:     run 1 of 1
[14:12:43.720] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:44.065] <TB1>     INFO: Expecting 5025280 events.
[14:13:19.662] <TB1>     INFO: 868448 events read in total (34882ms).
[14:13:54.573] <TB1>     INFO: 1735216 events read in total (69793ms).
[14:14:29.558] <TB1>     INFO: 2601856 events read in total (104778ms).
[14:15:04.280] <TB1>     INFO: 3459120 events read in total (139500ms).
[14:15:38.918] <TB1>     INFO: 4311656 events read in total (174138ms).
[14:16:08.042] <TB1>     INFO: 5025280 events read in total (203262ms).
[14:16:08.123] <TB1>     INFO: Test took 204404ms.
[14:16:08.305] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:08.634] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:10.142] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:11.641] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:13.152] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:14.653] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:16.148] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:17.656] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:19.167] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:20.697] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:22.190] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:23.718] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:25.219] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:26.734] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:28.238] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:29.816] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:31.404] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:32.944] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248471552
[14:16:32.946] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 5.474212 .. 155.110859
[14:16:33.020] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 5 .. 165 (-1/-1) hits flags = 528 (plus default)
[14:16:33.030] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:16:33.030] <TB1>     INFO:     run 1 of 1
[14:16:33.030] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:33.373] <TB1>     INFO: Expecting 5358080 events.
[14:17:08.933] <TB1>     INFO: 856584 events read in total (34845ms).
[14:17:41.928] <TB1>     INFO: 1712864 events read in total (67840ms).
[14:18:16.617] <TB1>     INFO: 2569296 events read in total (102529ms).
[14:18:51.393] <TB1>     INFO: 3423792 events read in total (137305ms).
[14:19:25.987] <TB1>     INFO: 4275480 events read in total (171899ms).
[14:19:59.476] <TB1>     INFO: 5125592 events read in total (205388ms).
[14:20:09.027] <TB1>     INFO: 5358080 events read in total (214939ms).
[14:20:09.099] <TB1>     INFO: Test took 216070ms.
[14:20:09.289] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:09.644] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:11.229] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:12.811] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:14.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:15.999] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:17.576] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:19.169] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:20.763] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:22.369] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:23.964] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:25.573] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:27.167] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:28.768] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:30.345] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:31.003] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:33.675] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:35.300] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262397952
[14:20:35.381] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.884712 .. 115.249032
[14:20:35.457] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 125 (-1/-1) hits flags = 528 (plus default)
[14:20:35.467] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:35.467] <TB1>     INFO:     run 1 of 1
[14:20:35.467] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:35.809] <TB1>     INFO: Expecting 3993600 events.
[14:21:12.178] <TB1>     INFO: 886448 events read in total (35654ms).
[14:21:47.377] <TB1>     INFO: 1772936 events read in total (70853ms).
[14:22:22.997] <TB1>     INFO: 2659056 events read in total (106473ms).
[14:22:58.294] <TB1>     INFO: 3544152 events read in total (141770ms).
[14:23:16.280] <TB1>     INFO: 3993600 events read in total (159756ms).
[14:23:16.337] <TB1>     INFO: Test took 160870ms.
[14:23:16.485] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:16.761] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:18.261] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:19.763] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:21.268] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:22.768] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:24.272] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:25.776] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:27.262] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:28.770] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:30.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:31.749] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:33.234] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:34.722] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:36.218] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:37.740] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:39.234] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:40.708] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277385216
[14:23:40.789] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.170394 .. 94.786332
[14:23:40.863] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 104 (-1/-1) hits flags = 528 (plus default)
[14:23:40.873] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:23:40.874] <TB1>     INFO:     run 1 of 1
[14:23:40.874] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:41.216] <TB1>     INFO: Expecting 3061760 events.
[14:24:17.713] <TB1>     INFO: 886696 events read in total (35782ms).
[14:24:52.219] <TB1>     INFO: 1772888 events read in total (70288ms).
[14:25:27.852] <TB1>     INFO: 2658360 events read in total (105921ms).
[14:25:44.398] <TB1>     INFO: 3061760 events read in total (122467ms).
[14:25:44.445] <TB1>     INFO: Test took 123571ms.
[14:25:44.551] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:44.752] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:46.095] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:47.437] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:48.782] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:50.117] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:51.460] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:52.801] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:54.139] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:55.484] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:56.828] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:58.180] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:59.515] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:00.858] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:02.199] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:03.546] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:04.898] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:06.244] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 246697984
[14:26:06.326] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.678119 .. 65.935899
[14:26:06.402] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 75 (-1/-1) hits flags = 528 (plus default)
[14:26:06.412] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:26:06.412] <TB1>     INFO:     run 1 of 1
[14:26:06.412] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:06.758] <TB1>     INFO: Expecting 2063360 events.
[14:26:44.061] <TB1>     INFO: 954576 events read in total (36589ms).
[14:27:20.958] <TB1>     INFO: 1908848 events read in total (73486ms).
[14:27:27.264] <TB1>     INFO: 2063360 events read in total (79792ms).
[14:27:27.289] <TB1>     INFO: Test took 80877ms.
[14:27:27.354] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:27.472] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:28.618] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:29.759] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:30.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:32.081] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:33.250] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:34.408] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:35.572] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:36.730] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:37.895] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:39.057] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:40.218] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:41.379] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:42.527] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:43.660] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:44.791] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:45.933] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 269254656
[14:27:46.017] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:27:46.017] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:27:46.028] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:27:46.028] <TB1>     INFO:     run 1 of 1
[14:27:46.028] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:46.370] <TB1>     INFO: Expecting 1364480 events.
[14:28:26.345] <TB1>     INFO: 1075128 events read in total (39260ms).
[14:28:37.243] <TB1>     INFO: 1364480 events read in total (50158ms).
[14:28:37.256] <TB1>     INFO: Test took 51228ms.
[14:28:37.293] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:37.358] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:38.321] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:39.287] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:40.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:41.212] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:42.176] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:43.138] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:44.105] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:45.066] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:46.036] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:46.997] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:47.956] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:48.916] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:49.879] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:50.840] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:51.802] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:52.767] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 246702080
[14:28:52.805] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C0.dat
[14:28:52.806] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C1.dat
[14:28:52.806] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C2.dat
[14:28:52.806] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C3.dat
[14:28:52.806] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C4.dat
[14:28:52.806] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C5.dat
[14:28:52.806] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C6.dat
[14:28:52.806] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C7.dat
[14:28:52.806] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C8.dat
[14:28:52.807] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C9.dat
[14:28:52.807] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C10.dat
[14:28:52.807] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C11.dat
[14:28:52.807] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C12.dat
[14:28:52.807] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C13.dat
[14:28:52.807] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C14.dat
[14:28:52.807] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C15.dat
[14:28:52.807] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C0.dat
[14:28:52.814] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C1.dat
[14:28:52.821] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C2.dat
[14:28:52.828] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C3.dat
[14:28:52.835] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C4.dat
[14:28:52.842] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C5.dat
[14:28:52.848] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C6.dat
[14:28:52.855] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C7.dat
[14:28:52.862] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C8.dat
[14:28:52.869] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C9.dat
[14:28:52.875] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C10.dat
[14:28:52.882] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C11.dat
[14:28:52.889] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C12.dat
[14:28:52.896] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C13.dat
[14:28:52.902] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C14.dat
[14:28:52.909] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//trimParameters35_C15.dat
[14:28:52.916] <TB1>     INFO: PixTestTrim::trimTest() done
[14:28:52.916] <TB1>     INFO: vtrim:     102 106  94 109  95  99  89 101 103  93 101 104 170 113  94  90 
[14:28:52.916] <TB1>     INFO: vthrcomp:   89  90  97  94  90  96  86  95  94  92  90  93  94  94 102  84 
[14:28:52.916] <TB1>     INFO: vcal mean:  35.00  35.00  35.02  34.98  35.00  34.95  34.97  34.94  34.94  34.97  34.84  34.90  34.98  35.00  34.96  35.04 
[14:28:52.916] <TB1>     INFO: vcal RMS:    0.79   0.78   0.84   1.11   0.76   0.97   0.81   0.83   0.77   0.83   2.60   1.84   1.02   0.91   0.90   0.85 
[14:28:52.916] <TB1>     INFO: bits mean:   9.07   9.83  10.18   9.56   9.02  10.14   9.54   9.53   9.86   8.85   9.15   9.33  11.59   9.59   8.78  10.35 
[14:28:52.916] <TB1>     INFO: bits RMS:    2.66   2.47   2.44   2.58   2.71   2.46   2.72   2.65   2.50   2.80   2.62   2.75   1.55   2.54   3.01   2.39 
[14:28:52.926] <TB1>     INFO:    ----------------------------------------------------------------------
[14:28:52.927] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:28:52.927] <TB1>     INFO:    ----------------------------------------------------------------------
[14:28:52.929] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:28:52.929] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:28:52.940] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:28:52.940] <TB1>     INFO:     run 1 of 1
[14:28:52.940] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:53.284] <TB1>     INFO: Expecting 4160000 events.
[14:29:39.812] <TB1>     INFO: 1138310 events read in total (45813ms).
[14:30:25.608] <TB1>     INFO: 2263700 events read in total (91609ms).
[14:31:11.080] <TB1>     INFO: 3377770 events read in total (137081ms).
[14:31:42.494] <TB1>     INFO: 4160000 events read in total (168495ms).
[14:31:42.551] <TB1>     INFO: Test took 169611ms.
[14:31:42.682] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:42.922] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:44.762] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:46.588] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:48.442] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:50.294] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:52.130] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:53.003] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:55.886] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:57.819] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:59.720] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:01.663] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:03.495] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:05.343] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:07.184] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:09.086] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:10.963] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:12.873] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290344960
[14:32:12.874] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:32:12.948] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:32:12.948] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 193 (-1/-1) hits flags = 528 (plus default)
[14:32:12.957] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:32:12.957] <TB1>     INFO:     run 1 of 1
[14:32:12.958] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:13.302] <TB1>     INFO: Expecting 4035200 events.
[14:32:59.321] <TB1>     INFO: 1111405 events read in total (45305ms).
[14:33:44.494] <TB1>     INFO: 2211625 events read in total (90478ms).
[14:34:27.756] <TB1>     INFO: 3298645 events read in total (133741ms).
[14:34:58.720] <TB1>     INFO: 4035200 events read in total (164704ms).
[14:34:58.821] <TB1>     INFO: Test took 165864ms.
[14:34:58.960] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:59.196] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:01.051] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:02.913] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:04.757] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:06.578] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:08.430] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:10.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:12.091] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:13.917] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:15.773] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:17.623] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:19.468] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:21.313] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:23.174] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:25.050] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:26.921] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:28.790] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306274304
[14:35:28.791] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:35:28.866] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:35:28.866] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 178 (-1/-1) hits flags = 528 (plus default)
[14:35:28.877] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:35:28.877] <TB1>     INFO:     run 1 of 1
[14:35:28.877] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:29.221] <TB1>     INFO: Expecting 3723200 events.
[14:36:16.246] <TB1>     INFO: 1156215 events read in total (46309ms).
[14:37:00.829] <TB1>     INFO: 2294840 events read in total (90892ms).
[14:37:46.749] <TB1>     INFO: 3421230 events read in total (136812ms).
[14:37:59.296] <TB1>     INFO: 3723200 events read in total (149359ms).
[14:37:59.351] <TB1>     INFO: Test took 150474ms.
[14:37:59.467] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:59.665] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:01.441] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:03.213] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:04.976] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:06.720] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:08.496] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:10.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:12.027] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:13.774] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:15.546] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:17.332] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:19.124] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:20.896] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:22.685] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:24.479] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:26.246] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:28.060] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 286674944
[14:38:28.061] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:38:28.136] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:38:28.136] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 173 (-1/-1) hits flags = 528 (plus default)
[14:38:28.146] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:38:28.146] <TB1>     INFO:     run 1 of 1
[14:38:28.146] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:28.489] <TB1>     INFO: Expecting 3619200 events.
[14:39:15.355] <TB1>     INFO: 1171650 events read in total (46151ms).
[14:40:01.846] <TB1>     INFO: 2325360 events read in total (92642ms).
[14:40:48.296] <TB1>     INFO: 3467380 events read in total (139092ms).
[14:40:54.708] <TB1>     INFO: 3619200 events read in total (145504ms).
[14:40:54.760] <TB1>     INFO: Test took 146614ms.
[14:40:54.872] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:55.062] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:56.807] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:58.554] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:00.291] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:02.007] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:03.757] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:05.473] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:07.228] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:08.954] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:10.699] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:12.437] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:14.183] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:15.929] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:17.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:19.424] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:21.139] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:22.916] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279941120
[14:41:22.917] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:41:22.991] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:41:22.991] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 176 (-1/-1) hits flags = 528 (plus default)
[14:41:22.001] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:41:22.001] <TB1>     INFO:     run 1 of 1
[14:41:22.001] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:23.346] <TB1>     INFO: Expecting 3681600 events.
[14:42:10.435] <TB1>     INFO: 1160780 events read in total (46374ms).
[14:42:56.525] <TB1>     INFO: 2304820 events read in total (92464ms).
[14:43:42.342] <TB1>     INFO: 3436100 events read in total (138281ms).
[14:43:52.537] <TB1>     INFO: 3681600 events read in total (148476ms).
[14:43:52.588] <TB1>     INFO: Test took 149587ms.
[14:43:52.698] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:52.877] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:54.642] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:56.412] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:58.165] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:59.907] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:44:01.671] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:44:03.409] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:44:05.180] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:44:06.925] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:44:08.686] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:44:10.438] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:44:12.194] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:44:13.955] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:44:15.718] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:44:17.478] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:44:19.225] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:44:21.017] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309788672
[14:44:21.018] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.93656, thr difference RMS: 1.56749
[14:44:21.018] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.86005, thr difference RMS: 1.46356
[14:44:21.018] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.36379, thr difference RMS: 1.6192
[14:44:21.019] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.87818, thr difference RMS: 1.6878
[14:44:21.019] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.9837, thr difference RMS: 1.5474
[14:44:21.019] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.23118, thr difference RMS: 1.53683
[14:44:21.019] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.2097, thr difference RMS: 1.42751
[14:44:21.020] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.99374, thr difference RMS: 1.68689
[14:44:21.020] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.21802, thr difference RMS: 1.59406
[14:44:21.020] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.96351, thr difference RMS: 1.7529
[14:44:21.020] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.97346, thr difference RMS: 1.48694
[14:44:21.021] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.04931, thr difference RMS: 1.83264
[14:44:21.021] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.39595, thr difference RMS: 1.60007
[14:44:21.021] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.0333, thr difference RMS: 1.78778
[14:44:21.021] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.8375, thr difference RMS: 1.40829
[14:44:21.021] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.72597, thr difference RMS: 1.24869
[14:44:21.022] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.89193, thr difference RMS: 1.56476
[14:44:21.022] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.87987, thr difference RMS: 1.46643
[14:44:21.022] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.56701, thr difference RMS: 1.58303
[14:44:21.022] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.77098, thr difference RMS: 1.6501
[14:44:21.023] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.91833, thr difference RMS: 1.53511
[14:44:21.023] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.25199, thr difference RMS: 1.55272
[14:44:21.023] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.2912, thr difference RMS: 1.43178
[14:44:21.023] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.88932, thr difference RMS: 1.63197
[14:44:21.024] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.1026, thr difference RMS: 1.57769
[14:44:21.024] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.94454, thr difference RMS: 1.69291
[14:44:21.024] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.96655, thr difference RMS: 1.45702
[14:44:21.024] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.11103, thr difference RMS: 1.80341
[14:44:21.024] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.4117, thr difference RMS: 1.58438
[14:44:21.025] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.0226, thr difference RMS: 1.7854
[14:44:21.025] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.8106, thr difference RMS: 1.36703
[14:44:21.025] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.77268, thr difference RMS: 1.23446
[14:44:21.025] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.9475, thr difference RMS: 1.5097
[14:44:21.026] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.09432, thr difference RMS: 1.43016
[14:44:21.026] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.82172, thr difference RMS: 1.55818
[14:44:21.026] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.81954, thr difference RMS: 1.67257
[14:44:21.026] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.02191, thr difference RMS: 1.49329
[14:44:21.026] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.38009, thr difference RMS: 1.52019
[14:44:21.027] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.4431, thr difference RMS: 1.39124
[14:44:21.027] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.97706, thr difference RMS: 1.65692
[14:44:21.027] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.23449, thr difference RMS: 1.57888
[14:44:21.027] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.09153, thr difference RMS: 1.69017
[14:44:21.028] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.04577, thr difference RMS: 1.44863
[14:44:21.028] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.22193, thr difference RMS: 1.75719
[14:44:21.028] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.52124, thr difference RMS: 1.55203
[14:44:21.028] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.0656, thr difference RMS: 1.83012
[14:44:21.028] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.9993, thr difference RMS: 1.36185
[14:44:21.029] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.89335, thr difference RMS: 1.23274
[14:44:21.029] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.98639, thr difference RMS: 1.52888
[14:44:21.029] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.20245, thr difference RMS: 1.45293
[14:44:21.029] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.0538, thr difference RMS: 1.56689
[14:44:21.030] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.84587, thr difference RMS: 1.65121
[14:44:21.030] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.07082, thr difference RMS: 1.52024
[14:44:21.030] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.54026, thr difference RMS: 1.53331
[14:44:21.030] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.7065, thr difference RMS: 1.37058
[14:44:21.030] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.09951, thr difference RMS: 1.64932
[14:44:21.030] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.32135, thr difference RMS: 1.55434
[14:44:21.031] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.12604, thr difference RMS: 1.69028
[14:44:21.031] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.15978, thr difference RMS: 1.45648
[14:44:21.031] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.26103, thr difference RMS: 1.78382
[14:44:21.031] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.63094, thr difference RMS: 1.55617
[14:44:21.031] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.1225, thr difference RMS: 1.78172
[14:44:21.032] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 11.0311, thr difference RMS: 1.37016
[14:44:21.032] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.97064, thr difference RMS: 1.21304
[14:44:21.134] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:44:21.137] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2430 seconds
[14:44:21.137] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:44:21.840] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:44:21.841] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:44:21.843] <TB1>     INFO: ######################################################################
[14:44:21.843] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:44:21.843] <TB1>     INFO: ######################################################################
[14:44:21.844] <TB1>     INFO:    ----------------------------------------------------------------------
[14:44:21.844] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:44:21.844] <TB1>     INFO:    ----------------------------------------------------------------------
[14:44:21.844] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:44:21.853] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:44:21.853] <TB1>     INFO:     run 1 of 1
[14:44:21.853] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:44:22.199] <TB1>     INFO: Expecting 59072000 events.
[14:44:51.312] <TB1>     INFO: 1073400 events read in total (28398ms).
[14:45:19.626] <TB1>     INFO: 2141600 events read in total (56712ms).
[14:45:47.992] <TB1>     INFO: 3209400 events read in total (85078ms).
[14:46:16.215] <TB1>     INFO: 4280200 events read in total (113301ms).
[14:46:45.549] <TB1>     INFO: 5348600 events read in total (142635ms).
[14:47:14.075] <TB1>     INFO: 6417000 events read in total (171161ms).
[14:47:42.593] <TB1>     INFO: 7488200 events read in total (199679ms).
[14:48:10.983] <TB1>     INFO: 8558000 events read in total (228069ms).
[14:48:39.308] <TB1>     INFO: 9625800 events read in total (256394ms).
[14:49:07.762] <TB1>     INFO: 10695600 events read in total (284848ms).
[14:49:36.326] <TB1>     INFO: 11766600 events read in total (313412ms).
[14:50:04.811] <TB1>     INFO: 12835200 events read in total (341897ms).
[14:50:33.182] <TB1>     INFO: 13904400 events read in total (370268ms).
[14:51:01.523] <TB1>     INFO: 14975000 events read in total (398609ms).
[14:51:29.761] <TB1>     INFO: 16043200 events read in total (426847ms).
[14:51:58.033] <TB1>     INFO: 17112200 events read in total (455119ms).
[14:52:26.289] <TB1>     INFO: 18183800 events read in total (483375ms).
[14:52:54.590] <TB1>     INFO: 19252000 events read in total (511676ms).
[14:53:22.863] <TB1>     INFO: 20319400 events read in total (539949ms).
[14:53:51.280] <TB1>     INFO: 21390800 events read in total (568366ms).
[14:54:19.698] <TB1>     INFO: 22460200 events read in total (596784ms).
[14:54:48.276] <TB1>     INFO: 23528600 events read in total (625362ms).
[14:55:16.387] <TB1>     INFO: 24599400 events read in total (653473ms).
[14:55:44.506] <TB1>     INFO: 25668400 events read in total (681592ms).
[14:56:12.925] <TB1>     INFO: 26736800 events read in total (710011ms).
[14:56:41.379] <TB1>     INFO: 27807200 events read in total (738465ms).
[14:57:09.926] <TB1>     INFO: 28877600 events read in total (767012ms).
[14:57:38.464] <TB1>     INFO: 29945800 events read in total (795550ms).
[14:58:06.003] <TB1>     INFO: 31015200 events read in total (824089ms).
[14:58:35.318] <TB1>     INFO: 32086000 events read in total (852404ms).
[14:59:03.595] <TB1>     INFO: 33154400 events read in total (880681ms).
[14:59:31.895] <TB1>     INFO: 34223800 events read in total (908981ms).
[15:00:00.105] <TB1>     INFO: 35295000 events read in total (937191ms).
[15:00:28.291] <TB1>     INFO: 36363200 events read in total (965377ms).
[15:00:56.499] <TB1>     INFO: 37431400 events read in total (993585ms).
[15:01:24.854] <TB1>     INFO: 38504200 events read in total (1021940ms).
[15:01:53.072] <TB1>     INFO: 39573000 events read in total (1050158ms).
[15:02:21.430] <TB1>     INFO: 40642000 events read in total (1078516ms).
[15:02:49.895] <TB1>     INFO: 41713200 events read in total (1106981ms).
[15:03:18.428] <TB1>     INFO: 42781600 events read in total (1135514ms).
[15:03:46.849] <TB1>     INFO: 43850600 events read in total (1163935ms).
[15:04:15.302] <TB1>     INFO: 44922800 events read in total (1192388ms).
[15:04:43.602] <TB1>     INFO: 45991400 events read in total (1220688ms).
[15:05:11.983] <TB1>     INFO: 47059800 events read in total (1249069ms).
[15:05:40.192] <TB1>     INFO: 48131600 events read in total (1277278ms).
[15:06:07.402] <TB1>     INFO: 49199800 events read in total (1304488ms).
[15:06:35.951] <TB1>     INFO: 50267600 events read in total (1333037ms).
[15:07:04.452] <TB1>     INFO: 51339200 events read in total (1361538ms).
[15:07:32.831] <TB1>     INFO: 52408000 events read in total (1389917ms).
[15:08:01.283] <TB1>     INFO: 53476000 events read in total (1418369ms).
[15:08:29.741] <TB1>     INFO: 54546800 events read in total (1446827ms).
[15:08:58.132] <TB1>     INFO: 55616400 events read in total (1475218ms).
[15:09:26.412] <TB1>     INFO: 56684400 events read in total (1503498ms).
[15:09:54.637] <TB1>     INFO: 57753800 events read in total (1531723ms).
[15:10:22.847] <TB1>     INFO: 58825200 events read in total (1559933ms).
[15:10:29.688] <TB1>     INFO: 59072000 events read in total (1566774ms).
[15:10:29.708] <TB1>     INFO: Test took 1567856ms.
[15:10:29.775] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:29.888] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:10:29.888] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:31.036] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:10:31.036] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:32.205] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:10:32.205] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:33.374] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:10:33.374] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:34.545] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:10:34.545] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:35.683] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:10:35.683] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:36.840] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:10:36.840] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:37.993] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:10:37.993] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:39.167] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:10:39.167] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:40.335] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:10:40.336] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:41.493] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:10:41.493] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:42.653] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:10:42.653] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:43.796] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:10:43.796] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:44.953] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:10:44.953] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:46.130] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:10:46.130] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:47.305] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:10:47.305] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:48.485] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 429166592
[15:10:48.513] <TB1>     INFO: PixTestScurves::scurves() done 
[15:10:48.513] <TB1>     INFO: Vcal mean:  35.10  35.09  35.08  35.01  35.06  35.06  35.05  35.03  35.04  35.07  34.89  35.04  35.04  35.12  35.13  35.11 
[15:10:48.513] <TB1>     INFO: Vcal RMS:    0.66   0.65   0.71   1.02   0.62   0.88   0.68   0.72   0.64   0.68   2.51   1.79   0.93   0.78   0.75   0.71 
[15:10:48.513] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:10:48.586] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:10:48.586] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:10:48.586] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:10:48.586] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:10:48.586] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:10:48.586] <TB1>     INFO: ######################################################################
[15:10:48.586] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:10:48.586] <TB1>     INFO: ######################################################################
[15:10:48.589] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:10:48.933] <TB1>     INFO: Expecting 41600 events.
[15:10:52.997] <TB1>     INFO: 41600 events read in total (3336ms).
[15:10:52.998] <TB1>     INFO: Test took 4409ms.
[15:10:53.006] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:53.006] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66529
[15:10:53.006] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:10:53.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 0, 4] has eff 0/10
[15:10:53.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 0, 4]
[15:10:53.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 21, 68] has eff 0/10
[15:10:53.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 21, 68]
[15:10:53.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 40, 27] has eff 0/10
[15:10:53.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 40, 27]
[15:10:53.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 51, 18] has eff 0/10
[15:10:53.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 51, 18]
[15:10:53.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 51, 19] has eff 0/10
[15:10:53.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 51, 19]
[15:10:53.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 51, 21] has eff 0/10
[15:10:53.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 51, 21]
[15:10:53.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 51, 22] has eff 0/10
[15:10:53.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 51, 22]
[15:10:53.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 51, 23] has eff 0/10
[15:10:53.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 51, 23]
[15:10:53.011] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 51, 24] has eff 0/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 51, 24]
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 51, 25] has eff 0/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 51, 25]
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 50, 26] has eff 0/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 50, 26]
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 50, 27] has eff 0/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 50, 27]
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 50, 28] has eff 0/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 50, 28]
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 50, 29] has eff 0/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 50, 29]
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 49, 33] has eff 0/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 49, 33]
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 49, 34] has eff 0/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 49, 34]
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 48, 35] has eff 0/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 48, 35]
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 49, 35] has eff 0/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 49, 35]
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 48, 37] has eff 0/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 48, 37]
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 48, 38] has eff 0/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 48, 38]
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 48, 39] has eff 0/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 48, 39]
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 47, 41] has eff 0/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 47, 41]
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 47, 42] has eff 0/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 47, 42]
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 1, 9] has eff 6/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 1, 9]
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 0, 10] has eff 0/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 0, 10]
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 1, 10] has eff 0/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 1, 10]
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 0, 11] has eff 0/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 0, 11]
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 0, 13] has eff 0/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 0, 13]
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 0, 14] has eff 0/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 0, 14]
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 0, 15] has eff 0/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 0, 15]
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 0, 16] has eff 0/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 0, 16]
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 0, 17] has eff 0/10
[15:10:53.012] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 0, 17]
[15:10:53.015] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 32
[15:10:53.015] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:10:53.015] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:10:53.015] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:10:53.352] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:10:53.697] <TB1>     INFO: Expecting 41600 events.
[15:10:57.851] <TB1>     INFO: 41600 events read in total (3439ms).
[15:10:57.852] <TB1>     INFO: Test took 4500ms.
[15:10:57.860] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:57.860] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66538
[15:10:57.860] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:10:57.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.071
[15:10:57.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 168
[15:10:57.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.131
[15:10:57.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[15:10:57.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.921
[15:10:57.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 191
[15:10:57.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.851
[15:10:57.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 169
[15:10:57.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.359
[15:10:57.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 182
[15:10:57.865] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.288
[15:10:57.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,11] phvalue 172
[15:10:57.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.917
[15:10:57.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,17] phvalue 168
[15:10:57.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.438
[15:10:57.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,6] phvalue 180
[15:10:57.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.75
[15:10:57.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[15:10:57.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.618
[15:10:57.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 180
[15:10:57.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.752
[15:10:57.866] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 175
[15:10:57.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.188
[15:10:57.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[15:10:57.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.292
[15:10:57.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 173
[15:10:57.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.788
[15:10:57.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 174
[15:10:57.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.995
[15:10:57.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[15:10:57.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.424
[15:10:57.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[15:10:57.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:10:57.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:10:57.867] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:10:57.954] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:10:58.297] <TB1>     INFO: Expecting 41600 events.
[15:11:02.420] <TB1>     INFO: 41600 events read in total (3408ms).
[15:11:02.421] <TB1>     INFO: Test took 4467ms.
[15:11:02.428] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:02.428] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66527
[15:11:02.428] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:11:02.432] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:11:02.433] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 47minph_roc = 13
[15:11:02.433] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.3285
[15:11:02.433] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 60
[15:11:02.433] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.7869
[15:11:02.433] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 76
[15:11:02.433] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.0494
[15:11:02.433] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 88
[15:11:02.434] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.0173
[15:11:02.434] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 64
[15:11:02.434] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.3662
[15:11:02.434] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 79
[15:11:02.434] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.3099
[15:11:02.434] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,11] phvalue 60
[15:11:02.434] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.2781
[15:11:02.434] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 64
[15:11:02.434] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.1668
[15:11:02.434] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 67
[15:11:02.434] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.7534
[15:11:02.434] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 66
[15:11:02.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.565
[15:11:02.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 76
[15:11:02.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.0156
[15:11:02.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 77
[15:11:02.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.0018
[15:11:02.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 80
[15:11:02.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8176
[15:11:02.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 72
[15:11:02.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 51.9723
[15:11:02.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 52
[15:11:02.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.0282
[15:11:02.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 78
[15:11:02.436] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.4778
[15:11:02.436] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 85
[15:11:02.437] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 0 0
[15:11:02.846] <TB1>     INFO: Expecting 2560 events.
[15:11:03.805] <TB1>     INFO: 2560 events read in total (244ms).
[15:11:03.805] <TB1>     INFO: Test took 1368ms.
[15:11:03.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:03.806] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[15:11:04.313] <TB1>     INFO: Expecting 2560 events.
[15:11:05.272] <TB1>     INFO: 2560 events read in total (244ms).
[15:11:05.273] <TB1>     INFO: Test took 1467ms.
[15:11:05.273] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:05.273] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 2 2
[15:11:05.781] <TB1>     INFO: Expecting 2560 events.
[15:11:06.740] <TB1>     INFO: 2560 events read in total (245ms).
[15:11:06.740] <TB1>     INFO: Test took 1467ms.
[15:11:06.741] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:06.741] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[15:11:07.248] <TB1>     INFO: Expecting 2560 events.
[15:11:08.206] <TB1>     INFO: 2560 events read in total (243ms).
[15:11:08.207] <TB1>     INFO: Test took 1466ms.
[15:11:08.207] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:08.207] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 4 4
[15:11:08.714] <TB1>     INFO: Expecting 2560 events.
[15:11:09.672] <TB1>     INFO: 2560 events read in total (243ms).
[15:11:09.673] <TB1>     INFO: Test took 1466ms.
[15:11:09.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:09.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 11, 5 5
[15:11:10.180] <TB1>     INFO: Expecting 2560 events.
[15:11:11.138] <TB1>     INFO: 2560 events read in total (243ms).
[15:11:11.138] <TB1>     INFO: Test took 1465ms.
[15:11:11.138] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:11.138] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 6 6
[15:11:11.646] <TB1>     INFO: Expecting 2560 events.
[15:11:12.604] <TB1>     INFO: 2560 events read in total (243ms).
[15:11:12.604] <TB1>     INFO: Test took 1466ms.
[15:11:12.604] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:12.604] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 7 7
[15:11:13.112] <TB1>     INFO: Expecting 2560 events.
[15:11:14.070] <TB1>     INFO: 2560 events read in total (243ms).
[15:11:14.070] <TB1>     INFO: Test took 1466ms.
[15:11:14.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:14.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 8 8
[15:11:14.577] <TB1>     INFO: Expecting 2560 events.
[15:11:15.535] <TB1>     INFO: 2560 events read in total (242ms).
[15:11:15.535] <TB1>     INFO: Test took 1465ms.
[15:11:15.535] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:15.536] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 9 9
[15:11:16.043] <TB1>     INFO: Expecting 2560 events.
[15:11:16.002] <TB1>     INFO: 2560 events read in total (244ms).
[15:11:16.002] <TB1>     INFO: Test took 1466ms.
[15:11:16.002] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:16.002] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 10 10
[15:11:17.509] <TB1>     INFO: Expecting 2560 events.
[15:11:18.467] <TB1>     INFO: 2560 events read in total (243ms).
[15:11:18.468] <TB1>     INFO: Test took 1466ms.
[15:11:18.468] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:18.468] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 11 11
[15:11:18.976] <TB1>     INFO: Expecting 2560 events.
[15:11:19.933] <TB1>     INFO: 2560 events read in total (242ms).
[15:11:19.933] <TB1>     INFO: Test took 1465ms.
[15:11:19.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:19.933] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 12 12
[15:11:20.441] <TB1>     INFO: Expecting 2560 events.
[15:11:21.397] <TB1>     INFO: 2560 events read in total (242ms).
[15:11:21.397] <TB1>     INFO: Test took 1463ms.
[15:11:21.398] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:21.398] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 13 13
[15:11:21.905] <TB1>     INFO: Expecting 2560 events.
[15:11:22.863] <TB1>     INFO: 2560 events read in total (243ms).
[15:11:22.863] <TB1>     INFO: Test took 1465ms.
[15:11:22.863] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:22.863] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 14 14
[15:11:23.371] <TB1>     INFO: Expecting 2560 events.
[15:11:24.329] <TB1>     INFO: 2560 events read in total (243ms).
[15:11:24.329] <TB1>     INFO: Test took 1465ms.
[15:11:24.329] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:24.330] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 15 15
[15:11:24.837] <TB1>     INFO: Expecting 2560 events.
[15:11:25.795] <TB1>     INFO: 2560 events read in total (243ms).
[15:11:25.796] <TB1>     INFO: Test took 1466ms.
[15:11:25.796] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:25.796] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[15:11:25.796] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:11:25.796] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:11:25.796] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[15:11:25.796] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[15:11:25.796] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:11:25.796] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[15:11:25.796] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:11:25.796] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC8
[15:11:25.796] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:11:25.796] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:11:25.797] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[15:11:25.797] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:11:25.797] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:11:25.797] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:11:25.797] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[15:11:25.799] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:26.306] <TB1>     INFO: Expecting 655360 events.
[15:11:38.149] <TB1>     INFO: 655360 events read in total (11128ms).
[15:11:38.160] <TB1>     INFO: Expecting 655360 events.
[15:11:49.738] <TB1>     INFO: 655360 events read in total (11023ms).
[15:11:49.753] <TB1>     INFO: Expecting 655360 events.
[15:12:01.318] <TB1>     INFO: 655360 events read in total (10997ms).
[15:12:01.337] <TB1>     INFO: Expecting 655360 events.
[15:12:12.966] <TB1>     INFO: 655360 events read in total (11073ms).
[15:12:12.989] <TB1>     INFO: Expecting 655360 events.
[15:12:24.523] <TB1>     INFO: 655360 events read in total (10977ms).
[15:12:24.551] <TB1>     INFO: Expecting 655360 events.
[15:12:36.202] <TB1>     INFO: 655360 events read in total (11100ms).
[15:12:36.235] <TB1>     INFO: Expecting 655360 events.
[15:12:47.822] <TB1>     INFO: 655360 events read in total (11043ms).
[15:12:47.859] <TB1>     INFO: Expecting 655360 events.
[15:12:59.450] <TB1>     INFO: 655360 events read in total (11050ms).
[15:12:59.490] <TB1>     INFO: Expecting 655360 events.
[15:13:11.083] <TB1>     INFO: 655360 events read in total (11051ms).
[15:13:11.128] <TB1>     INFO: Expecting 655360 events.
[15:13:22.907] <TB1>     INFO: 655360 events read in total (11242ms).
[15:13:22.957] <TB1>     INFO: Expecting 655360 events.
[15:13:34.560] <TB1>     INFO: 655360 events read in total (11076ms).
[15:13:34.612] <TB1>     INFO: Expecting 655360 events.
[15:13:46.283] <TB1>     INFO: 655360 events read in total (11144ms).
[15:13:46.347] <TB1>     INFO: Expecting 655360 events.
[15:13:58.124] <TB1>     INFO: 655360 events read in total (11251ms).
[15:13:58.188] <TB1>     INFO: Expecting 655360 events.
[15:14:09.856] <TB1>     INFO: 655360 events read in total (11141ms).
[15:14:09.923] <TB1>     INFO: Expecting 655360 events.
[15:14:21.651] <TB1>     INFO: 655360 events read in total (11202ms).
[15:14:21.721] <TB1>     INFO: Expecting 655360 events.
[15:14:33.377] <TB1>     INFO: 655360 events read in total (11129ms).
[15:14:33.457] <TB1>     INFO: Test took 187658ms.
[15:14:33.551] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:33.857] <TB1>     INFO: Expecting 655360 events.
[15:14:45.576] <TB1>     INFO: 655360 events read in total (11004ms).
[15:14:45.586] <TB1>     INFO: Expecting 655360 events.
[15:14:57.329] <TB1>     INFO: 655360 events read in total (11177ms).
[15:14:57.345] <TB1>     INFO: Expecting 655360 events.
[15:15:08.958] <TB1>     INFO: 655360 events read in total (11047ms).
[15:15:08.977] <TB1>     INFO: Expecting 655360 events.
[15:15:20.584] <TB1>     INFO: 655360 events read in total (11045ms).
[15:15:20.608] <TB1>     INFO: Expecting 655360 events.
[15:15:32.344] <TB1>     INFO: 655360 events read in total (11183ms).
[15:15:32.372] <TB1>     INFO: Expecting 655360 events.
[15:15:43.978] <TB1>     INFO: 655360 events read in total (11053ms).
[15:15:44.010] <TB1>     INFO: Expecting 655360 events.
[15:15:55.746] <TB1>     INFO: 655360 events read in total (11192ms).
[15:15:55.782] <TB1>     INFO: Expecting 655360 events.
[15:16:07.394] <TB1>     INFO: 655360 events read in total (11067ms).
[15:16:07.435] <TB1>     INFO: Expecting 655360 events.
[15:16:18.717] <TB1>     INFO: 655360 events read in total (10746ms).
[15:16:18.762] <TB1>     INFO: Expecting 655360 events.
[15:16:30.056] <TB1>     INFO: 655360 events read in total (10753ms).
[15:16:30.106] <TB1>     INFO: Expecting 655360 events.
[15:16:41.395] <TB1>     INFO: 655360 events read in total (10758ms).
[15:16:41.448] <TB1>     INFO: Expecting 655360 events.
[15:16:52.961] <TB1>     INFO: 655360 events read in total (10981ms).
[15:16:53.021] <TB1>     INFO: Expecting 655360 events.
[15:17:04.795] <TB1>     INFO: 655360 events read in total (11247ms).
[15:17:04.856] <TB1>     INFO: Expecting 655360 events.
[15:17:16.499] <TB1>     INFO: 655360 events read in total (11116ms).
[15:17:16.565] <TB1>     INFO: Expecting 655360 events.
[15:17:28.203] <TB1>     INFO: 655360 events read in total (11112ms).
[15:17:28.273] <TB1>     INFO: Expecting 655360 events.
[15:17:39.881] <TB1>     INFO: 655360 events read in total (11082ms).
[15:17:39.962] <TB1>     INFO: Test took 186411ms.
[15:17:40.139] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:40.139] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:17:40.139] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:40.140] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:17:40.140] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:40.140] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:17:40.140] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:40.140] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:17:40.140] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:40.141] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:17:40.141] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:40.141] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:17:40.141] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:40.142] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:17:40.142] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:40.142] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:17:40.142] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:40.143] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:17:40.143] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:40.143] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:17:40.143] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:40.143] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:17:40.143] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:40.144] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:17:40.144] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:40.144] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:17:40.144] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:40.145] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:17:40.145] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:40.145] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:17:40.145] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:40.146] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:17:40.146] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:40.153] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:40.161] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:17:40.169] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:17:40.176] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:17:40.184] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:17:40.191] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:17:40.199] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:40.206] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:40.213] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:40.221] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:40.228] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:40.236] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:40.243] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:40.250] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:17:40.258] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:40.265] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:40.272] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:40.279] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:40.287] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:40.294] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:40.302] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:17:40.309] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:17:40.316] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:40.324] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:17:40.359] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C0.dat
[15:17:40.359] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C1.dat
[15:17:40.360] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C2.dat
[15:17:40.360] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C3.dat
[15:17:40.360] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C4.dat
[15:17:40.360] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C5.dat
[15:17:40.360] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C6.dat
[15:17:40.360] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C7.dat
[15:17:40.360] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C8.dat
[15:17:40.360] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C9.dat
[15:17:40.361] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C10.dat
[15:17:40.361] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C11.dat
[15:17:40.361] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C12.dat
[15:17:40.361] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C13.dat
[15:17:40.361] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C14.dat
[15:17:40.361] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//dacParameters35_C15.dat
[15:17:40.707] <TB1>     INFO: Expecting 41600 events.
[15:17:44.543] <TB1>     INFO: 41600 events read in total (3121ms).
[15:17:44.544] <TB1>     INFO: Test took 4180ms.
[15:17:45.198] <TB1>     INFO: Expecting 41600 events.
[15:17:49.030] <TB1>     INFO: 41600 events read in total (3117ms).
[15:17:49.031] <TB1>     INFO: Test took 4179ms.
[15:17:49.684] <TB1>     INFO: Expecting 41600 events.
[15:17:53.537] <TB1>     INFO: 41600 events read in total (3137ms).
[15:17:53.538] <TB1>     INFO: Test took 4200ms.
[15:17:53.846] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:53.977] <TB1>     INFO: Expecting 2560 events.
[15:17:54.936] <TB1>     INFO: 2560 events read in total (244ms).
[15:17:54.937] <TB1>     INFO: Test took 1091ms.
[15:17:54.939] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:55.445] <TB1>     INFO: Expecting 2560 events.
[15:17:56.406] <TB1>     INFO: 2560 events read in total (246ms).
[15:17:56.406] <TB1>     INFO: Test took 1467ms.
[15:17:56.408] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:56.914] <TB1>     INFO: Expecting 2560 events.
[15:17:57.874] <TB1>     INFO: 2560 events read in total (245ms).
[15:17:57.874] <TB1>     INFO: Test took 1466ms.
[15:17:57.876] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:58.384] <TB1>     INFO: Expecting 2560 events.
[15:17:59.342] <TB1>     INFO: 2560 events read in total (244ms).
[15:17:59.343] <TB1>     INFO: Test took 1467ms.
[15:17:59.344] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:59.852] <TB1>     INFO: Expecting 2560 events.
[15:18:00.811] <TB1>     INFO: 2560 events read in total (244ms).
[15:18:00.812] <TB1>     INFO: Test took 1468ms.
[15:18:00.814] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:01.320] <TB1>     INFO: Expecting 2560 events.
[15:18:02.280] <TB1>     INFO: 2560 events read in total (245ms).
[15:18:02.281] <TB1>     INFO: Test took 1467ms.
[15:18:02.283] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:02.789] <TB1>     INFO: Expecting 2560 events.
[15:18:03.747] <TB1>     INFO: 2560 events read in total (243ms).
[15:18:03.747] <TB1>     INFO: Test took 1464ms.
[15:18:03.750] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:04.257] <TB1>     INFO: Expecting 2560 events.
[15:18:05.215] <TB1>     INFO: 2560 events read in total (244ms).
[15:18:05.215] <TB1>     INFO: Test took 1465ms.
[15:18:05.218] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:05.724] <TB1>     INFO: Expecting 2560 events.
[15:18:06.683] <TB1>     INFO: 2560 events read in total (244ms).
[15:18:06.684] <TB1>     INFO: Test took 1466ms.
[15:18:06.686] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:07.192] <TB1>     INFO: Expecting 2560 events.
[15:18:08.151] <TB1>     INFO: 2560 events read in total (244ms).
[15:18:08.151] <TB1>     INFO: Test took 1465ms.
[15:18:08.153] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:08.660] <TB1>     INFO: Expecting 2560 events.
[15:18:09.617] <TB1>     INFO: 2560 events read in total (242ms).
[15:18:09.617] <TB1>     INFO: Test took 1464ms.
[15:18:09.619] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:10.126] <TB1>     INFO: Expecting 2560 events.
[15:18:11.084] <TB1>     INFO: 2560 events read in total (243ms).
[15:18:11.084] <TB1>     INFO: Test took 1465ms.
[15:18:11.087] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:11.592] <TB1>     INFO: Expecting 2560 events.
[15:18:12.551] <TB1>     INFO: 2560 events read in total (244ms).
[15:18:12.551] <TB1>     INFO: Test took 1464ms.
[15:18:12.554] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:13.059] <TB1>     INFO: Expecting 2560 events.
[15:18:14.015] <TB1>     INFO: 2560 events read in total (241ms).
[15:18:14.016] <TB1>     INFO: Test took 1462ms.
[15:18:14.017] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:14.525] <TB1>     INFO: Expecting 2560 events.
[15:18:15.481] <TB1>     INFO: 2560 events read in total (241ms).
[15:18:15.482] <TB1>     INFO: Test took 1465ms.
[15:18:15.484] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:15.990] <TB1>     INFO: Expecting 2560 events.
[15:18:16.946] <TB1>     INFO: 2560 events read in total (241ms).
[15:18:16.947] <TB1>     INFO: Test took 1463ms.
[15:18:16.948] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:17.455] <TB1>     INFO: Expecting 2560 events.
[15:18:18.412] <TB1>     INFO: 2560 events read in total (242ms).
[15:18:18.413] <TB1>     INFO: Test took 1465ms.
[15:18:18.415] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:18.921] <TB1>     INFO: Expecting 2560 events.
[15:18:19.881] <TB1>     INFO: 2560 events read in total (245ms).
[15:18:19.882] <TB1>     INFO: Test took 1468ms.
[15:18:19.885] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:20.390] <TB1>     INFO: Expecting 2560 events.
[15:18:21.348] <TB1>     INFO: 2560 events read in total (243ms).
[15:18:21.349] <TB1>     INFO: Test took 1464ms.
[15:18:21.352] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:21.858] <TB1>     INFO: Expecting 2560 events.
[15:18:22.817] <TB1>     INFO: 2560 events read in total (244ms).
[15:18:22.817] <TB1>     INFO: Test took 1465ms.
[15:18:22.819] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:23.327] <TB1>     INFO: Expecting 2560 events.
[15:18:24.284] <TB1>     INFO: 2560 events read in total (242ms).
[15:18:24.285] <TB1>     INFO: Test took 1466ms.
[15:18:24.287] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:24.793] <TB1>     INFO: Expecting 2560 events.
[15:18:25.752] <TB1>     INFO: 2560 events read in total (244ms).
[15:18:25.752] <TB1>     INFO: Test took 1465ms.
[15:18:25.755] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:26.261] <TB1>     INFO: Expecting 2560 events.
[15:18:27.218] <TB1>     INFO: 2560 events read in total (243ms).
[15:18:27.219] <TB1>     INFO: Test took 1464ms.
[15:18:27.221] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:27.727] <TB1>     INFO: Expecting 2560 events.
[15:18:28.686] <TB1>     INFO: 2560 events read in total (244ms).
[15:18:28.686] <TB1>     INFO: Test took 1465ms.
[15:18:28.688] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:29.195] <TB1>     INFO: Expecting 2560 events.
[15:18:30.152] <TB1>     INFO: 2560 events read in total (242ms).
[15:18:30.152] <TB1>     INFO: Test took 1464ms.
[15:18:30.155] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:30.661] <TB1>     INFO: Expecting 2560 events.
[15:18:31.618] <TB1>     INFO: 2560 events read in total (243ms).
[15:18:31.618] <TB1>     INFO: Test took 1463ms.
[15:18:31.620] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:32.126] <TB1>     INFO: Expecting 2560 events.
[15:18:33.086] <TB1>     INFO: 2560 events read in total (245ms).
[15:18:33.086] <TB1>     INFO: Test took 1466ms.
[15:18:33.089] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:33.595] <TB1>     INFO: Expecting 2560 events.
[15:18:34.555] <TB1>     INFO: 2560 events read in total (245ms).
[15:18:34.555] <TB1>     INFO: Test took 1466ms.
[15:18:34.557] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:35.063] <TB1>     INFO: Expecting 2560 events.
[15:18:36.023] <TB1>     INFO: 2560 events read in total (245ms).
[15:18:36.023] <TB1>     INFO: Test took 1466ms.
[15:18:36.025] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:36.532] <TB1>     INFO: Expecting 2560 events.
[15:18:37.491] <TB1>     INFO: 2560 events read in total (244ms).
[15:18:37.491] <TB1>     INFO: Test took 1466ms.
[15:18:37.494] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:37.999] <TB1>     INFO: Expecting 2560 events.
[15:18:38.958] <TB1>     INFO: 2560 events read in total (244ms).
[15:18:38.958] <TB1>     INFO: Test took 1464ms.
[15:18:38.960] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:39.467] <TB1>     INFO: Expecting 2560 events.
[15:18:40.424] <TB1>     INFO: 2560 events read in total (242ms).
[15:18:40.425] <TB1>     INFO: Test took 1465ms.
[15:18:41.442] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:18:41.442] <TB1>     INFO: PH scale (per ROC):    76  80  79  76  78  80  79  80  80  78  76  78  79  80  69  73
[15:18:41.442] <TB1>     INFO: PH offset (per ROC):  188 175 162 186 172 181 180 176 179 174 174 172 176 190 176 167
[15:18:41.618] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:18:41.621] <TB1>     INFO: ######################################################################
[15:18:41.621] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:18:41.621] <TB1>     INFO: ######################################################################
[15:18:41.621] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:18:41.632] <TB1>     INFO: scanning low vcal = 10
[15:18:41.975] <TB1>     INFO: Expecting 41600 events.
[15:18:45.688] <TB1>     INFO: 41600 events read in total (2998ms).
[15:18:45.689] <TB1>     INFO: Test took 4057ms.
[15:18:45.690] <TB1>     INFO: scanning low vcal = 20
[15:18:46.197] <TB1>     INFO: Expecting 41600 events.
[15:18:49.906] <TB1>     INFO: 41600 events read in total (2994ms).
[15:18:49.907] <TB1>     INFO: Test took 4217ms.
[15:18:49.908] <TB1>     INFO: scanning low vcal = 30
[15:18:50.415] <TB1>     INFO: Expecting 41600 events.
[15:18:54.132] <TB1>     INFO: 41600 events read in total (3002ms).
[15:18:54.133] <TB1>     INFO: Test took 4225ms.
[15:18:54.134] <TB1>     INFO: scanning low vcal = 40
[15:18:54.638] <TB1>     INFO: Expecting 41600 events.
[15:18:58.832] <TB1>     INFO: 41600 events read in total (3479ms).
[15:18:58.833] <TB1>     INFO: Test took 4699ms.
[15:18:58.836] <TB1>     INFO: scanning low vcal = 50
[15:18:59.261] <TB1>     INFO: Expecting 41600 events.
[15:19:03.475] <TB1>     INFO: 41600 events read in total (3499ms).
[15:19:03.476] <TB1>     INFO: Test took 4640ms.
[15:19:03.479] <TB1>     INFO: scanning low vcal = 60
[15:19:03.907] <TB1>     INFO: Expecting 41600 events.
[15:19:08.127] <TB1>     INFO: 41600 events read in total (3505ms).
[15:19:08.128] <TB1>     INFO: Test took 4649ms.
[15:19:08.131] <TB1>     INFO: scanning low vcal = 70
[15:19:08.556] <TB1>     INFO: Expecting 41600 events.
[15:19:12.788] <TB1>     INFO: 41600 events read in total (3518ms).
[15:19:12.789] <TB1>     INFO: Test took 4658ms.
[15:19:12.793] <TB1>     INFO: scanning low vcal = 80
[15:19:13.215] <TB1>     INFO: Expecting 41600 events.
[15:19:17.478] <TB1>     INFO: 41600 events read in total (3548ms).
[15:19:17.479] <TB1>     INFO: Test took 4686ms.
[15:19:17.482] <TB1>     INFO: scanning low vcal = 90
[15:19:17.905] <TB1>     INFO: Expecting 41600 events.
[15:19:22.175] <TB1>     INFO: 41600 events read in total (3553ms).
[15:19:22.175] <TB1>     INFO: Test took 4693ms.
[15:19:22.179] <TB1>     INFO: scanning low vcal = 100
[15:19:22.600] <TB1>     INFO: Expecting 41600 events.
[15:19:27.008] <TB1>     INFO: 41600 events read in total (3693ms).
[15:19:27.009] <TB1>     INFO: Test took 4830ms.
[15:19:27.012] <TB1>     INFO: scanning low vcal = 110
[15:19:27.437] <TB1>     INFO: Expecting 41600 events.
[15:19:31.693] <TB1>     INFO: 41600 events read in total (3541ms).
[15:19:31.693] <TB1>     INFO: Test took 4681ms.
[15:19:31.696] <TB1>     INFO: scanning low vcal = 120
[15:19:32.116] <TB1>     INFO: Expecting 41600 events.
[15:19:36.383] <TB1>     INFO: 41600 events read in total (3552ms).
[15:19:36.383] <TB1>     INFO: Test took 4687ms.
[15:19:36.387] <TB1>     INFO: scanning low vcal = 130
[15:19:36.807] <TB1>     INFO: Expecting 41600 events.
[15:19:41.078] <TB1>     INFO: 41600 events read in total (3556ms).
[15:19:41.079] <TB1>     INFO: Test took 4692ms.
[15:19:41.082] <TB1>     INFO: scanning low vcal = 140
[15:19:41.504] <TB1>     INFO: Expecting 41600 events.
[15:19:45.750] <TB1>     INFO: 41600 events read in total (3531ms).
[15:19:45.751] <TB1>     INFO: Test took 4669ms.
[15:19:45.754] <TB1>     INFO: scanning low vcal = 150
[15:19:46.175] <TB1>     INFO: Expecting 41600 events.
[15:19:50.433] <TB1>     INFO: 41600 events read in total (3543ms).
[15:19:50.433] <TB1>     INFO: Test took 4679ms.
[15:19:50.436] <TB1>     INFO: scanning low vcal = 160
[15:19:50.860] <TB1>     INFO: Expecting 41600 events.
[15:19:55.130] <TB1>     INFO: 41600 events read in total (3555ms).
[15:19:55.131] <TB1>     INFO: Test took 4694ms.
[15:19:55.134] <TB1>     INFO: scanning low vcal = 170
[15:19:55.555] <TB1>     INFO: Expecting 41600 events.
[15:19:59.814] <TB1>     INFO: 41600 events read in total (3544ms).
[15:19:59.815] <TB1>     INFO: Test took 4681ms.
[15:19:59.819] <TB1>     INFO: scanning low vcal = 180
[15:20:00.243] <TB1>     INFO: Expecting 41600 events.
[15:20:04.499] <TB1>     INFO: 41600 events read in total (3541ms).
[15:20:04.500] <TB1>     INFO: Test took 4681ms.
[15:20:04.503] <TB1>     INFO: scanning low vcal = 190
[15:20:04.925] <TB1>     INFO: Expecting 41600 events.
[15:20:09.188] <TB1>     INFO: 41600 events read in total (3548ms).
[15:20:09.188] <TB1>     INFO: Test took 4685ms.
[15:20:09.191] <TB1>     INFO: scanning low vcal = 200
[15:20:09.612] <TB1>     INFO: Expecting 41600 events.
[15:20:13.860] <TB1>     INFO: 41600 events read in total (3532ms).
[15:20:13.861] <TB1>     INFO: Test took 4670ms.
[15:20:13.863] <TB1>     INFO: scanning low vcal = 210
[15:20:14.287] <TB1>     INFO: Expecting 41600 events.
[15:20:18.550] <TB1>     INFO: 41600 events read in total (3548ms).
[15:20:18.550] <TB1>     INFO: Test took 4686ms.
[15:20:18.554] <TB1>     INFO: scanning low vcal = 220
[15:20:18.976] <TB1>     INFO: Expecting 41600 events.
[15:20:23.221] <TB1>     INFO: 41600 events read in total (3530ms).
[15:20:23.223] <TB1>     INFO: Test took 4669ms.
[15:20:23.226] <TB1>     INFO: scanning low vcal = 230
[15:20:23.648] <TB1>     INFO: Expecting 41600 events.
[15:20:27.916] <TB1>     INFO: 41600 events read in total (3553ms).
[15:20:27.917] <TB1>     INFO: Test took 4691ms.
[15:20:27.920] <TB1>     INFO: scanning low vcal = 240
[15:20:28.344] <TB1>     INFO: Expecting 41600 events.
[15:20:32.610] <TB1>     INFO: 41600 events read in total (3551ms).
[15:20:32.611] <TB1>     INFO: Test took 4691ms.
[15:20:32.614] <TB1>     INFO: scanning low vcal = 250
[15:20:33.036] <TB1>     INFO: Expecting 41600 events.
[15:20:37.298] <TB1>     INFO: 41600 events read in total (3548ms).
[15:20:37.299] <TB1>     INFO: Test took 4685ms.
[15:20:37.303] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:20:37.726] <TB1>     INFO: Expecting 41600 events.
[15:20:41.979] <TB1>     INFO: 41600 events read in total (3539ms).
[15:20:41.980] <TB1>     INFO: Test took 4677ms.
[15:20:41.983] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:20:42.406] <TB1>     INFO: Expecting 41600 events.
[15:20:46.663] <TB1>     INFO: 41600 events read in total (3542ms).
[15:20:46.664] <TB1>     INFO: Test took 4681ms.
[15:20:46.667] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:20:47.092] <TB1>     INFO: Expecting 41600 events.
[15:20:51.360] <TB1>     INFO: 41600 events read in total (3553ms).
[15:20:51.361] <TB1>     INFO: Test took 4694ms.
[15:20:51.364] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:20:51.785] <TB1>     INFO: Expecting 41600 events.
[15:20:56.062] <TB1>     INFO: 41600 events read in total (3562ms).
[15:20:56.063] <TB1>     INFO: Test took 4699ms.
[15:20:56.066] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:20:56.486] <TB1>     INFO: Expecting 41600 events.
[15:21:00.747] <TB1>     INFO: 41600 events read in total (3546ms).
[15:21:00.748] <TB1>     INFO: Test took 4682ms.
[15:21:01.289] <TB1>     INFO: PixTestGainPedestal::measure() done 
[15:21:01.292] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:21:01.292] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:21:01.292] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:21:01.293] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:21:01.293] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:21:01.293] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:21:01.293] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:21:01.293] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:21:01.293] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:21:01.294] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:21:01.294] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:21:01.294] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:21:01.294] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:21:01.294] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:21:01.294] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:21:01.295] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:21:40.358] <TB1>     INFO: PixTestGainPedestal::fit() done
[15:21:40.358] <TB1>     INFO: non-linearity mean:  0.956 0.967 0.957 0.961 0.959 0.960 0.960 0.960 0.964 0.962 0.960 0.961 0.966 0.959 0.964 0.959
[15:21:40.358] <TB1>     INFO: non-linearity RMS:   0.006 0.005 0.008 0.006 0.006 0.007 0.007 0.006 0.004 0.006 0.006 0.005 0.006 0.006 0.006 0.006
[15:21:40.358] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:21:40.382] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:21:40.405] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:21:40.427] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:21:40.449] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:21:40.471] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:21:40.493] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:21:40.515] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:21:40.538] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:21:40.560] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:21:40.582] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:21:40.604] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:21:40.626] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:21:40.648] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:21:40.670] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:21:40.692] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-2-15_FPIXTest-17C-Nebraska-160407-1350_2016-04-07_13h50m_1460055041//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:21:40.714] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:21:40.714] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:21:40.722] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:21:40.722] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:21:40.725] <TB1>     INFO: ######################################################################
[15:21:40.725] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:21:40.725] <TB1>     INFO: ######################################################################
[15:21:40.727] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:21:40.737] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:21:40.738] <TB1>     INFO:     run 1 of 1
[15:21:40.738] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:21:41.080] <TB1>     INFO: Expecting 3120000 events.
[15:22:31.357] <TB1>     INFO: 1278015 events read in total (49562ms).
[15:23:20.804] <TB1>     INFO: 2543780 events read in total (99009ms).
[15:23:43.578] <TB1>     INFO: 3120000 events read in total (121784ms).
[15:23:43.619] <TB1>     INFO: Test took 122882ms.
[15:23:43.693] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:43.808] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:23:45.174] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:23:46.576] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:23:48.059] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:23:49.495] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:23:50.895] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:23:52.352] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:23:53.711] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:23:55.149] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:23:56.601] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:23:57.988] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:23:59.395] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:24:00.829] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:24:02.280] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:24:03.697] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:24:05.172] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:24:06.572] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 395849728
[15:24:06.602] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:24:06.602] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9232, RMS = 0.891803
[15:24:06.602] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:24:06.602] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:24:06.602] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0179, RMS = 0.915025
[15:24:06.602] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:24:06.603] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:24:06.603] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9084, RMS = 1.25159
[15:24:06.603] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:24:06.603] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:24:06.604] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6427, RMS = 0.990364
[15:24:06.604] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:24:06.605] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:24:06.605] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.798, RMS = 1.20659
[15:24:06.605] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:24:06.605] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:24:06.605] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.8751, RMS = 1.42487
[15:24:06.605] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:24:06.606] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:24:06.606] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0574, RMS = 1.29519
[15:24:06.606] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:24:06.606] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:24:06.606] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.7914, RMS = 1.43296
[15:24:06.606] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:24:06.607] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:24:06.607] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2023, RMS = 0.775374
[15:24:06.607] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:24:06.607] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:24:06.607] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7404, RMS = 0.894753
[15:24:06.607] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:24:06.608] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:24:06.609] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.1409, RMS = 1.46009
[15:24:06.609] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:24:06.609] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:24:06.609] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.2048, RMS = 1.74474
[15:24:06.609] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:24:06.610] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:24:06.610] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4581, RMS = 1.26089
[15:24:06.610] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:24:06.610] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:24:06.610] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.559, RMS = 0.991496
[15:24:06.610] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:24:06.611] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:24:06.611] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4394, RMS = 1.23878
[15:24:06.611] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:24:06.611] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:24:06.611] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.5455, RMS = 1.40413
[15:24:06.611] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:24:06.612] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:24:06.612] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1051, RMS = 1.06729
[15:24:06.612] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:24:06.612] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:24:06.612] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.1734, RMS = 1.3821
[15:24:06.612] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:24:06.613] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:24:06.613] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5484, RMS = 1.54612
[15:24:06.613] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:24:06.613] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:24:06.613] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2513, RMS = 1.07488
[15:24:06.614] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:24:06.615] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:24:06.615] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9192, RMS = 1.60262
[15:24:06.615] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:24:06.615] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:24:06.615] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.3208, RMS = 2.08323
[15:24:06.615] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:24:06.616] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:24:06.616] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9737, RMS = 1.25747
[15:24:06.616] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:24:06.616] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:24:06.616] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0671, RMS = 0.944216
[15:24:06.616] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:24:06.617] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:24:06.617] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0201, RMS = 1.27119
[15:24:06.617] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:24:06.617] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:24:06.617] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.7603, RMS = 1.41413
[15:24:06.617] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:24:06.619] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:24:06.619] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.1004, RMS = 1.70396
[15:24:06.619] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:24:06.619] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:24:06.619] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.0938, RMS = 2.72571
[15:24:06.619] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:24:06.620] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:24:06.620] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0783, RMS = 1.26078
[15:24:06.620] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:24:06.620] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:24:06.620] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9526, RMS = 1.87363
[15:24:06.620] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:24:06.621] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:24:06.621] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 62.8646, RMS = 1.71039
[15:24:06.621] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 72
[15:24:06.621] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:24:06.621] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.6568, RMS = 1.66351
[15:24:06.621] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[15:24:06.624] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[15:24:06.624] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    1    1    1    0    0    0    5    0    3    9    0
[15:24:06.624] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:24:06.723] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:24:06.723] <TB1>     INFO: enter test to run
[15:24:06.723] <TB1>     INFO:   test:  no parameter change
[15:24:06.723] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 382.7mA
[15:24:06.724] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 473.5mA
[15:24:06.724] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[15:24:06.724] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:24:07.307] <TB1>    QUIET: Connection to board 26 closed.
[15:24:07.316] <TB1>     INFO: pXar: this is the end, my friend
[15:24:07.316] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
