vendor_name = ModelSim
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Lab07/HEX_TO_7SEG_DECODER.bdf
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Lab07/PISO_8_BITS.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Lab07/SEQUENCE_DETECTOR.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Lab07/Timing_Reference.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Lab07/COUNTER_1_HEXA.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Lab07/ADDER_1_BIT.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Lab07/ADDER_4_BITS.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Lab07/ROM_256_8.qip
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Lab07/ROM_256_8.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Lab07/COUNTER_2_HEXA.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Lab07/ADDER_8_BITS.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Lab07/ROM_256_8_DECRESCENTE.qip
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Lab07/ROM_256_8_DECRESCENTE.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Lab07/Waveform.vwf
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Lab07/BARRAMENTO_2TO1.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Lab07/tmp.bdf
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Lab07/main.bdf
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Lab07/db/altsyncram_8br3.tdf
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Lab07/rom_256_8.hex
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Lab07/db/altsyncram_cis3.tdf
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Lab07/rom_256_8_decrescente.hex
design_name = hard_block
design_name = main
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, main, 1
instance = comp, \MEM_CTRL~output\, MEM_CTRL~output, main, 1
instance = comp, \O[7]~output\, O[7]~output, main, 1
instance = comp, \O[6]~output\, O[6]~output, main, 1
instance = comp, \O[5]~output\, O[5]~output, main, 1
instance = comp, \O[4]~output\, O[4]~output, main, 1
instance = comp, \O[3]~output\, O[3]~output, main, 1
instance = comp, \O[2]~output\, O[2]~output, main, 1
instance = comp, \O[1]~output\, O[1]~output, main, 1
instance = comp, \O[0]~output\, O[0]~output, main, 1
instance = comp, \A[7]~output\, A[7]~output, main, 1
instance = comp, \A[6]~output\, A[6]~output, main, 1
instance = comp, \A[5]~output\, A[5]~output, main, 1
instance = comp, \A[4]~output\, A[4]~output, main, 1
instance = comp, \A[3]~output\, A[3]~output, main, 1
instance = comp, \A[2]~output\, A[2]~output, main, 1
instance = comp, \A[1]~output\, A[1]~output, main, 1
instance = comp, \A[0]~output\, A[0]~output, main, 1
instance = comp, \B[7]~output\, B[7]~output, main, 1
instance = comp, \B[6]~output\, B[6]~output, main, 1
instance = comp, \B[5]~output\, B[5]~output, main, 1
instance = comp, \B[4]~output\, B[4]~output, main, 1
instance = comp, \B[3]~output\, B[3]~output, main, 1
instance = comp, \B[2]~output\, B[2]~output, main, 1
instance = comp, \B[1]~output\, B[1]~output, main, 1
instance = comp, \B[0]~output\, B[0]~output, main, 1
instance = comp, \S[7]~output\, S[7]~output, main, 1
instance = comp, \S[6]~output\, S[6]~output, main, 1
instance = comp, \S[5]~output\, S[5]~output, main, 1
instance = comp, \S[4]~output\, S[4]~output, main, 1
instance = comp, \S[3]~output\, S[3]~output, main, 1
instance = comp, \S[2]~output\, S[2]~output, main, 1
instance = comp, \S[1]~output\, S[1]~output, main, 1
instance = comp, \S[0]~output\, S[0]~output, main, 1
instance = comp, \CLK~input\, CLK~input, main, 1
instance = comp, \CLK~inputclkctrl\, CLK~inputclkctrl, main, 1
instance = comp, \inst8|count[0]~8\, inst8|count[0]~8, main, 1
instance = comp, \inst8|count[0]\, inst8|count[0], main, 1
instance = comp, \inst8|count[1]~7\, inst8|count[1]~7, main, 1
instance = comp, \inst8|count[1]\, inst8|count[1], main, 1
instance = comp, \inst8|count[2]~6\, inst8|count[2]~6, main, 1
instance = comp, \inst8|count[2]\, inst8|count[2], main, 1
instance = comp, \inst8|count[3]~5\, inst8|count[3]~5, main, 1
instance = comp, \inst8|count[3]\, inst8|count[3], main, 1
instance = comp, \inst8|Equal0~0\, inst8|Equal0~0, main, 1
instance = comp, \inst8|count[4]~4\, inst8|count[4]~4, main, 1
instance = comp, \inst8|count[4]\, inst8|count[4], main, 1
instance = comp, \inst8|count[5]~3\, inst8|count[5]~3, main, 1
instance = comp, \inst8|count[5]\, inst8|count[5], main, 1
instance = comp, \inst8|count~2\, inst8|count~2, main, 1
instance = comp, \inst8|count[6]\, inst8|count[6], main, 1
instance = comp, \inst8|count~0\, inst8|count~0, main, 1
instance = comp, \inst8|count~1\, inst8|count~1, main, 1
instance = comp, \inst8|count[7]~feeder\, inst8|count[7]~feeder, main, 1
instance = comp, \inst8|count[7]\, inst8|count[7], main, 1
instance = comp, \inst9~0\, inst9~0, main, 1
instance = comp, \inst3|altsyncram_component|auto_generated|ram_block1a0\, inst3|altsyncram_component|auto_generated|ram_block1a0, main, 1
instance = comp, \inst|S[7]~0\, inst|S[7]~0, main, 1
instance = comp, \inst|S[6]~1\, inst|S[6]~1, main, 1
instance = comp, \inst|S[5]~2\, inst|S[5]~2, main, 1
instance = comp, \inst|S[4]~3\, inst|S[4]~3, main, 1
instance = comp, \inst|S[3]~4\, inst|S[3]~4, main, 1
instance = comp, \inst|S[2]~5\, inst|S[2]~5, main, 1
instance = comp, \inst|S[1]~6\, inst|S[1]~6, main, 1
instance = comp, \inst|S[0]~7\, inst|S[0]~7, main, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, main, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, main, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, main, 1
