
---------- Begin Simulation Statistics ----------
final_tick                               166915866000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 147826                       # Simulator instruction rate (inst/s)
host_mem_usage                                 659372                       # Number of bytes of host memory used
host_op_rate                                   148116                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   676.47                       # Real time elapsed on the host
host_tick_rate                              246744842                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.166916                       # Number of seconds simulated
sim_ticks                                166915866000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.669159                       # CPI: cycles per instruction
system.cpu.discardedOps                        189525                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34031615                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.599104                       # IPC: instructions per cycle
system.cpu.numCycles                        166915866                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132884251                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        565831                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          664                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           18                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       780336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        14234                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1562288                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          14252                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485881                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735547                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103851                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101851                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904936                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65380                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             699                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              410                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51239655                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51239655                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51240127                       # number of overall hits
system.cpu.dcache.overall_hits::total        51240127                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       828729                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         828729                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       836676                       # number of overall misses
system.cpu.dcache.overall_misses::total        836676                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  46031521000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46031521000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  46031521000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46031521000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52068384                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52068384                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52076803                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52076803                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015916                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015916                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016066                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016066                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55544.720892                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55544.720892                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55017.140446                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55017.140446                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        95414                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3190                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.910345                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       679928                       # number of writebacks
system.cpu.dcache.writebacks::total            679928                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55420                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55420                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55420                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55420                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       773309                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       773309                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       781252                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       781252                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  42751739000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42751739000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  43559721999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43559721999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014852                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014852                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015002                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55284.160665                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55284.160665                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55756.301423                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55756.301423                       # average overall mshr miss latency
system.cpu.dcache.replacements                 780228                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40666715                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40666715                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       452587                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        452587                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20387296000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20387296000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41119302                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41119302                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45046.136986                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45046.136986                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1505                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1505                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       451082                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       451082                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19413346000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19413346000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010970                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010970                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43037.288121                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43037.288121                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10572940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10572940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       376142                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       376142                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  25644225000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25644225000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68176.978375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68176.978375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        53915                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        53915                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       322227                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       322227                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23338393000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23338393000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72428.421579                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72428.421579                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.943936                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.943936                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    807982999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    807982999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101722.648747                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101722.648747                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 166915866000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.977783                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52021455                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            781252                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.587292                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.977783                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989236                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989236                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52858131                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52858131                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 166915866000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166915866000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166915866000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686175                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475217                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024967                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278323                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278323                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278323                       # number of overall hits
system.cpu.icache.overall_hits::total        10278323                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          702                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            702                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          702                       # number of overall misses
system.cpu.icache.overall_misses::total           702                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69759000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69759000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69759000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69759000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10279025                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10279025                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10279025                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10279025                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99371.794872                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99371.794872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99371.794872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99371.794872                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          106                       # number of writebacks
system.cpu.icache.writebacks::total               106                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          702                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          702                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          702                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          702                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68355000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68355000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68355000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68355000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 97371.794872                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97371.794872                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 97371.794872                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97371.794872                       # average overall mshr miss latency
system.cpu.icache.replacements                    106                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278323                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278323                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          702                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           702                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69759000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69759000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10279025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10279025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99371.794872                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99371.794872                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          702                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          702                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68355000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68355000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 97371.794872                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97371.794872                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 166915866000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           493.493040                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10279025                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               702                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14642.485755                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   493.493040                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.240963                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.240963                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          596                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          596                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.291016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279727                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279727                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 166915866000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166915866000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166915866000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 166915866000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   42                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               494584                       # number of demand (read+write) hits
system.l2.demand_hits::total                   494626                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  42                       # number of overall hits
system.l2.overall_hits::.cpu.data              494584                       # number of overall hits
system.l2.overall_hits::total                  494626                       # number of overall hits
system.l2.demand_misses::.cpu.inst                660                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286668                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287328                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               660                       # number of overall misses
system.l2.overall_misses::.cpu.data            286668                       # number of overall misses
system.l2.overall_misses::total                287328                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65325000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30565835000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30631160000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65325000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30565835000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30631160000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              702                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           781252                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               781954                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             702                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          781252                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              781954                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.940171                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.366934                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.367449                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.940171                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.366934                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.367449                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98977.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106624.509886                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106606.943980                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98977.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106624.509886                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106606.943980                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199649                       # number of writebacks
system.l2.writebacks::total                    199649                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286662                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287322                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286662                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287322                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52125000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24832135000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24884260000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52125000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24832135000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24884260000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.940171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.366926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.367441                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.940171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.366926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.367441                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78977.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86625.136921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86607.569208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78977.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86625.136921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86607.569208                       # average overall mshr miss latency
system.l2.replacements                         288098                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       679928                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           679928                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       679928                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       679928                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           98                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               98                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           98                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           98                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4663                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4663                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            145494                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                145494                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176824                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176824                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19214358000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19214358000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        322318                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            322318                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.548601                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.548601                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108663.744741                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108663.744741                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176824                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176824                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15677878000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15677878000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.548601                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.548601                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88663.744741                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88663.744741                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65325000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65325000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          702                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            702                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.940171                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.940171                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98977.272727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98977.272727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52125000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52125000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.940171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.940171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78977.272727                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78977.272727                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        349090                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            349090                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109844                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109844                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11351477000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11351477000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       458934                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        458934                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.239346                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.239346                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103341.802921                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103341.802921                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109838                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109838                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9154257000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9154257000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.239333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.239333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83343.260074                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83343.260074                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 166915866000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8085.081904                       # Cycle average of tags in use
system.l2.tags.total_refs                     1556955                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    296290                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.254835                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     172.474805                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        15.019675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7897.587424                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.021054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.964061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986948                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2326                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5067                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          572                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3419538                       # Number of tag accesses
system.l2.tags.data_accesses                  3419538                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 166915866000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005342342500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11706                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11706                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              802595                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188212                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287322                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199649                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287322                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199649                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    923                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    25                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287322                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199649                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  231668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11706                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.464804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.072598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.531232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11647     99.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           29      0.25%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           28      0.24%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11706                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.050914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.017640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.068186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5768     49.27%     49.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              186      1.59%     50.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5154     44.03%     94.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              585      5.00%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11706                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   59072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18388608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12777536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    110.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  166901390000                       # Total gap between requests
system.mem_ctrls.avgGap                     342733.74                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18287296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12774272                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 253061.623273128527                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 109559962.382485553622                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 76531202.851621076465                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          660                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286662                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199649                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18246250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10085776000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3938349488500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27645.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35183.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19726367.22                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18346368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18388608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12777536                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12777536                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          660                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286662                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287322                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199649                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199649                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       253062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    109913865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        110166927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       253062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       253062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     76550758                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        76550758                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     76550758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       253062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    109913865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       186717684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286399                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199598                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17417                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17355                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17188                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18329                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17172                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19131                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16487                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18965                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18030                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12055                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11826                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11710                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12758                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11987                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12835                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13575                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13871                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13611                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11852                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12593                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12571                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4734041000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1431995000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10104022250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16529.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35279.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              145902                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             101836                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.94                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.02                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       238259                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.546204                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.221730                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   188.130077                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       183727     77.11%     77.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29266     12.28%     89.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5927      2.49%     91.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1630      0.68%     92.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9277      3.89%     96.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1013      0.43%     96.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          557      0.23%     97.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          503      0.21%     97.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6359      2.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       238259                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18329536                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12774272                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              109.813024                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               76.531203                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 166915866000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       835458540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       444056745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1015022400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     514368360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13176037680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  41166989160                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29428754400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   86580687285                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.708553                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  76081483250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5573620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  85260762750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       865710720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       460136160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1029866460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     527533200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13176037680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  40815530010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29724720000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   86599534230                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.821466                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  76853941500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5573620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  84488304500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 166915866000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110498                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199649                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78860                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176824                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176824                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110498                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       853153                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 853153                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31166144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31166144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287322                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287322    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287322                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 166915866000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1364427000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1564255500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            459636                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       879577                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          106                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          188749                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           322318                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          322318                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           702                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       458934                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1510                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2342732                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2344242                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        51712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     93515520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               93567232                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          288098                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12777536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1070052                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013958                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.117461                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1055134     98.61%     98.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14900      1.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     18      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1070052                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 166915866000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2922356000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2106000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2343761994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
