$date
	Fri Oct 10 11:50:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module jk_seq_tb $end
$var wire 1 ! B $end
$var wire 1 " A $end
$var reg 1 # E $end
$var reg 1 $ clk $end
$var reg 1 % x $end
$scope module dut $end
$var wire 1 # E $end
$var wire 1 & J_A $end
$var wire 1 ' J_B $end
$var wire 1 ( K_A $end
$var wire 1 ) K_B $end
$var wire 1 $ clk $end
$var wire 1 % x $end
$var reg 1 " A $end
$var reg 1 ! B $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1$
#20
0$
#30
1$
#40
0$
#50
1!
1"
1(
1&
1$
1%
1'
1)
1#
#60
0$
#70
0(
0&
0!
0"
1$
#80
0$
#90
1(
1&
1!
1$
#100
0$
#110
0(
0&
0!
1"
1$
#120
0$
#130
1!
0(
0&
1$
0%
#140
0$
#150
1(
1&
0!
1$
#160
0$
#170
0(
0&
1!
0"
1$
#180
0$
#190
1(
1&
0!
1$
#200
0$
#210
0(
0&
1$
0'
0)
0#
#220
0$
#230
1$
#240
0$
#250
1$
#260
0$
#270
1$
#280
0$
#290
1$
#300
0$
#310
1$
#320
0$
#330
1$
#340
0$
#350
1$
#360
0$
#370
1$
#380
0$
#390
1$
#400
0$
#410
1$
#420
0$
#430
1$
#440
0$
#450
1$
#460
0$
#470
1$
#480
0$
#490
1$
#500
0$
#510
1$
#520
0$
#530
1$
#540
0$
#550
1$
#560
0$
#570
1$
#580
0$
#590
1$
#600
0$
#610
1$
#620
0$
#630
1$
#640
0$
#650
1$
#660
0$
#670
1$
#680
0$
#690
1$
#700
0$
#710
1$
#720
0$
#730
1$
#740
0$
#750
1$
#760
0$
#770
1$
#780
0$
#790
1$
#800
0$
#810
1$
#820
0$
#830
1$
#840
0$
#850
1$
#860
0$
#870
1$
#880
0$
#890
1$
#900
0$
#910
1$
#920
0$
#930
1$
#940
0$
#950
1$
#960
0$
#970
1$
#980
0$
#990
1$
#1000
0$
#1010
1$
#1020
0$
#1030
1$
#1040
0$
#1050
1$
#1060
0$
#1070
1$
#1080
0$
#1090
1$
#1100
0$
#1110
1$
#1120
0$
#1130
1$
#1140
0$
#1150
1$
#1160
0$
#1170
1$
#1180
0$
#1190
1$
#1200
0$
#1210
1$
#1220
0$
#1230
1$
#1240
0$
#1250
1$
#1260
0$
#1270
1$
#1280
0$
#1290
1$
#1300
0$
#1310
1$
#1320
0$
#1330
1$
#1340
0$
#1350
1$
#1360
0$
#1370
1$
#1380
0$
#1390
1$
#1400
0$
#1410
1$
#1420
0$
#1430
1$
#1440
0$
#1450
1$
#1460
0$
#1470
1$
#1480
0$
#1490
1$
#1500
0$
#1510
1$
#1520
0$
#1530
1$
#1540
0$
#1550
1$
#1560
0$
#1570
1$
#1580
0$
#1590
