# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_microblaze_0_0_1/sim/arm_processor_microblaze_0_0.vhd" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_dlmb_v10_0_1/sim/arm_processor_dlmb_v10_0.vhd" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_ilmb_v10_0_1/sim/arm_processor_ilmb_v10_0.vhd" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_dlmb_bram_if_cntlr_0_1/sim/arm_processor_dlmb_bram_if_cntlr_0.vhd" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_ilmb_bram_if_cntlr_0_1/sim/arm_processor_ilmb_bram_if_cntlr_0.vhd" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_rst_clk_wiz_1_100M_0_1/sim/arm_processor_rst_clk_wiz_1_100M_0.vhd" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_axi_uart16550_0_0_1/sim/arm_processor_axi_uart16550_0_0.vhd" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_axi_smc_0_1/bd_0/ip/ip_1/sim/bd_1ae3_psr_aclk_0.vhd" \
"../../../../project_4.ip_user_files/bd/arm_processor/ip/arm_processor_mdm_0_0/sim/arm_processor_mdm_0_0.vhd" \

# Do not sort compile order
nosort
