Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct 16 19:23:01 2018
| Host         : DESKTOP-N99O3L4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 123 register/latch pins with no clock driven by root clock pin: clock_btn (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 359 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.363        0.000                      0                  242        0.131        0.000                      0                  242        9.500        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk_11M0592  {0.000 45.211}     90.422          11.059          
clk_50M      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M            16.363        0.000                      0                  242        0.131        0.000                      0                  242        9.500        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       16.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.363ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.694ns (22.126%)  route 2.443ns (77.874%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.438     4.966    vga800x600at75/clk_50M
    SLICE_X4Y103         FDRE                                         r  vga800x600at75/hdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.379     5.345 f  vga800x600at75/hdata_reg[11]/Q
                         net (fo=6, routed)           0.823     6.168    vga800x600at75/hdata[11]
    SLICE_X6Y102         LUT4 (Prop_lut4_I1_O)        0.105     6.273 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=1, routed)           0.464     6.737    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X5Y101         LUT6 (Prop_lut6_I1_O)        0.105     6.842 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.670     7.512    vga800x600at75/vdata
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.105     7.617 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.486     8.102    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  vga800x600at75/vdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.331    24.686    vga800x600at75/clk_50M
    SLICE_X2Y102         FDRE                                         r  vga800x600at75/vdata_reg[5]/C
                         clock pessimism              0.238    24.924    
                         clock uncertainty           -0.035    24.888    
    SLICE_X2Y102         FDRE (Setup_fdre_C_R)       -0.423    24.465    vga800x600at75/vdata_reg[5]
  -------------------------------------------------------------------
                         required time                         24.465    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                 16.363    

Slack (MET) :             16.363ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.694ns (22.126%)  route 2.443ns (77.874%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.438     4.966    vga800x600at75/clk_50M
    SLICE_X4Y103         FDRE                                         r  vga800x600at75/hdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.379     5.345 f  vga800x600at75/hdata_reg[11]/Q
                         net (fo=6, routed)           0.823     6.168    vga800x600at75/hdata[11]
    SLICE_X6Y102         LUT4 (Prop_lut4_I1_O)        0.105     6.273 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=1, routed)           0.464     6.737    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X5Y101         LUT6 (Prop_lut6_I1_O)        0.105     6.842 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.670     7.512    vga800x600at75/vdata
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.105     7.617 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.486     8.102    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  vga800x600at75/vdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.331    24.686    vga800x600at75/clk_50M
    SLICE_X2Y102         FDRE                                         r  vga800x600at75/vdata_reg[6]/C
                         clock pessimism              0.238    24.924    
                         clock uncertainty           -0.035    24.888    
    SLICE_X2Y102         FDRE (Setup_fdre_C_R)       -0.423    24.465    vga800x600at75/vdata_reg[6]
  -------------------------------------------------------------------
                         required time                         24.465    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                 16.363    

Slack (MET) :             16.363ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.694ns (22.126%)  route 2.443ns (77.874%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.438     4.966    vga800x600at75/clk_50M
    SLICE_X4Y103         FDRE                                         r  vga800x600at75/hdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.379     5.345 f  vga800x600at75/hdata_reg[11]/Q
                         net (fo=6, routed)           0.823     6.168    vga800x600at75/hdata[11]
    SLICE_X6Y102         LUT4 (Prop_lut4_I1_O)        0.105     6.273 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=1, routed)           0.464     6.737    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X5Y101         LUT6 (Prop_lut6_I1_O)        0.105     6.842 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.670     7.512    vga800x600at75/vdata
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.105     7.617 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.486     8.102    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  vga800x600at75/vdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.331    24.686    vga800x600at75/clk_50M
    SLICE_X2Y102         FDRE                                         r  vga800x600at75/vdata_reg[7]/C
                         clock pessimism              0.238    24.924    
                         clock uncertainty           -0.035    24.888    
    SLICE_X2Y102         FDRE (Setup_fdre_C_R)       -0.423    24.465    vga800x600at75/vdata_reg[7]
  -------------------------------------------------------------------
                         required time                         24.465    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                 16.363    

Slack (MET) :             16.363ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.694ns (22.126%)  route 2.443ns (77.874%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.438     4.966    vga800x600at75/clk_50M
    SLICE_X4Y103         FDRE                                         r  vga800x600at75/hdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.379     5.345 f  vga800x600at75/hdata_reg[11]/Q
                         net (fo=6, routed)           0.823     6.168    vga800x600at75/hdata[11]
    SLICE_X6Y102         LUT4 (Prop_lut4_I1_O)        0.105     6.273 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=1, routed)           0.464     6.737    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X5Y101         LUT6 (Prop_lut6_I1_O)        0.105     6.842 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.670     7.512    vga800x600at75/vdata
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.105     7.617 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.486     8.102    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  vga800x600at75/vdata_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.331    24.686    vga800x600at75/clk_50M
    SLICE_X2Y102         FDRE                                         r  vga800x600at75/vdata_reg[8]/C
                         clock pessimism              0.238    24.924    
                         clock uncertainty           -0.035    24.888    
    SLICE_X2Y102         FDRE (Setup_fdre_C_R)       -0.423    24.465    vga800x600at75/vdata_reg[8]
  -------------------------------------------------------------------
                         required time                         24.465    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                 16.363    

Slack (MET) :             16.387ns  (required time - arrival time)
  Source:                 ext_uart_t/FSM_onehot_TxD_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/TxD_shift_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.708ns (22.119%)  route 2.493ns (77.881%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 24.680 - 20.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.437     4.965    ext_uart_t/clk_50M
    SLICE_X0Y112         FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.379     5.344 r  ext_uart_t/FSM_onehot_TxD_state_reg[7]/Q
                         net (fo=2, routed)           1.080     6.424    ext_uart_t/FSM_onehot_TxD_state_reg_n_0_[7]
    SLICE_X0Y112         LUT4 (Prop_lut4_I0_O)        0.105     6.529 r  ext_uart_t/txd_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.460     6.989    ext_uart_t/txd_OBUF_inst_i_3_n_0
    SLICE_X1Y112         LUT5 (Prop_lut5_I4_O)        0.105     7.094 r  ext_uart_t/txd_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.565     7.659    ext_uart_t/tickgen/FSM_onehot_TxD_state_reg[4]
    SLICE_X1Y112         LUT4 (Prop_lut4_I1_O)        0.119     7.778 r  ext_uart_t/tickgen/TxD_shift[7]_i_1/O
                         net (fo=8, routed)           0.388     8.166    ext_uart_t/tickgen_n_1
    SLICE_X4Y113         FDRE                                         r  ext_uart_t/TxD_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.325    24.680    ext_uart_t/clk_50M
    SLICE_X4Y113         FDRE                                         r  ext_uart_t/TxD_shift_reg[0]/C
                         clock pessimism              0.238    24.918    
                         clock uncertainty           -0.035    24.882    
    SLICE_X4Y113         FDRE (Setup_fdre_C_CE)      -0.330    24.552    ext_uart_t/TxD_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         24.552    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                 16.387    

Slack (MET) :             16.387ns  (required time - arrival time)
  Source:                 ext_uart_t/FSM_onehot_TxD_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/TxD_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.708ns (22.119%)  route 2.493ns (77.881%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 24.680 - 20.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.437     4.965    ext_uart_t/clk_50M
    SLICE_X0Y112         FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.379     5.344 r  ext_uart_t/FSM_onehot_TxD_state_reg[7]/Q
                         net (fo=2, routed)           1.080     6.424    ext_uart_t/FSM_onehot_TxD_state_reg_n_0_[7]
    SLICE_X0Y112         LUT4 (Prop_lut4_I0_O)        0.105     6.529 r  ext_uart_t/txd_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.460     6.989    ext_uart_t/txd_OBUF_inst_i_3_n_0
    SLICE_X1Y112         LUT5 (Prop_lut5_I4_O)        0.105     7.094 r  ext_uart_t/txd_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.565     7.659    ext_uart_t/tickgen/FSM_onehot_TxD_state_reg[4]
    SLICE_X1Y112         LUT4 (Prop_lut4_I1_O)        0.119     7.778 r  ext_uart_t/tickgen/TxD_shift[7]_i_1/O
                         net (fo=8, routed)           0.388     8.166    ext_uart_t/tickgen_n_1
    SLICE_X4Y113         FDRE                                         r  ext_uart_t/TxD_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.325    24.680    ext_uart_t/clk_50M
    SLICE_X4Y113         FDRE                                         r  ext_uart_t/TxD_shift_reg[1]/C
                         clock pessimism              0.238    24.918    
                         clock uncertainty           -0.035    24.882    
    SLICE_X4Y113         FDRE (Setup_fdre_C_CE)      -0.330    24.552    ext_uart_t/TxD_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         24.552    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                 16.387    

Slack (MET) :             16.387ns  (required time - arrival time)
  Source:                 ext_uart_t/FSM_onehot_TxD_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/TxD_shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.708ns (22.119%)  route 2.493ns (77.881%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 24.680 - 20.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.437     4.965    ext_uart_t/clk_50M
    SLICE_X0Y112         FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.379     5.344 r  ext_uart_t/FSM_onehot_TxD_state_reg[7]/Q
                         net (fo=2, routed)           1.080     6.424    ext_uart_t/FSM_onehot_TxD_state_reg_n_0_[7]
    SLICE_X0Y112         LUT4 (Prop_lut4_I0_O)        0.105     6.529 r  ext_uart_t/txd_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.460     6.989    ext_uart_t/txd_OBUF_inst_i_3_n_0
    SLICE_X1Y112         LUT5 (Prop_lut5_I4_O)        0.105     7.094 r  ext_uart_t/txd_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.565     7.659    ext_uart_t/tickgen/FSM_onehot_TxD_state_reg[4]
    SLICE_X1Y112         LUT4 (Prop_lut4_I1_O)        0.119     7.778 r  ext_uart_t/tickgen/TxD_shift[7]_i_1/O
                         net (fo=8, routed)           0.388     8.166    ext_uart_t/tickgen_n_1
    SLICE_X4Y113         FDRE                                         r  ext_uart_t/TxD_shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.325    24.680    ext_uart_t/clk_50M
    SLICE_X4Y113         FDRE                                         r  ext_uart_t/TxD_shift_reg[2]/C
                         clock pessimism              0.238    24.918    
                         clock uncertainty           -0.035    24.882    
    SLICE_X4Y113         FDRE (Setup_fdre_C_CE)      -0.330    24.552    ext_uart_t/TxD_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         24.552    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                 16.387    

Slack (MET) :             16.423ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.694ns (22.559%)  route 2.382ns (77.441%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.438     4.966    vga800x600at75/clk_50M
    SLICE_X4Y103         FDRE                                         r  vga800x600at75/hdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.379     5.345 f  vga800x600at75/hdata_reg[11]/Q
                         net (fo=6, routed)           0.823     6.168    vga800x600at75/hdata[11]
    SLICE_X6Y102         LUT4 (Prop_lut4_I1_O)        0.105     6.273 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=1, routed)           0.464     6.737    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X5Y101         LUT6 (Prop_lut6_I1_O)        0.105     6.842 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.670     7.512    vga800x600at75/vdata
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.105     7.617 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.425     8.042    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  vga800x600at75/vdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.331    24.686    vga800x600at75/clk_50M
    SLICE_X2Y103         FDRE                                         r  vga800x600at75/vdata_reg[10]/C
                         clock pessimism              0.238    24.924    
                         clock uncertainty           -0.035    24.888    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.423    24.465    vga800x600at75/vdata_reg[10]
  -------------------------------------------------------------------
                         required time                         24.465    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                 16.423    

Slack (MET) :             16.423ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.694ns (22.559%)  route 2.382ns (77.441%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.438     4.966    vga800x600at75/clk_50M
    SLICE_X4Y103         FDRE                                         r  vga800x600at75/hdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.379     5.345 f  vga800x600at75/hdata_reg[11]/Q
                         net (fo=6, routed)           0.823     6.168    vga800x600at75/hdata[11]
    SLICE_X6Y102         LUT4 (Prop_lut4_I1_O)        0.105     6.273 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=1, routed)           0.464     6.737    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X5Y101         LUT6 (Prop_lut6_I1_O)        0.105     6.842 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.670     7.512    vga800x600at75/vdata
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.105     7.617 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.425     8.042    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  vga800x600at75/vdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.331    24.686    vga800x600at75/clk_50M
    SLICE_X2Y103         FDRE                                         r  vga800x600at75/vdata_reg[11]/C
                         clock pessimism              0.238    24.924    
                         clock uncertainty           -0.035    24.888    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.423    24.465    vga800x600at75/vdata_reg[11]
  -------------------------------------------------------------------
                         required time                         24.465    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                 16.423    

Slack (MET) :             16.423ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.694ns (22.559%)  route 2.382ns (77.441%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 24.686 - 20.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.438     4.966    vga800x600at75/clk_50M
    SLICE_X4Y103         FDRE                                         r  vga800x600at75/hdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.379     5.345 f  vga800x600at75/hdata_reg[11]/Q
                         net (fo=6, routed)           0.823     6.168    vga800x600at75/hdata[11]
    SLICE_X6Y102         LUT4 (Prop_lut4_I1_O)        0.105     6.273 f  vga800x600at75/hdata[11]_i_3/O
                         net (fo=1, routed)           0.464     6.737    vga800x600at75/hdata[11]_i_3_n_0
    SLICE_X5Y101         LUT6 (Prop_lut6_I1_O)        0.105     6.842 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.670     7.512    vga800x600at75/vdata
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.105     7.617 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.425     8.042    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  vga800x600at75/vdata_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.331    24.686    vga800x600at75/clk_50M
    SLICE_X2Y103         FDRE                                         r  vga800x600at75/vdata_reg[9]/C
                         clock pessimism              0.238    24.924    
                         clock uncertainty           -0.035    24.888    
    SLICE_X2Y103         FDRE (Setup_fdre_C_R)       -0.423    24.465    vga800x600at75/vdata_reg[9]
  -------------------------------------------------------------------
                         required time                         24.465    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                 16.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ext_uart_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/TxD_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.071%)  route 0.079ns (29.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.595     1.729    clk_50M_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  ext_uart_tx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.870 r  ext_uart_tx_reg[6]/Q
                         net (fo=1, routed)           0.079     1.950    ext_uart_t/Q[6]
    SLICE_X2Y112         LUT4 (Prop_lut4_I3_O)        0.045     1.995 r  ext_uart_t/TxD_shift[6]_i_1/O
                         net (fo=1, routed)           0.000     1.995    ext_uart_t/TxD_shift[6]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  ext_uart_t/TxD_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.867     2.256    ext_uart_t/clk_50M
    SLICE_X2Y112         FDRE                                         r  ext_uart_t/TxD_shift_reg[6]/C
                         clock pessimism             -0.513     1.742    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.121     1.863    ext_uart_t/TxD_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ext_uart_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/TxD_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.727    clk_50M_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  ext_uart_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.141     1.868 r  ext_uart_tx_reg[2]/Q
                         net (fo=1, routed)           0.057     1.925    ext_uart_t/Q[2]
    SLICE_X4Y113         LUT4 (Prop_lut4_I3_O)        0.045     1.970 r  ext_uart_t/TxD_shift[2]_i_1/O
                         net (fo=1, routed)           0.000     1.970    ext_uart_t/TxD_shift[2]_i_1_n_0
    SLICE_X4Y113         FDRE                                         r  ext_uart_t/TxD_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.862     2.252    ext_uart_t/clk_50M
    SLICE_X4Y113         FDRE                                         r  ext_uart_t/TxD_shift_reg[2]/C
                         clock pessimism             -0.511     1.740    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.092     1.832    ext_uart_t/TxD_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ext_uart_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/TxD_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.595     1.729    clk_50M_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  ext_uart_tx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.870 r  ext_uart_tx_reg[3]/Q
                         net (fo=1, routed)           0.086     1.957    ext_uart_t/Q[3]
    SLICE_X2Y112         LUT4 (Prop_lut4_I3_O)        0.045     2.002 r  ext_uart_t/TxD_shift[3]_i_1/O
                         net (fo=1, routed)           0.000     2.002    ext_uart_t/TxD_shift[3]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  ext_uart_t/TxD_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.867     2.256    ext_uart_t/clk_50M
    SLICE_X2Y112         FDRE                                         r  ext_uart_t/TxD_shift_reg[3]/C
                         clock pessimism             -0.513     1.742    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.120     1.862    ext_uart_t/TxD_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/OversamplingCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.999%)  route 0.119ns (39.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.727    ext_uart_r/clk_50M
    SLICE_X7Y113         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141     1.868 f  ext_uart_r/FSM_onehot_RxD_state_reg[0]/Q
                         net (fo=5, routed)           0.119     1.987    ext_uart_r/OversamplingCnt0
    SLICE_X6Y113         LUT3 (Prop_lut3_I1_O)        0.045     2.032 r  ext_uart_r/OversamplingCnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.032    ext_uart_r/OversamplingCnt[0]_i_1_n_0
    SLICE_X6Y113         FDRE                                         r  ext_uart_r/OversamplingCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.862     2.252    ext_uart_r/clk_50M
    SLICE_X6Y113         FDRE                                         r  ext_uart_r/OversamplingCnt_reg[0]/C
                         clock pessimism             -0.511     1.740    
    SLICE_X6Y113         FDRE (Hold_fdre_C_D)         0.120     1.860    ext_uart_r/OversamplingCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/OversamplingCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.209%)  route 0.123ns (39.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.727    ext_uart_r/clk_50M
    SLICE_X7Y113         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141     1.868 f  ext_uart_r/FSM_onehot_RxD_state_reg[0]/Q
                         net (fo=5, routed)           0.123     1.991    ext_uart_r/OversamplingCnt0
    SLICE_X6Y113         LUT4 (Prop_lut4_I2_O)        0.045     2.036 r  ext_uart_r/OversamplingCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.036    ext_uart_r/OversamplingCnt[1]_i_1_n_0
    SLICE_X6Y113         FDRE                                         r  ext_uart_r/OversamplingCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.862     2.252    ext_uart_r/clk_50M
    SLICE_X6Y113         FDRE                                         r  ext_uart_r/OversamplingCnt_reg[1]/C
                         clock pessimism             -0.511     1.740    
    SLICE_X6Y113         FDRE (Hold_fdre_C_D)         0.121     1.861    ext_uart_r/OversamplingCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ext_uart_r/OversamplingCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/FSM_onehot_RxD_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.251%)  route 0.072ns (25.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.727    ext_uart_r/clk_50M
    SLICE_X6Y113         FDRE                                         r  ext_uart_r/OversamplingCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.164     1.891 r  ext_uart_r/OversamplingCnt_reg[2]/Q
                         net (fo=4, routed)           0.072     1.964    ext_uart_r/tickgen/OversamplingCnt_reg[2]
    SLICE_X7Y113         LUT6 (Prop_lut6_I4_O)        0.045     2.009 r  ext_uart_r/tickgen/FSM_onehot_RxD_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.009    ext_uart_r/tickgen_n_6
    SLICE_X7Y113         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.862     2.252    ext_uart_r/clk_50M
    SLICE_X7Y113         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
                         clock pessimism             -0.511     1.740    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.091     1.831    ext_uart_r/FSM_onehot_RxD_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ext_uart_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.660%)  route 0.098ns (37.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.728    clk_50M_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  ext_uart_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.164     1.892 r  ext_uart_buffer_reg[0]/Q
                         net (fo=1, routed)           0.098     1.990    ext_uart_buffer[0]
    SLICE_X5Y113         FDRE                                         r  ext_uart_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.862     2.252    clk_50M_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  ext_uart_tx_reg[0]/C
                         clock pessimism             -0.509     1.742    
    SLICE_X5Y113         FDRE (Hold_fdre_C_D)         0.070     1.812    ext_uart_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ext_uart_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.184%)  route 0.100ns (37.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.728    clk_50M_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  ext_uart_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.164     1.892 r  ext_uart_buffer_reg[2]/Q
                         net (fo=1, routed)           0.100     1.992    ext_uart_buffer[2]
    SLICE_X5Y113         FDRE                                         r  ext_uart_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.862     2.252    clk_50M_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  ext_uart_tx_reg[2]/C
                         clock pessimism             -0.509     1.742    
    SLICE_X5Y113         FDRE (Hold_fdre_C_D)         0.070     1.812    ext_uart_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ext_uart_r/RxD_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.466%)  route 0.071ns (35.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.728    ext_uart_r/clk_50M
    SLICE_X7Y112         FDRE                                         r  ext_uart_r/RxD_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDRE (Prop_fdre_C_Q)         0.128     1.856 r  ext_uart_r/RxD_data_reg[7]/Q
                         net (fo=2, routed)           0.071     1.927    RxD_data[7]
    SLICE_X6Y112         FDRE                                         r  ext_uart_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.863     2.253    clk_50M_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  ext_uart_buffer_reg[7]/C
                         clock pessimism             -0.511     1.741    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.000     1.741    ext_uart_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ext_uart_tx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/TxD_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.506%)  route 0.137ns (42.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.595     1.729    clk_50M_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  ext_uart_tx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.870 r  ext_uart_tx_reg[5]/Q
                         net (fo=1, routed)           0.137     2.008    ext_uart_t/Q[5]
    SLICE_X2Y112         LUT4 (Prop_lut4_I3_O)        0.045     2.053 r  ext_uart_t/TxD_shift[5]_i_1/O
                         net (fo=1, routed)           0.000     2.053    ext_uart_t/TxD_shift[5]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  ext_uart_t/TxD_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.867     2.256    ext_uart_t/clk_50M
    SLICE_X2Y112         FDRE                                         r  ext_uart_t/TxD_shift_reg[5]/C
                         clock pessimism             -0.513     1.742    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.121     1.863    ext_uart_t/TxD_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_50M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y112    ext_uart_buffer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y112    ext_uart_buffer_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y112    ext_uart_buffer_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y112    ext_uart_buffer_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y112    ext_uart_buffer_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y112    ext_uart_buffer_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y112    ext_uart_buffer_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y112    ext_uart_buffer_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y113    ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y112    ext_uart_buffer_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y112    ext_uart_buffer_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y112    ext_uart_buffer_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y112    ext_uart_buffer_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y112    ext_uart_buffer_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y112    ext_uart_buffer_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y112    ext_uart_buffer_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y112    ext_uart_buffer_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y111    ext_uart_r/FSM_onehot_RxD_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y111    ext_uart_r/FSM_onehot_RxD_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y112    ext_uart_t/TxD_shift_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y112    ext_uart_t/TxD_shift_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y112    ext_uart_t/TxD_shift_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y112    ext_uart_t/TxD_shift_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y113    ext_uart_t/TxD_shift_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X4Y106    ext_uart_t/tickgen/Acc_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y111    ext_uart_t/tickgen/Acc_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y111    ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y112    ext_uart_t/FSM_onehot_TxD_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y112    ext_uart_t/FSM_onehot_TxD_state_reg[1]/C



