<profile>

<section name = "Vitis HLS Report for 'fp2sqr503_mont_70_71'" level="0">
<item name = "Date">Tue May 20 14:35:38 2025
</item>
<item name = "Version">2024.2.2 (Build 6049644 on Mar  5 2025)</item>
<item name = "Project">sikep503_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.040 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">460, 720, 4.600 us, 7.200 us, 460, 720, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_349_1_fu_52">fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_349_1, 19, 19, 0.190 us, 0.190 us, 18, 18, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_fp2sqr503_mont_70_71_Pipeline_5_fu_62">fp2sqr503_mont_70_71_Pipeline_5, 18, 18, 0.180 us, 0.180 us, 17, 17, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_fp2sqr503_mont_70_71_Pipeline_6_fu_68">fp2sqr503_mont_70_71_Pipeline_6, 18, 18, 0.180 us, 0.180 us, 17, 17, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_47_1_fu_74">fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_47_1, 11, 11, 0.110 us, 0.110 us, 9, 9, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_53_2_fu_84">fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_53_2, 19, 19, 0.190 us, 0.190 us, 18, 18, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_349_1127_fu_92">fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_349_1127, 19, 19, 0.190 us, 0.190 us, 18, 18, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_mp_mul_152_fu_99">mp_mul_152, 212, 310, 2.120 us, 3.100 us, 212, 310, no</column>
<column name="grp_mp_mul_1107_fu_106">mp_mul_1107, 212, 310, 2.120 us, 3.100 us, 212, 310, no</column>
<column name="grp_rdc_mont_fu_114">rdc_mont, 190, 352, 1.900 us, 3.520 us, 190, 352, no</column>
<column name="grp_rdc_mont_fu_123">rdc_mont, 190, 352, 1.900 us, 3.520 us, 190, 352, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 8, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 64, 15779, 20608, -</column>
<column name="Memory">4, -, 256, 24, 0</column>
<column name="Multiplexer">-, -, 0, 464, -</column>
<column name="Register">-, -, 20, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 29, 15, 39, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_fp2sqr503_mont_70_71_Pipeline_5_fu_62">fp2sqr503_mont_70_71_Pipeline_5, 0, 0, 7, 54, 0</column>
<column name="grp_fp2sqr503_mont_70_71_Pipeline_6_fu_68">fp2sqr503_mont_70_71_Pipeline_6, 0, 0, 7, 54, 0</column>
<column name="grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_349_1_fu_52">fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_349_1, 0, 0, 206, 626, 0</column>
<column name="grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_349_1127_fu_92">fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_349_1127, 0, 0, 142, 626, 0</column>
<column name="grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_47_1_fu_74">fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_47_1, 0, 0, 83, 612, 0</column>
<column name="grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_53_2_fu_84">fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_53_2, 0, 0, 334, 700, 0</column>
<column name="grp_mp_mul_1107_fu_106">mp_mul_1107, 0, 16, 3331, 3486, 0</column>
<column name="grp_mp_mul_152_fu_99">mp_mul_152, 0, 16, 3331, 3486, 0</column>
<column name="grp_rdc_mont_fu_114">rdc_mont, 0, 16, 4169, 5482, 0</column>
<column name="grp_rdc_mont_fu_123">rdc_mont, 0, 16, 4169, 5482, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="t1_U">fp2sqr503_mont_70_71_t1_RAM_AUTO_1R1W, 0, 64, 8, 0, 8, 64, 1, 512</column>
<column name="t3_U">fp2sqr503_mont_70_71_t1_RAM_AUTO_1R1W, 0, 64, 8, 0, 8, 64, 1, 512</column>
<column name="t2_U">fp2sqr503_mont_70_71_t2_RAM_AUTO_1R1W, 0, 128, 8, 0, 8, 64, 1, 512</column>
<column name="temp_U">fp2sqr503_mont_70_71_temp_RAM_AUTO_1R1W, 2, 0, 0, 0, 16, 64, 1, 1024</column>
<column name="temp_60_U">fp2sqr503_mont_70_71_temp_RAM_AUTO_1R1W, 2, 0, 0, 0, 16, 64, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state10_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 11, 1, 11</column>
<column name="c_0_address0">25, 5, 3, 15</column>
<column name="c_0_ce0">25, 5, 1, 5</column>
<column name="c_0_we0">9, 2, 1, 2</column>
<column name="c_1_address0">25, 5, 3, 15</column>
<column name="c_1_ce0">25, 5, 1, 5</column>
<column name="c_1_we0">9, 2, 1, 2</column>
<column name="t1_address0">14, 3, 3, 9</column>
<column name="t1_ce0">14, 3, 1, 3</column>
<column name="t1_we0">9, 2, 1, 2</column>
<column name="t2_address0">20, 4, 3, 12</column>
<column name="t2_ce0">20, 4, 1, 4</column>
<column name="t2_ce1">9, 2, 1, 2</column>
<column name="t2_d0">14, 3, 64, 192</column>
<column name="t2_we0">14, 3, 1, 3</column>
<column name="t3_address0">14, 3, 3, 9</column>
<column name="t3_ce0">14, 3, 1, 3</column>
<column name="t3_we0">9, 2, 1, 2</column>
<column name="temp_60_address0">20, 4, 4, 16</column>
<column name="temp_60_ce0">20, 4, 1, 4</column>
<column name="temp_60_d0">14, 3, 64, 192</column>
<column name="temp_60_we0">14, 3, 1, 3</column>
<column name="temp_address0">20, 4, 4, 16</column>
<column name="temp_ce0">20, 4, 1, 4</column>
<column name="temp_d0">14, 3, 64, 192</column>
<column name="temp_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="grp_fp2sqr503_mont_70_71_Pipeline_5_fu_62_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fp2sqr503_mont_70_71_Pipeline_6_fu_68_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_349_1127_fu_92_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_349_1_fu_52_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_47_1_fu_74_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_53_2_fu_84_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_mp_mul_1107_fu_106_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_mp_mul_152_fu_99_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_rdc_mont_fu_114_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_rdc_mont_fu_123_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fp2sqr503_mont.70.71, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fp2sqr503_mont.70.71, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fp2sqr503_mont.70.71, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fp2sqr503_mont.70.71, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fp2sqr503_mont.70.71, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fp2sqr503_mont.70.71, return value</column>
<column name="c_0_address0">out, 3, ap_memory, c_0, array</column>
<column name="c_0_ce0">out, 1, ap_memory, c_0, array</column>
<column name="c_0_we0">out, 1, ap_memory, c_0, array</column>
<column name="c_0_d0">out, 64, ap_memory, c_0, array</column>
<column name="c_0_q0">in, 64, ap_memory, c_0, array</column>
<column name="c_1_address0">out, 3, ap_memory, c_1, array</column>
<column name="c_1_ce0">out, 1, ap_memory, c_1, array</column>
<column name="c_1_we0">out, 1, ap_memory, c_1, array</column>
<column name="c_1_d0">out, 64, ap_memory, c_1, array</column>
<column name="c_1_q0">in, 64, ap_memory, c_1, array</column>
</table>
</item>
</section>
</profile>
