verilog work ../../bench/verilog/top.v
verilog work ../../bench/verilog/wb_simple_syscon.v
verilog work ../../bench/verilog/wb_mast_model.v

verilog work ../../../wb_xilinx_bram/rtl/verilog/wb_xilinx_bram.v
verilog work ../../../wb_xilinx_bram/coregen/sp6_64kb/ise13/blk_mem64k.v
verilog work $XILINX/verilog/src/XilinxCoreLib/BLK_MEM_GEN_V6_1.v

verilog work ../../rtl/verilog/wb_arb.v
verilog work ../../rtl/verilog/wb_shared_bus.v
