5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd mbit_sel5.3.vcd -o mbit_sel5.3.cdd -v mbit_sel5.3.v
3 0 $root $root NA 0 0 1
3 0 main main mbit_sel5.3.v 1 28 1
2 1 10 b000e 1 32 8 0 0 incr
2 2 10 80008 4 1 c 0 0 c
2 3 10 6000f 4 4b 288 1 2 a
2 4 10 20002 0 1 400 0 0 b
2 5 10 2000f 4 37 600a 3 4
2 6 0 0 4 1 c 0 0 c
2 7 0 0 0 2a 20000 0 0 1 2 2
2 8 0 0 4 29 20008 6 7 1 2 2
2 9 0 0 1 32 8 0 0 incr
2 10 0 0 0 2a 20000 0 0 1 2 2
2 11 0 0 1 29 20000 9 10 1 2 2
2 12 0 0 1 32 8 0 0 a
2 13 0 0 0 2a 20000 0 0 1 2 2
2 14 0 0 1 29 20000 12 13 1 2 2
2 15 0 0 1 2b 20000 11 14 1 2 2
2 16 0 0 5 2b 20008 8 15 1 2 2
2 17 9 70008 9 45 2100a 16 0 1 2 2
1 incr 0 80000 1 0 31 0 32 1 10 0 0 0 0 0 0 0
1 a 0 80000 1 0 15 0 16 1 1 4 10 40
1 b 6 83000c 1 0 3 0 4 1 7eaa
1 c 7 3000c 1 0 3 0 4 1 4caa
4 5 17 17
4 17 5 0
