// Seed: 2286550332
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_25;
endmodule
module module_1 #(
    parameter id_1  = 32'd36,
    parameter id_15 = 32'd11,
    parameter id_18 = 32'd68,
    parameter id_4  = 32'd67
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire _id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_9,
      id_8,
      id_8,
      id_8,
      id_3,
      id_7,
      id_8,
      id_8,
      id_2,
      id_5,
      id_9,
      id_5,
      id_8,
      id_9,
      id_3,
      id_6,
      id_8,
      id_8,
      id_6,
      id_8,
      id_8,
      id_8
  );
  output wire id_2;
  inout wire _id_1;
  wire id_10;
  wor id_11, id_12, id_13, id_14, _id_15, id_16, id_17, _id_18, id_19;
  assign id_2 = id_17;
  logic [id_1 : 1] id_20;
  wire [id_4 : id_15] id_21;
  logic [id_18 : id_4] id_22;
  ;
  assign id_17 = -1;
endmodule
