# RISCV_CPU_Labs
RV32I Core coded during the course on edX

RV32I Core coded during the vicilog VHDL course
