{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695749366710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695749366710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 14:29:26 2023 " "Processing started: Tue Sep 26 14:29:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695749366710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1695749366710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta contador -c contador " "Command: quartus_sta contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1695749366710 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1695749366801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1695749367299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1695749367299 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695749367334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695749367334 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1695749367604 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "contador.sdc " "Synopsys Design Constraints File file not found: 'contador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1695749367650 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1695749367650 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fpga fpga " "create_clock -period 1.000 -name fpga fpga" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695749367650 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695749367650 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debres debres " "create_clock -period 1.000 -name debres debres" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695749367650 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695749367650 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst44\|out_key~2  from: datae  to: combout " "Cell: inst44\|out_key~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695749367651 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1695749367651 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1695749367651 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695749367653 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1695749367653 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1695749367660 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1695749367676 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695749367676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.044 " "Worst-case setup slack is -4.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749367682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749367682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.044             -33.319 debres  " "   -4.044             -33.319 debres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749367682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.475             -26.675 clock  " "   -3.475             -26.675 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749367682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.237             -55.727 fpga  " "   -3.237             -55.727 fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749367682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695749367682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.426 " "Worst-case hold slack is 0.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749367686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749367686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 fpga  " "    0.426               0.000 fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749367686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.025               0.000 clock  " "    1.025               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749367686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.270               0.000 debres  " "    1.270               0.000 debres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749367686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695749367686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.589 " "Worst-case recovery slack is -2.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749367698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749367698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.589             -44.410 fpga  " "   -2.589             -44.410 fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749367698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695749367698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.230 " "Worst-case removal slack is 1.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749367700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749367700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.230               0.000 fpga  " "    1.230               0.000 fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749367700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695749367700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.654 " "Worst-case minimum pulse width slack is -0.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749367715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749367715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.654              -8.968 debres  " "   -0.654              -8.968 debres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749367715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -14.036 fpga  " "   -0.538             -14.036 fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749367715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -7.336 clock  " "   -0.538              -7.336 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749367715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695749367715 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1695749367781 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1695749367808 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1695749368498 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst44\|out_key~2  from: datae  to: combout " "Cell: inst44\|out_key~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695749368536 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1695749368536 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695749368537 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1695749368543 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695749368543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.979 " "Worst-case setup slack is -3.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749368548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749368548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.979             -33.605 debres  " "   -3.979             -33.605 debres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749368548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.478             -26.370 clock  " "   -3.478             -26.370 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749368548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.091             -52.667 fpga  " "   -3.091             -52.667 fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749368548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695749368548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.437 " "Worst-case hold slack is 0.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749368552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749368552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 fpga  " "    0.437               0.000 fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749368552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.884               0.000 clock  " "    0.884               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749368552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.045               0.000 debres  " "    1.045               0.000 debres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749368552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695749368552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.398 " "Worst-case recovery slack is -2.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749368558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749368558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.398             -40.868 fpga  " "   -2.398             -40.868 fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749368558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695749368558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.019 " "Worst-case removal slack is 1.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749368566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749368566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.019               0.000 fpga  " "    1.019               0.000 fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749368566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695749368566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.645 " "Worst-case minimum pulse width slack is -0.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749368575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749368575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.645              -8.828 debres  " "   -0.645              -8.828 debres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749368575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -14.076 fpga  " "   -0.538             -14.076 fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749368575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -7.156 clock  " "   -0.538              -7.156 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749368575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695749368575 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1695749368587 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1695749368739 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1695749369318 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst44\|out_key~2  from: datae  to: combout " "Cell: inst44\|out_key~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695749369363 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1695749369363 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695749369364 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1695749369366 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695749369366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.491 " "Worst-case setup slack is -2.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.491             -14.286 debres  " "   -2.491             -14.286 debres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.915             -28.783 fpga  " "   -1.915             -28.783 fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.569             -11.819 clock  " "   -1.569             -11.819 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695749369368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.023 " "Worst-case hold slack is 0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 fpga  " "    0.023               0.000 fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 debres  " "    0.401               0.000 debres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 clock  " "    0.404               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695749369376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.513 " "Worst-case recovery slack is -1.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.513             -25.354 fpga  " "   -1.513             -25.354 fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695749369380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.356 " "Worst-case removal slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 fpga  " "    0.356               0.000 fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695749369386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.563 " "Worst-case minimum pulse width slack is -0.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.563              -5.271 debres  " "   -0.563              -5.271 debres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.494              -4.120 clock  " "   -0.494              -4.120 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.098              -1.756 fpga  " "   -0.098              -1.756 fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695749369390 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1695749369401 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst44\|out_key~2  from: datae  to: combout " "Cell: inst44\|out_key~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695749369538 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1695749369538 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695749369540 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1695749369542 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695749369542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.231 " "Worst-case setup slack is -2.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.231             -12.614 debres  " "   -2.231             -12.614 debres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.676             -25.352 fpga  " "   -1.676             -25.352 fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.351             -10.247 clock  " "   -1.351             -10.247 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695749369546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.039 " "Worst-case hold slack is -0.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039              -0.039 fpga  " "   -0.039              -0.039 fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 clock  " "    0.326               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 debres  " "    0.343               0.000 debres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695749369562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.307 " "Worst-case recovery slack is -1.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.307             -21.830 fpga  " "   -1.307             -21.830 fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695749369568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.216 " "Worst-case removal slack is 0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 fpga  " "    0.216               0.000 fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695749369571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.515 " "Worst-case minimum pulse width slack is -0.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.515              -4.716 debres  " "   -0.515              -4.716 debres " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448              -3.611 clock  " "   -0.448              -3.611 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100              -1.778 fpga  " "   -0.100              -1.778 fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695749369578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695749369578 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695749370801 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695749370802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5071 " "Peak virtual memory: 5071 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695749370853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 26 14:29:30 2023 " "Processing ended: Tue Sep 26 14:29:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695749370853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695749370853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695749370853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1695749370853 ""}
